From bf605a2eefde4f11e849a07b83f8e05d8c2f689b Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 14 Oct 2020 19:26:06 +0200
Subject: [PATCH 01/14] introduce script for in-factory programming

---
 Firmware/Board/v3/STM32F405RGTx_FLASH.ld |   1 +
 Firmware/Board/v3/board.cpp              |  24 +++++
 Firmware/Makefile                        | 114 ++++++++---------------
 Firmware/MotorControl/odrive_main.h      |  26 +-----
 Firmware/Tupfile.lua                     |   4 +
 Firmware/find_programmer.sh              |   5 -
 Firmware/openocd.gdbinit                 |   2 -
 7 files changed, 72 insertions(+), 104 deletions(-)
 delete mode 100755 Firmware/find_programmer.sh
 delete mode 100644 Firmware/openocd.gdbinit

diff --git a/Firmware/Board/v3/STM32F405RGTx_FLASH.ld b/Firmware/Board/v3/STM32F405RGTx_FLASH.ld
index f1259a71..79e37441 100644
--- a/Firmware/Board/v3/STM32F405RGTx_FLASH.ld
+++ b/Firmware/Board/v3/STM32F405RGTx_FLASH.ld
@@ -121,6 +121,7 @@ SECTIONS
   {
     . = ALIGN(4);
     _sdata = .;        /* create a global symbol at data start */
+    *(.testdata)
     *(.data)           /* .data sections */
     *(.data*)          /* .data* sections */
 
diff --git a/Firmware/Board/v3/board.cpp b/Firmware/Board/v3/board.cpp
index d9f768a8..68bc9912 100644
--- a/Firmware/Board/v3/board.cpp
+++ b/Firmware/Board/v3/board.cpp
@@ -23,6 +23,12 @@ extern "C" void SystemClock_Config(void); // defined in main.c generated by Cube
 #define ControlLoop_IRQHandler OTG_HS_IRQHandler
 #define ControlLoop_IRQn OTG_HS_IRQn
 
+// This array is placed at the very start of the ram (0x20000000) and will be
+// used during manufacturing to test the struct that will go to the OTP before
+// _actually_ putting anything into OTP. This avoids bulk-destroying STM32's if
+// we introduce unintended breakage in our manufacturing scripts.
+uint8_t __attribute__((section(".testdata"))) fake_otp[FLASH_OTP_END + 1 - FLASH_OTP_BASE];
+
 Stm32SpiArbiter spi3_arbiter{&hspi3};
 Stm32SpiArbiter& ext_spi_arbiter = spi3_arbiter;
 
@@ -257,12 +263,30 @@ PwmInput pwm0_input{&htim5, {1, 2, 3, 4}};
 extern USBD_HandleTypeDef hUsbDeviceFS;
 USBD_HandleTypeDef& usb_dev_handle = hUsbDeviceFS;
 
+bool check_board_version(const uint8_t* otp_ptr) {
+    return (otp_ptr[3] == HW_VERSION_MAJOR) &&
+           (otp_ptr[4] == HW_VERSION_MINOR) &&
+           (otp_ptr[5] == HW_VERSION_VOLTAGE);
+}
+
 void system_init() {
     // Reset of all peripherals, Initializes the Flash interface and the Systick.
     HAL_Init();
 
     // Configure the system clock
     SystemClock_Config();
+
+    // If the OTP is pristine, use the fake-otp in RAM instead
+    const uint8_t* otp_ptr = (const uint8_t*)FLASH_OTP_BASE;
+    if (*otp_ptr == 0xff) {
+        otp_ptr = fake_otp;
+    }
+
+    // Ensure that the board version for which this firmware is compiled matches
+    // the board we're running on.
+    if (!check_board_version(otp_ptr)) {
+        for (;;);
+    }
 }
 
 bool board_init() {
diff --git a/Firmware/Makefile b/Firmware/Makefile
index d12efb32..82cf9250 100644
--- a/Firmware/Makefile
+++ b/Firmware/Makefile
@@ -5,23 +5,45 @@
 BUILD_DIR = build
 FIRMWARE = $(BUILD_DIR)/ODriveFirmware.elf
 FIRMWARE_HEX = $(BUILD_DIR)/ODriveFirmware.hex
-OPENOCD := openocd -f interface/stlink-v2.cfg \
-		$(if $(value PROGRAMMER),-c 'hla_serial $(PROGRAMMER)',) \
-		-f target/stm32f4x.cfg
+PROGRAMMER_CMD=$(if $(value PROGRAMMER),-c 'hla_serial $(PROGRAMMER)',)
 
+include tup.config # source build configuration to get CONFIG_BOARD_VERSION
+
+ifneq (,$(findstring v3.,$(CONFIG_BOARD_VERSION)))
+  OPENOCD := openocd -f interface/stlink.cfg $(PROGRAMMER_CMD) -f target/stm32f4x.cfg -c init
+  GDB := arm-none-eabi-gdb --ex 'target extended-remote | openocd -f "interface/stlink-v2.cfg" -f "target/stm32f4x.cfg" -c "gdb_port pipe; log_output openocd.log"' --ex 'monitor reset halt'
+else
+  $(error unknown board version)
+endif
+
+$(info board version: $(CONFIG_BOARD_VERSION))
 
 all:
 	@tup --quiet --no-environ-check
 	@python interface_generator_stub.py --definitions odrive-interface.yaml --template ../tools/enums_template.j2 --output ../tools/odrive/enums.py
 
-flash: all
-	$(OPENOCD) -c init \
+clean:
+	-rm -fR .dep $(BUILD_DIR)
+
+flash-stlink2: all
+	$(OPENOCD) \
 		-c 'reset halt' \
 		-c 'flash write_image erase $(FIRMWARE)' \
 		-c 'reset run' \
 		-c exit
 
-flashbmp: all
+gdb-stlink2:
+	$(GDB) $(FIRMWARE)
+
+# Erase entire STM32
+erase-stlink2:
+	$(OPENOCD) -c 'reset halt' -c 'flash erase_sector 0 0 last' -c exit
+
+# Sometimes the STM32 will get it's protection bits set for unknown reasons. Unlock it with this command
+unlock-stlink2:
+	$(OPENOCD) -c 'reset halt' -c 'stm32f2x unlock 0'
+
+flash-bmp: all
 	arm-none-eabi-gdb --ex 'target extended-remote $(BMP_PORT)' \
 		--ex 'monitor swdp_scan' \
 		--ex 'attach 1' \
@@ -30,80 +52,20 @@ flashbmp: all
 		--ex 'quit' \
 		$(FIRMWARE)
 
-gdb: all
-	arm-none-eabi-gdb $(FIRMWARE) -x openocd.gdbinit
-
-dfu: all
-	python ../tools/odrivetool $(if $(value SERIAL_NUMBER),--serial-number $(SERIAL_NUMBER),) dfu $(FIRMWARE_HEX)
-
-bmp: all
+gdb-bmp: all
 	arm-none-eabi-gdb --ex 'target extended-remote /dev/stlink' \
 		--ex 'monitor swdp_scan' \
 		--ex 'attach 1' \
 		--ex 'load' $(FIRMWARE)
 
-# Erase entire STM32
-erase:
-	$(OPENOCD) -c init -c reset\ halt -c flash\ erase_address\ 0x8000000\ 0x100000 -c reset\ run -c exit
+dfu: all
+	python ../tools/odrivetool $(if $(value SERIAL_NUMBER),--serial-number $(SERIAL_NUMBER),) dfu $(FIRMWARE_HEX)
 
-# Erase all configuration from the ODrive
-erase_config:
-	$(OPENOCD) -c init -c reset\ halt -c flash\ erase_address\ 0x80C0000\ 0x40000 -c reset\ init -c reset\ run -c exit
-
-# Sometimes the STM32 will get it's protection bits set for unknown reasons. Unlock it with this command
-unlock:
-	$(OPENOCD) -c init -c reset\ halt -c stm32f2x\ unlock\ 0
-
-# The one-time programmable memory stores the board version
-# has the following format:
-#  - OTP format version (0xFE: version 1)
-#  - vendor ID (01: ODrive Robotics - do not use this on custom incompatible hardware!)
-#  - product ID (01: ODrive)
-#  - hardware major version
-#  - hardware minor version
-#  - hardware variant (equal to the board nominal voltage)
-# Bits in the OTP can only ever be set to 0 but never back to 1.
-# Therefore do not try to run this command on the same board
-# twice with different data.
-#
-# This OpenOCD command is intended for a STM32F405 and does the following:
-#  FLASH_KEYR = 0x45670123; // unlock FLASH_CR
-#  FLASH_KEYR = 0xCDEF89AB; // unlock FLASH_CR
-#  FLASH_CR = (1 << FLASH_CR_PG); // unlock flash memory
-#  [write OTP]
-write_otp:
-ifeq ($(OTP_CONFIRM),TRUE)
-	# Data: 
-	$(OPENOCD) \
-		-c init \
-		-c 'reset halt' \
-		-c 'mww 0x40023C04 0x45670123' \
-		-c 'mww 0x40023C04 0xCDEF89AB' \
-		-c 'mww 0x40023C10 0x00000001' -c 'sleep 10' \
-		-c 'mwb 0x1fff7800 0xFE' -c 'sleep 10' \
-		-c 'mwb 0x1fff7801 0x01' -c 'sleep 10' \
-		-c 'mwb 0x1fff7802 0x01' -c 'sleep 10' \
-		-c 'mwb 0x1fff7803 3' -c 'sleep 10' \
-		-c 'mwb 0x1fff7804 6' -c 'sleep 10' \
-		-c 'mwb 0x1fff7805 56' -c 'sleep 10' \
-		-c 'reset run' \
-		-c exit
-	@echo "OK"
-else
-	@echo "The one-time programmable memory can only be"
-	@echo "written ONCE on every board (what a surprise)."
-	@echo "If you're on an ODrive v3.5 or later we already did this for you."
-	@echo "Otherwise, if you're mentally ready for this irreversible action,"
-	@echo "take the following steps:"
-	@echo " 1. open the Makefile and look at the write_otp target"
-	@echo " 2. understand the structure of the OTP"
-	@echo " 3. edit the bytes that are written to match your board version"
-	@echo "Run this command again, this time with OTP_CONFIRM=TRUE appended"
-	@echo "to the command in the terminal"
-endif
-
-clean:
-	-rm -fR .dep $(BUILD_DIR)
-
-.PHONY: all flash gdb dfu bmp clean erase_config
+flash: flash-stlink2
+gdb: gdb-stlink2
+erase: erase-stlink2
+unlock: unlock-stlink2
 
+.PHONY: stlink2-config flash-stlink2 gdb-stlink2 erase-stlink2 unlock-stlink2
+.PHONY: flash-bmp gdb-bmp
+.PHONY: all clean flash gdb erase unlock dfu
diff --git a/Firmware/MotorControl/odrive_main.h b/Firmware/MotorControl/odrive_main.h
index 17b5aa01..16689464 100644
--- a/Firmware/MotorControl/odrive_main.h
+++ b/Firmware/MotorControl/odrive_main.h
@@ -202,27 +202,11 @@ public:
 
     const uint64_t& serial_number_ = ::serial_number;
 
-#if defined(STM32F405xx)
-    // Determine start address of the OTP struct:
-    // The OTP is organized into 16-byte blocks.
-    // If the first block starts with "0xfe" we use the first block.
-    // If the first block starts with "0x00" and the second block starts with "0xfe",
-    // we use the second block. This gives the user the chance to screw up once.
-    // If none of the above is the case, we consider the OTP invalid (otp_ptr will be NULL).
-    const uint8_t* otp_ptr =
-        (*(uint8_t*)FLASH_OTP_BASE == 0xfe) ? (uint8_t*)FLASH_OTP_BASE :
-        (*(uint8_t*)FLASH_OTP_BASE != 0x00) ? NULL :
-            (*(uint8_t*)(FLASH_OTP_BASE + 0x10) != 0xfe) ? NULL :
-                (uint8_t*)(FLASH_OTP_BASE + 0x10);
-
-    // Read hardware version from OTP if available, otherwise fall back
-    // to software defined version.
-    const uint8_t hw_version_major_ = otp_ptr ? otp_ptr[3] : HW_VERSION_MAJOR;
-    const uint8_t hw_version_minor_ = otp_ptr ? otp_ptr[4] : HW_VERSION_MINOR;
-    const uint8_t hw_version_variant_ = otp_ptr ? otp_ptr[5] : HW_VERSION_VOLTAGE;
-#else
-#error "not implemented"
-#endif
+    // Hardware version is compared with OTP on startup to ensure that we're
+    // running on the right board version.
+    const uint8_t hw_version_major_ = HW_VERSION_MAJOR;
+    const uint8_t hw_version_minor_ = HW_VERSION_MINOR;
+    const uint8_t hw_version_variant_ = HW_VERSION_VOLTAGE;
 
     // the corresponding macros are defined in the autogenerated version.h
     const uint8_t fw_version_major_ = ::fw_version_major_;
diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index 30c8ee2c..f4f240b9 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -120,6 +120,10 @@ if tup.getconfig("STRICT") == "true" then
     FLAGS += '-Werror'
 end
 
+if tup.getconfig("NO_DRM") == "true" then
+    FLAGS += '-DNO_DRM'
+end
+
 -- C-specific flags
 FLAGS += board.flags
 FLAGS += '-D__weak="__attribute__((weak))"'
diff --git a/Firmware/find_programmer.sh b/Firmware/find_programmer.sh
deleted file mode 100755
index cea57038..00000000
--- a/Firmware/find_programmer.sh
+++ /dev/null
@@ -1,5 +0,0 @@
-#!/usr/bin/env bash
-openocd -d3 -f board/stm32f4discovery.cfg  -c "hla_serial wrong_serial" 2>&1 | \
-    xxd -p | \
-    tr -d '\n' | \
-    sed -n 's/^.*6e756d6265722027\([0-9a-f]*\)2720646f65736e27.*$/\1/p' | sed -e 's/.\{2\}/\\x&/g'; echo
diff --git a/Firmware/openocd.gdbinit b/Firmware/openocd.gdbinit
deleted file mode 100644
index 08166929..00000000
--- a/Firmware/openocd.gdbinit
+++ /dev/null
@@ -1,2 +0,0 @@
-target remote | openocd -f "interface/stlink-v2.cfg" -f "target/stm32f4x_stlink.cfg" -c "gdb_port pipe; log_output openocd.log"
-monitor reset halt

From cad2f5fd535602041c571bedd36ed5e4e0933552 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 18 Nov 2020 14:55:25 +0100
Subject: [PATCH 02/14] add Private submodule

---
 .gitmodules      | 4 ++++
 Firmware/Private | 1 +
 2 files changed, 5 insertions(+)
 create mode 160000 Firmware/Private

diff --git a/.gitmodules b/.gitmodules
index e69de29b..ce3f8c38 100644
--- a/.gitmodules
+++ b/.gitmodules
@@ -0,0 +1,4 @@
+[submodule "Firmware/Private"]
+	path = Firmware/Private
+	url = git@github.com:madcowswe/ODrivePrivate.git
+	branch = submodule
diff --git a/Firmware/Private b/Firmware/Private
new file mode 160000
index 00000000..af06bd07
--- /dev/null
+++ b/Firmware/Private
@@ -0,0 +1 @@
+Subproject commit af06bd07f852d7121cae6608af13b140028e61a0

From 207426aa0f0f38902aed097a717ebd3830e5492c Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 4 Nov 2020 10:42:51 +0100
Subject: [PATCH 03/14] initial ODrive v4.0 support

---
 Firmware/.vscode/launch.json              |  46 ++++-
 Firmware/Board/v3/Inc/board.h             |   2 +
 Firmware/Drivers/DRV8353/drv8353.cpp      | 195 ++++++++++++++++++++++
 Firmware/Drivers/DRV8353/drv8353.hpp      | 161 ++++++++++++++++++
 Firmware/Drivers/STM32/stm32_nvm.c        |  14 ++
 Firmware/Drivers/STM32/stm32_system.h     |   2 +
 Firmware/Drivers/status_led.cpp           |  15 ++
 Firmware/Drivers/status_led.hpp           |  57 +++++++
 Firmware/Drivers/ws2812.hpp               |  86 ++++++++++
 Firmware/Makefile                         |   3 +
 Firmware/MotorControl/low_level.cpp       |   8 +
 Firmware/MotorControl/main.cpp            |  51 ++++++
 Firmware/MotorControl/utils.hpp           |   3 +-
 Firmware/Tupfile.lua                      |  12 ++
 Firmware/communication/ascii_protocol.cpp |   2 +
 Firmware/communication/interface_can.cpp  |   8 +-
 Firmware/communication/interface_usb.cpp  |   6 +
 Firmware/odrive-interface.yaml            |  40 ++++-
 analysis/thermistors.py                   |   2 +-
 docs/developer-guide.md                   |  28 ++++
 docs/pinout.md                            |   9 +-
 docs/resources.md                         |  56 +++++++
 tools/odrive/tests/can_test.py            |   9 +-
 tools/odrive/tests/test_runner.py         |  28 +++-
 tools/odrive/utils.py                     |  26 +++
 25 files changed, 845 insertions(+), 24 deletions(-)
 create mode 100644 Firmware/Drivers/DRV8353/drv8353.cpp
 create mode 100644 Firmware/Drivers/DRV8353/drv8353.hpp
 create mode 100644 Firmware/Drivers/status_led.cpp
 create mode 100644 Firmware/Drivers/status_led.hpp
 create mode 100644 Firmware/Drivers/ws2812.hpp

diff --git a/Firmware/.vscode/launch.json b/Firmware/.vscode/launch.json
index cc8662d3..d277ce4c 100644
--- a/Firmware/.vscode/launch.json
+++ b/Firmware/.vscode/launch.json
@@ -9,7 +9,7 @@
             "type": "cortex-debug",
             "servertype": "openocd",
             "request": "launch",
-            "name": "Debug ODrive - ST-Link",
+            "name": "Debug ODrive v3.x - ST-Link",
             "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
             "configFiles": [
                 "interface/stlink-v2.cfg",
@@ -23,7 +23,24 @@
             "type": "cortex-debug",
             "servertype": "openocd",
             "request": "launch",
-            "name": "Debug ODrive - ST-Link - FreeRTOS",
+            "name": "Debug ODrive v4.x - ST-Link",
+            "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
+            "configFiles": [
+                "interface/stlink.cfg",
+                "target/stm32f7x.cfg",
+            ],
+            "openOCDLaunchCommands": [
+                "reset_config none separate"
+            ],
+            "svdFile": "${workspaceRoot}/Board/v4/STM32F7x.svd",
+            "cwd": "${workspaceRoot}"
+        },
+        {
+            // For the Cortex-Debug extension
+            "type": "cortex-debug",
+            "servertype": "openocd",
+            "request": "launch",
+            "name": "Debug ODrive v3.x - ST-Link - FreeRTOS",
             "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
             "rtos": "FreeRTOS",
             "configFiles": [
@@ -35,7 +52,7 @@
         },
         {
             // For the Cortex-Debug extension
-            // ssh -t odrv -L3333:localhost:3333 bash -c "\"openocd '-f' 'interface/stlink-v2.cfg' '-f' 'target/stm32f4x_stlink.cfg'\""
+            // ssh -t odrv3 -L3333:localhost:3333 bash -c "\"openocd '-f' 'interface/stlink-v2.cfg' '-f' 'target/stm32f4x_stlink.cfg'\""
             "type": "cortex-debug",
             "servertype": "external",
             "gdbTarget": "localhost:3333",
@@ -43,7 +60,7 @@
                 "load"
             ],
             "request": "launch",
-            "name": "Debug ODrive via external server",
+            "name": "Debug ODrive v3.x - Remote",
             "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
             "configFiles": [
                 "interface/stlink-v2.cfg",
@@ -52,12 +69,31 @@
             "svdFile": "${workspaceRoot}/Board/v3/STM32F40x.svd",
             "cwd": "${workspaceRoot}"
         },
+        {
+            // For the Cortex-Debug extension
+            // ssh -t odrv4 -L3333:localhost:3333 bash -c "\"openocd '-f' 'interface/stlink.cfg' '-f' 'target/stm32f7x.cfg' -c 'reset_config none separate'\""
+            "type": "cortex-debug",
+            "servertype": "external",
+            "gdbTarget": "localhost:3333",
+            "preLaunchCommands": [
+                "load"
+            ],
+            "request": "launch",
+            "name": "Debug ODrive v4.x - Remote",
+            "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
+            "configFiles": [
+                "interface/stlink.cfg",
+                "target/stm32f7x.cfg",
+            ],
+            "svdFile": "${workspaceRoot}/Board/v4/STM32F722.svd",
+            "cwd": "${workspaceRoot}"
+        },
         {
             // For the Cortex-Debug extensions
             "type": "cortex-debug",
             "servertype": "bmp",
             "request": "launch",
-            "name": "Debug ODrive - Black Magic Probe",
+            "name": "Debug ODrive v3.x - Black Magic Probe",
             "executable": "${workspaceRoot}/build/ODriveFirmware.elf",
             "device": "STM32F4xx",
             "BMPGDBSerialPort": "${env:BMP_PORT}",
diff --git a/Firmware/Board/v3/Inc/board.h b/Firmware/Board/v3/Inc/board.h
index a6fbab36..db6adcf7 100644
--- a/Firmware/Board/v3/Inc/board.h
+++ b/Firmware/Board/v3/Inc/board.h
@@ -35,6 +35,8 @@
 // consistent we just leave a gap in the counting scheme.
 #define GPIO_COUNT  (17)
 
+#define CAN_FREQ (2000000UL)
+
 #if HW_VERSION_MINOR >= 5 && HW_VERSION_VOLTAGE >= 48
 #define DEFAULT_BRAKE_RESISTANCE (2.0f) // [ohm]
 #else
diff --git a/Firmware/Drivers/DRV8353/drv8353.cpp b/Firmware/Drivers/DRV8353/drv8353.cpp
new file mode 100644
index 00000000..a1a06075
--- /dev/null
+++ b/Firmware/Drivers/DRV8353/drv8353.cpp
@@ -0,0 +1,195 @@
+
+#include "drv8353.hpp"
+#include "utils.hpp"
+#include "cmsis_os.h"
+#include "board.h"
+
+const SPI_InitTypeDef Drv8353::spi_config_ = {
+    .Mode = SPI_MODE_MASTER,
+    .Direction = SPI_DIRECTION_2LINES,
+    .DataSize = SPI_DATASIZE_16BIT,
+    .CLKPolarity = SPI_POLARITY_LOW,
+    .CLKPhase = SPI_PHASE_2EDGE,
+    .NSS = SPI_NSS_SOFT,
+    .BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16,
+    .FirstBit = SPI_FIRSTBIT_MSB,
+    .TIMode = SPI_TIMODE_DISABLE,
+    .CRCCalculation = SPI_CRCCALCULATION_DISABLE,
+    .CRCPolynomial = 10,
+};
+
+bool Drv8353::config(float requested_gain, float* actual_gain) {
+    // Calculate gain setting: Snap down to have equal or larger range as
+    // requested or largest possible range otherwise
+
+    uint16_t gain_setting = 3;
+    float gain_choices[] = {5.0f, 10.0f, 20.0f, 40.0f};
+    while (gain_setting && (gain_choices[gain_setting] > requested_gain)) {
+        gain_setting--;
+    }
+
+    if (actual_gain) {
+        *actual_gain = gain_choices[gain_setting];
+    }
+
+    // For reference:
+    // Rds(on) of NTMFS5C628NL is ~3mOhm at 160A, 100°C and we have two in parallel
+    // Rshunt of ODrive v4 is 1mOhm
+
+    RegisterFile new_config;
+
+    new_config.driver_control =
+          (0b1 << 10) // overcurrent protection of any half bridge shuts down all half bridges
+        | (0b0 << 9) // enable Vcp and Vgls undervoltage lockout fault
+        | (0b0 << 8) // enable gate drive fault
+        | (0b1 << 7) // report overtemperature warning on nFAULT
+        | (0b00 << 5) // 6x PWM mode
+        | (0b0 << 4) // [applies to 1x PWM mode only]
+        | (0b0 << 3) // [applies to 1x PWM mode only]
+        | (0b0 << 2) // don't coast
+        | (0b0 << 1) // don't brake
+        | (0b0 << 0); // don't clear faults
+
+    new_config.gate_drive_hs =
+          (0b011 << 8) // don't lock registers
+        | (0b1111 << 4) // 1A source current on high side FET drivers
+        | (0b1111 << 0); // 2A sink current on high side FET drivers
+
+    new_config.gate_drive_ls =
+          (0b1 << 10) // clear overcurrent faults at next PWM input or t_retry (whichever comes first) - this has no effect since we use latched overcurrent fault mode
+        | (0b01 << 8) // 1000 ns peak gate current drive time
+        | (0b1111 << 4) // 1A source current on low side FET drivers
+        | (0b1111 << 0); // 2A sink current on low side FET drivers
+
+    new_config.ocp_control =
+          (0b0 << 10) // retry time for Vds and shunt overcurrent protection: 8ms
+        | (0b01 << 8) // 100ns deadtime (we configure the STM timer to do 120ns deadtime as well)
+        | (0b00 << 6) // overcurrent causes a latching fault (no retry)
+        | (0b10 << 4) // overcurrent deglitch of 4us
+        | (0b0101 << 0); // Vds trip level 0.25 V (approx. ~133A per MOSFET at 100°C)
+
+    new_config.csa_control =
+          (0b0 << 10) // measure current across SPx to SNx
+        | (0b1 << 9) // use Vref/2 as sense amplifier reference voltage
+        | (0b0 << 8) // measure Vds across SHx to SPx
+        | (gain_setting << 6) // select gain
+        | (0b0 << 5) // sense overcurrent fault enabled
+        | (0b000 << 2) // normal current sense operation on all three phases
+        | (0b00 << 0); // sense overcurrent protection at 0.25V sense input (corresponds to ~250A)
+
+    bool regs_equal = (regs_.driver_control == new_config.driver_control)
+                   && (regs_.gate_drive_hs == new_config.gate_drive_hs)
+                   && (regs_.gate_drive_ls == new_config.gate_drive_ls)
+                   && (regs_.ocp_control == new_config.ocp_control)
+                   && (regs_.csa_control == new_config.csa_control);
+
+    if (!regs_equal) {
+        regs_ = new_config;
+        state_ = kStateUninitialized;
+        enable_gpio_.write(false);
+    }
+
+    return true;
+}
+
+bool Drv8353::init() {
+    uint16_t val;
+
+    if (state_ == kStateReady) {
+        return true;
+    }
+
+    // Reset DRV chip. The enable pin also controls the SPI interface, not only
+    // the driver stages.
+    enable_gpio_.write(false);
+    delay_us(100); // t_rst, max = 40us
+    state_ = kStateUninitialized; // make is_ready() ignore transient errors before registers are set up
+    enable_gpio_.write(true);
+    osDelay(2); // t_wake, max = 1ms
+
+    // Write current configuration
+    bool did_write_regs = write_reg(kRegNameDriverControl, regs_.driver_control)
+                       && write_reg(kRegNameGateDriveHs, regs_.gate_drive_hs)
+                       && write_reg(kRegNameGateDriveLs, regs_.gate_drive_ls)
+                       && write_reg(kRegNameOcpControl, regs_.ocp_control)
+                       && write_reg(kRegNameCsaControl, regs_.csa_control);
+    if (!did_write_regs) {
+        return false;
+    }
+
+    // Wait for configuration to be applied
+    delay_us(100);
+    state_ = kStateStartupChecks;
+
+    bool did_read_regs = read_reg(kRegNameDriverControl, &val) && (val == regs_.driver_control)
+                      && read_reg(kRegNameGateDriveHs, &val) && (val == regs_.gate_drive_hs)
+                      && read_reg(kRegNameGateDriveLs, &val) && (val == regs_.gate_drive_ls)
+                      && read_reg(kRegNameOcpControl, &val) && (val == regs_.ocp_control)
+                      && read_reg(kRegNameCsaControl, &val) && (val == regs_.csa_control);
+    if (!did_read_regs) {
+        return false;
+    }
+    
+
+    if (get_error() != FaultType_NoFault) {
+        return false;
+    }
+
+    // There could have been an nFAULT edge meanwhile. In this case we shouldn't
+    // consider the driver ready.
+    CRITICAL_SECTION() {
+        if (state_ == kStateStartupChecks) {
+            state_ = kStateReady;
+        }
+    }
+
+    return state_ == kStateReady;
+}
+
+void Drv8353::do_checks() {
+    if (state_ != kStateUninitialized && !nfault_gpio_.read()) {
+        state_ = kStateUninitialized;
+    }
+}
+
+bool Drv8353::is_ready() {
+    return state_ == kStateReady;
+}
+
+Drv8353::FaultType_e Drv8353::get_error() {
+    uint16_t fault1, fault2;
+
+    if (!read_reg(kRegNameFaultStatus1, &fault1) ||
+        !read_reg(kRegNameFaultStatus2, &fault2)) {
+        return (FaultType_e)0xffffffff;
+    }
+
+    return (FaultType_e)((uint32_t)fault1 | ((uint32_t)fault2 << 16));
+}
+
+bool Drv8353::read_reg(const RegName_e regName, uint16_t* data) {
+    tx_buf_ = build_ctrl_word(DRV8353_CtrlMode_Read, regName, 0);
+    rx_buf_ = 0xffff;
+    if (!spi_arbiter_->transfer(spi_config_, ncs_gpio_, (uint8_t *)(&tx_buf_), (uint8_t *)(&rx_buf_), 1, 1000)) {
+        return false;
+    }
+
+    delay_us(1);
+
+    if (data) {
+        *data = rx_buf_ & 0x07FF;
+    }
+
+    return true;
+}
+
+bool Drv8353::write_reg(const RegName_e regName, const uint16_t data) {
+    // Do blocking write
+    tx_buf_ = build_ctrl_word(DRV8353_CtrlMode_Write, regName, data);
+    if (!spi_arbiter_->transfer(spi_config_, ncs_gpio_, (uint8_t *)(&tx_buf_), nullptr, 1, 1000)) {
+        return false;
+    }
+    delay_us(1);
+
+    return true;
+}
diff --git a/Firmware/Drivers/DRV8353/drv8353.hpp b/Firmware/Drivers/DRV8353/drv8353.hpp
new file mode 100644
index 00000000..b2ad72e6
--- /dev/null
+++ b/Firmware/Drivers/DRV8353/drv8353.hpp
@@ -0,0 +1,161 @@
+#ifndef __DRV8353_HPP
+#define __DRV8353_HPP
+
+#include "stdbool.h"
+#include "stdint.h"
+
+#include <Drivers/gate_driver.hpp>
+#include <Drivers/STM32/stm32_spi_arbiter.hpp>
+#include <Drivers/STM32/stm32_gpio.hpp>
+
+
+class Drv8353 : public GateDriverBase, public OpAmpBase {
+public:
+    typedef enum {
+        FaultType_NoFault = (0 << 0),
+
+        // Fault Status Register 1
+        FaultType_FAULT = (1 << 10),
+        FaultType_VDS_OCP = (1 << 9),
+        FaultType_GDF = (1 << 8),
+        FaultType_UVLO = (1 << 7),
+        FaultType_OTSD = (1 << 6),
+        FaultType_VDS_HA = (1 << 5),
+        FaultType_VDS_LA = (1 << 4),
+        FaultType_VDS_HB = (1 << 3),
+        FaultType_VDS_LB = (1 << 2),
+        FaultType_VDS_HC = (1 << 1),
+        FaultType_VDS_LC = (1 << 0),
+
+        // Fault Status Register 2
+        FaultType_SA_OC = (1 << 26),
+        FaultType_SB_OC = (1 << 25),
+        FaultType_SC_OC = (1 << 24),
+        FaultType_OTW = (1 << 23),
+        FaultType_GDUV = (1 << 22),
+        FaultType_VGS_HA = (1 << 21),
+        FaultType_VGS_LA = (1 << 20),
+        FaultType_VGS_HB = (1 << 19),
+        FaultType_VGS_LB = (1 << 18),
+        FaultType_VGS_HC = (1 << 17),
+        FaultType_VGS_LC = (1 << 16),
+    } FaultType_e;
+
+    Drv8353(Stm32SpiArbiter* spi_arbiter, Stm32Gpio ncs_gpio,
+            Stm32Gpio enable_gpio, Stm32Gpio nfault_gpio)
+            : spi_arbiter_(spi_arbiter), ncs_gpio_(ncs_gpio),
+              enable_gpio_(enable_gpio), nfault_gpio_(nfault_gpio) {}
+
+    /**
+     * @brief Prepares the gate driver's configuration.
+     *
+     * If the gate driver was in ready state and the new configuration is
+     * different from the old one then the gate driver will exit ready state.
+     *
+     * In any case changes to the configuration only take effect with a call to
+     * init().
+     */
+    bool config(float requested_gain, float* actual_gain);
+    
+    /**
+     * @brief Initializes the gate driver to the configuration prepared with
+     * config().
+     *
+     * Returns true on success or false otherwise (e.g. if the gate driver is
+     * not connected or not powered or if config() was not yet called).
+     */
+    bool init();
+
+    /**
+     * @brief Monitors the nFAULT pin.
+     *
+     * This must be run at an interval of <8ms from the moment the init()
+     * functions starts to run, otherwise it's possible that a temporary power
+     * loss is missed, leading to unwanted register values.
+     * In case of power loss the nFAULT pin can be low for as little as 8ms.
+     */
+    void do_checks();
+
+    /**
+     * @brief Returns true if and only if the DRV8353 chip is in an initialized
+     * state and ready to do switching and current sensor opamp operation.
+     */
+    bool is_ready() final;
+
+    /**
+     * @brief This has no effect on this driver chip because the drive stages are
+     * always enabled while the chip is initialized
+     */
+    bool set_enabled(bool enabled) final { return true; }
+
+    FaultType_e get_error();
+
+    float get_midpoint() final {
+        return 0.5f; // [V]
+    }
+
+    float get_max_output_swing() final {
+        return 1.35f / 1.65f; // +-1.35V, normalized from a scale of +-1.65V to +-0.5
+    }
+
+private:
+    enum CtrlMode_e {
+        DRV8353_CtrlMode_Read = 1 << 15,   //!< Read Mode
+        DRV8353_CtrlMode_Write = 0 << 15   //!< Write Mode
+    };
+
+    enum RegName_e {
+        kRegNameFaultStatus1 = (0 << 11),
+        kRegNameFaultStatus2 = (1 << 11),
+        kRegNameDriverControl = (2 << 11),
+        kRegNameGateDriveHs = (3 << 11),
+        kRegNameGateDriveLs = (4 << 11),
+        kRegNameOcpControl = (5 << 11),
+        kRegNameCsaControl = (6 << 11)
+    };
+
+    struct RegisterFile {
+        uint16_t driver_control;
+        uint16_t gate_drive_hs;
+        uint16_t gate_drive_ls;
+        uint16_t ocp_control;
+        uint16_t csa_control;
+    };
+
+    static inline uint16_t build_ctrl_word(const CtrlMode_e ctrlMode,
+                                           const RegName_e regName,
+                                           const uint16_t data) {
+        return ctrlMode | regName | (data & 0x07FF);
+    }
+
+    /** @brief Reads data from a DRV8353 register */
+    bool read_reg(const RegName_e regName, uint16_t* data);
+
+    /** @brief Writes data to a DRV8353 register. There is no check if the write succeeded. */
+    bool write_reg(const RegName_e regName, const uint16_t data);
+
+    static const SPI_InitTypeDef spi_config_;
+
+    // Configuration
+    Stm32SpiArbiter* spi_arbiter_;
+    Stm32Gpio ncs_gpio_;
+    Stm32Gpio enable_gpio_;
+    Stm32Gpio nfault_gpio_;
+
+    RegisterFile regs_; //!< Current configuration. If is_ready_ is
+                        //!< true then this can be considered consistent
+                        //!< with the actual file on the DRV8353 chip.
+
+    // We don't put these buffers on the stack because we place the stack in
+    // a RAM section which cannot be used by DMA.
+    uint16_t tx_buf_, rx_buf_;
+
+    enum {
+        kStateUninitialized,
+        kStateStartupChecks,
+        kStateReady,
+    } state_ = kStateUninitialized;
+};
+
+
+#endif // __DRV8353_HPP
diff --git a/Firmware/Drivers/STM32/stm32_nvm.c b/Firmware/Drivers/STM32/stm32_nvm.c
index 8d59f991..3d31ce18 100644
--- a/Firmware/Drivers/STM32/stm32_nvm.c
+++ b/Firmware/Drivers/STM32/stm32_nvm.c
@@ -48,6 +48,20 @@
 #define FLASH_SECTOR_B_BASE (const volatile uint8_t*)0x80E0000UL
 #define FLASH_SECTOR_B_SIZE 0x20000UL
 
+#elif defined(STM32F722xx)
+
+#include <stm32f722xx.h>
+#include <stm32f7xx_hal.h>
+
+// refer to page 68 of datasheet:
+// https://www.st.com/resource/en/reference_manual/dm00305990-stm32f72xxx-and-stm32f73xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf
+#define FLASH_SECTOR_A FLASH_SECTOR_1
+#define FLASH_SECTOR_A_BASE (const volatile uint8_t*)0x8004000UL
+#define FLASH_SECTOR_A_SIZE 0x4000UL
+#define FLASH_SECTOR_B FLASH_SECTOR_2
+#define FLASH_SECTOR_B_BASE (const volatile uint8_t*)0x8008000UL
+#define FLASH_SECTOR_B_SIZE 0x4000UL
+
 #else
 #error "unknown flash sector size"
 #endif
diff --git a/Firmware/Drivers/STM32/stm32_system.h b/Firmware/Drivers/STM32/stm32_system.h
index e065cb24..42727d53 100644
--- a/Firmware/Drivers/STM32/stm32_system.h
+++ b/Firmware/Drivers/STM32/stm32_system.h
@@ -3,6 +3,8 @@
 
 #if defined(STM32F405xx)
 #include <stm32f405xx.h>
+#elif defined(STM32F722xx)
+#include <stm32f722xx.h>
 #else
 #error "unknown STM32 microcontroller"
 #endif
diff --git a/Firmware/Drivers/status_led.cpp b/Firmware/Drivers/status_led.cpp
new file mode 100644
index 00000000..e3942a5b
--- /dev/null
+++ b/Firmware/Drivers/status_led.cpp
@@ -0,0 +1,15 @@
+
+#include "status_led.hpp"
+#include <i2s.h>
+
+void I2sRgbLed::init() {
+    uint16_t init_buf[1] = {0};
+    HAL_I2S_Transmit_DMA(&hi2s1, init_buf, 1);
+    while (hi2s1.State != HAL_I2S_STATE_READY);
+}
+
+void I2sRgbLed::set_color(rgb_t color) {
+    rgb_t stripe[1] = {color};
+    I2sWs2812Encoder::encode<false>(stripe, 1, 0, i2s_buf_, kI2sBufLen);
+    HAL_I2S_Transmit_DMA(&hi2s1, i2s_buf_, kI2sBufLen);
+}
diff --git a/Firmware/Drivers/status_led.hpp b/Firmware/Drivers/status_led.hpp
new file mode 100644
index 00000000..ea229957
--- /dev/null
+++ b/Firmware/Drivers/status_led.hpp
@@ -0,0 +1,57 @@
+#ifndef __STATUS_LED_HPP
+#define __STATUS_LED_HPP
+
+#include <stdint.h>
+#include <Drivers/ws2812.hpp>
+
+struct rgb_t {
+    rgb_t() {
+        val = 0;
+    }
+    rgb_t(uint8_t r, uint8_t g, uint8_t b) {
+        val = (r << 16) | (g << 8) | (b << 0);
+    }
+    rgb_t(uint32_t val) : val(val) {}
+
+    uint8_t get_r() { return (val >> 16) & 0xff; }
+    uint8_t get_g() { return (val >> 8) & 0xff; }
+    uint8_t get_b() { return (val >> 0) & 0xff; }
+
+    template<uint32_t max_val>
+    static rgb_t mix(rgb_t color0, rgb_t color1, uint32_t ratio) {
+        uint32_t ratio1 = (ratio >= max_val) ? (max_val - 1) : ratio;
+        uint32_t ratio0 = max_val - ratio1;
+        return rgb_t{
+            (uint8_t)(((uint32_t)color0.get_r() * ratio0 + (uint32_t)color1.get_r() * ratio1) / max_val),
+            (uint8_t)(((uint32_t)color0.get_g() * ratio0 + (uint32_t)color1.get_g() * ratio1) / max_val),
+            (uint8_t)(((uint32_t)color0.get_b() * ratio0 + (uint32_t)color1.get_b() * ratio1) / max_val),
+        };
+    }
+
+    uint32_t val;
+};
+
+struct Ws2812EncoderTraits {
+    static constexpr uint32_t kBaudrate = 3310345ULL;
+    static constexpr uint16_t kSymbolHigh = 0b1110; // 906ns on, 302ns off
+    static constexpr uint16_t kSymbolLow = 0b1000; // 302ns on, 906ns off
+    static constexpr size_t kNumBitsPerSymbol = 4;
+    static constexpr size_t kBitsPerLed = 24;
+    static constexpr size_t kNumLeds = 1;
+    using TColor = rgb_t;
+    using TEncoded = uint16_t;
+    static uint32_t get_bits(TColor color) { return color.val; }
+};
+
+using I2sWs2812Encoder = Ws2812Encoder<Ws2812EncoderTraits>;
+constexpr size_t kI2sBufLen = ((I2sWs2812Encoder::get_total_encoded_words(1) + 1) >> 1) << 1;
+
+class I2sRgbLed {
+public:
+    void init();
+    void set_color(rgb_t color);
+private:
+    uint16_t i2s_buf_[kI2sBufLen];
+};
+
+#endif // __STATUS_LED_HPP
\ No newline at end of file
diff --git a/Firmware/Drivers/ws2812.hpp b/Firmware/Drivers/ws2812.hpp
new file mode 100644
index 00000000..2a9b392c
--- /dev/null
+++ b/Firmware/Drivers/ws2812.hpp
@@ -0,0 +1,86 @@
+#ifndef __WS2812_HPP
+#define __WS2812_HPP
+
+#include <stdlib.h>
+#include <limits.h>
+
+/**
+ * @tparam TTraits::TColor: The type representing a single LED's color
+ * @tparam TTraits::TEncoded: The data type of the encoded bitstream.
+ *         Typically uint8_t, but can also have a different word size.
+ * @tparam TTraits::convert: A function that converts an instance of TTraits::TColor
+ *        into the bit representation that should be sent out.
+ *        kBitsPerLed bits are sent out.
+ *        If the returned type has a larger size, it should be left-padded (MSBs
+ *        ignored)
+ *        The MSB (after padding) is sent out first (after padding).
+ */
+template<typename TTraits>
+struct Ws2812Encoder {
+    using TEncoded = typename TTraits::TEncoded;
+    using TColor = typename TTraits::TColor;
+
+    static constexpr size_t kResetTimeUs = 55; // officially 50us, but that doesn't always work
+    static constexpr size_t kResetBits = (kResetTimeUs * TTraits::kBaudrate) / 1000000ULL;
+    static constexpr size_t kEncodedWordSize = CHAR_BIT * sizeof(TEncoded);
+
+    static constexpr size_t get_total_encoded_bits(size_t num_leds) {
+        return num_leds * TTraits::kBitsPerLed * TTraits::kNumBitsPerSymbol + kResetBits;
+    }
+    static constexpr size_t get_total_encoded_words(size_t num_leds) {
+        return (get_total_encoded_bits(num_leds) + kEncodedWordSize - 1) / kEncodedWordSize;
+    }
+    
+    template<bool WrapAround>
+    static void encode(TColor* colors, size_t num_colors, size_t encoded_offset, TEncoded* encoded_buffer, size_t encoded_buffer_length);
+};
+
+
+
+/**
+ * @brief Encodes an array of colors into a bitstream that can be sent over a
+ * real-time bit generator like I2S or SPI in order to control a WS2812-type LED chain.
+ * 
+ * The bits must be sent out MSB-first to generate the correct wave form.
+ * 
+ * @tparam WrapAround: if true, the encoder wraps around to the first LED when
+ *                     the end of the stream is reached useful for continuous data streams.
+ *                     If false, the encoded buffer is padded with zeros.
+ * @param encoded_offset: The position in the encoded stream, indicated in number of encoded words.
+ * @param encoded_buffer: Buffer where the encoded bit stream will be written.
+ */
+template<typename TTraits>
+template<bool WrapAround>
+void Ws2812Encoder<TTraits>::encode(TColor* colors, size_t num_colors, size_t encoded_offset, TEncoded* encoded_buffer, size_t encoded_buffer_length) {
+    size_t total_encoded_bits = get_total_encoded_bits(num_colors);
+
+    for (size_t i2s_word_id = 0; i2s_word_id < encoded_buffer_length; ++i2s_word_id) {
+        uint16_t i2s_word = 0;
+
+        for (size_t i2s_bit_id = 0; i2s_bit_id < kEncodedWordSize; ++i2s_bit_id) {
+            size_t bitpos = (i2s_word_id + encoded_offset) * kEncodedWordSize + i2s_bit_id;
+
+            if (WrapAround) {
+                bitpos = bitpos % total_encoded_bits;
+            }
+
+            size_t symbol_bit_id = TTraits::kNumBitsPerSymbol - (bitpos % TTraits::kNumBitsPerSymbol) - 1;
+            size_t led_bit_id = TTraits::kBitsPerLed - ((bitpos / TTraits::kNumBitsPerSymbol) % TTraits::kBitsPerLed) - 1;
+            size_t led_id = (bitpos / TTraits::kNumBitsPerSymbol) / TTraits::kBitsPerLed;
+
+            if (led_id < num_colors) {
+                auto color = TTraits::get_bits(colors[led_id]);
+                uint16_t symbol = ((color >> led_bit_id) & 1) ? TTraits::kSymbolHigh : TTraits::kSymbolLow;
+
+                if ((symbol >> symbol_bit_id) & 1) {
+                    i2s_word |= (1 << (kEncodedWordSize - i2s_bit_id - 1));
+                }
+            }
+        }
+
+        encoded_buffer[i2s_word_id] = i2s_word;
+    }
+}
+
+
+#endif // __WS2812_HPP
\ No newline at end of file
diff --git a/Firmware/Makefile b/Firmware/Makefile
index 82cf9250..426d983f 100644
--- a/Firmware/Makefile
+++ b/Firmware/Makefile
@@ -12,6 +12,9 @@ include tup.config # source build configuration to get CONFIG_BOARD_VERSION
 ifneq (,$(findstring v3.,$(CONFIG_BOARD_VERSION)))
   OPENOCD := openocd -f interface/stlink.cfg $(PROGRAMMER_CMD) -f target/stm32f4x.cfg -c init
   GDB := arm-none-eabi-gdb --ex 'target extended-remote | openocd -f "interface/stlink-v2.cfg" -f "target/stm32f4x.cfg" -c "gdb_port pipe; log_output openocd.log"' --ex 'monitor reset halt'
+else ifneq (,$(findstring v4.,$(CONFIG_BOARD_VERSION)))
+  OPENOCD := openocd -f interface/stlink.cfg $(PROGRAMMER_CMD) -f target/stm32f7x.cfg -c 'reset_config none separate' -c init
+  GDB := arm-none-eabi-gdb --ex 'target extended-remote | openocd -f "interface/stlink-v2.cfg" -f "target/stm32f7x.cfg" -c "reset_config none separate" -c "gdb_port pipe; log_output openocd.log"' --ex 'monitor reset halt'
 else
   $(error unknown board version)
 endif
diff --git a/Firmware/MotorControl/low_level.cpp b/Firmware/MotorControl/low_level.cpp
index f0a2bb64..aee91b8f 100644
--- a/Firmware/MotorControl/low_level.cpp
+++ b/Firmware/MotorControl/low_level.cpp
@@ -80,8 +80,10 @@ void safety_critical_arm_brake_resistor() {
             axes[i].motor_.I_bus_ = 0.0f;
         }
         brake_resistor_armed = true;
+#if HW_VERSION_MAJOR == 3
         htim2.Instance->CCR3 = 0;
         htim2.Instance->CCR4 = TIM_APB1_PERIOD_CLOCKS + 1;
+#endif
     }
 }
 
@@ -94,8 +96,10 @@ void safety_critical_disarm_brake_resistor() {
 
     CRITICAL_SECTION() {
         brake_resistor_armed = false;
+#if HW_VERSION_MAJOR == 3
         htim2.Instance->CCR3 = 0;
         htim2.Instance->CCR4 = TIM_APB1_PERIOD_CLOCKS + 1;
+#endif
     }
 
     // Check necessary to prevent infinite recursion
@@ -115,6 +119,7 @@ void safety_critical_apply_brake_resistor_timings(uint32_t low_off, uint32_t hig
 
     CRITICAL_SECTION() {
         if (brake_resistor_armed) {
+#if HW_VERSION_MAJOR == 3
             // Safe update of low and high side timings
             // To avoid race condition, first reset timings to safe state
             // ch3 is low side, ch4 is high side
@@ -122,6 +127,7 @@ void safety_critical_apply_brake_resistor_timings(uint32_t low_off, uint32_t hig
             htim2.Instance->CCR4 = TIM_APB1_PERIOD_CLOCKS + 1;
             htim2.Instance->CCR3 = low_off;
             htim2.Instance->CCR4 = high_on;
+#endif
         }
     }
 }
@@ -162,10 +168,12 @@ void start_adc_pwm() {
 
 
     // Start brake resistor PWM in floating output configuration
+#if HW_VERSION_MAJOR == 3
     htim2.Instance->CCR3 = 0;
     htim2.Instance->CCR4 = TIM_APB1_PERIOD_CLOCKS + 1;
     HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
     HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
+#endif
 
     if (odrv.config_.enable_brake_resistor) {
         safety_critical_arm_brake_resistor();
diff --git a/Firmware/MotorControl/main.cpp b/Firmware/MotorControl/main.cpp
index 834ce743..d04ea747 100644
--- a/Firmware/MotorControl/main.cpp
+++ b/Firmware/MotorControl/main.cpp
@@ -34,6 +34,55 @@ ODrive odrv{};
 
 ConfigManager config_manager;
 
+class StatusLedController {
+public:
+    void update();
+};
+
+StatusLedController status_led_controller;
+
+void StatusLedController::update() {
+#if HW_VERSION_MAJOR == 4
+    uint32_t t = HAL_GetTick();
+
+    bool is_booting = std::any_of(axes.begin(), axes.end(), [](Axis& axis){
+        return axis.current_state_ == Axis::AXIS_STATE_UNDEFINED;
+    });
+
+    if (is_booting) {
+        return;
+    }
+
+    bool is_armed = std::any_of(axes.begin(), axes.end(), [](Axis& axis){
+        return axis.motor_.is_armed_;
+    });
+    bool any_error = odrv.any_error();
+
+    if (is_armed) {
+        // Fast blue pulsating
+        const uint32_t period_ms = 256;
+        const uint8_t min_brightness = 0;
+        const uint8_t max_brightness = 255;
+        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        status_led.set_color(rgb_t{(uint8_t)(any_error ? brightness / 2 : 0), 0, (uint8_t)brightness});
+    } else if (any_error) {
+        // Red pulsating
+        const uint32_t period_ms = 1024;
+        const uint8_t min_brightness = 0;
+        const uint8_t max_brightness = 255;
+        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        status_led.set_color(rgb_t{(uint8_t)brightness, 0, 0});
+    } else {
+        // Slow green pulsating
+        const uint32_t period_ms = 2048;
+        const uint8_t min_brightness = 16;
+        const uint8_t max_brightness = 128;
+        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        status_led.set_color(rgb_t{0, (uint8_t)brightness, 0});
+    }
+#endif
+}
+
 static bool config_read_all() {
     bool success = board_read_config() &&
            config_manager.read(&odrv.config_) &&
@@ -217,6 +266,8 @@ void vApplicationIdleHook(void) {
         odrv.system_stats_.prio_uart = osThreadGetPriority(uart_thread);
         odrv.system_stats_.prio_startup = osThreadGetPriority(defaultTaskHandle);
         odrv.system_stats_.prio_can = osThreadGetPriority(odCAN->thread_id_);
+
+        status_led_controller.update();
     }
 }
 
diff --git a/Firmware/MotorControl/utils.hpp b/Firmware/MotorControl/utils.hpp
index 8eb044f9..67c1fcea 100644
--- a/Firmware/MotorControl/utils.hpp
+++ b/Firmware/MotorControl/utils.hpp
@@ -5,6 +5,7 @@
 #include <algorithm>
 #include <array>
 #include <tuple>
+#include <cmath>
 
 /**
  * @brief Flash size register address
@@ -123,7 +124,7 @@ inline float wrap_pm(float x, float y) {
 #ifdef FPU_FPV4
     float intval = (float)round_int(x / y);
 #else
-    float intval = nearbyint(x / y);
+    float intval = nearbyintf(x / y);
 #endif
     return x - intval * y;
 }
diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index f4f240b9..d6a8aec3 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -35,6 +35,14 @@ board_v3 = {
     ldflags = {'-TBoard/v3/STM32F405RGTx_FLASH.ld', '-LBoard/v3/Drivers/CMSIS/Lib', '-larm_cortexM4lf_math', '-mcpu=cortex-m4', '-mfpu=fpv4-sp-d16'}
 }
 
+board_v4 = {
+    dir = 'Board/v4',
+    root_interface = 'ODrive4',
+    sources = {'Drivers/DRV8353/drv8353.cpp', 'Drivers/status_led.cpp', 'Board/v4/board.cpp', 'lockdown/rsa_embedded/rsa.c', 'lockdown/sha-2/sha-256.c',},
+    flags = {'-DSTM32F722xx', '-DARM_MATH_CM7', '-mcpu=cortex-m7', '-mfpu=fpv5-sp-d16'},
+    ldflags = {'-TBoard/v4/STM32F722RETx_FLASH.ld', '-LBoard/v4/Drivers/CMSIS/Lib/GCC', '-larm_cortexM7lfsp_math', '-mcpu=cortex-m7', '-mfpu=fpv5-sp-d16'}
+}
+
 -- Switch between board versions
 boardversion = tup.getconfig("BOARD_VERSION")
 if boardversion == "v3.1" then
@@ -73,6 +81,10 @@ elseif boardversion == "v3.6-56V" then
     board = board_v3
     board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=6"
     board.flags += "-DHW_VERSION_VOLTAGE=56"
+elseif boardversion == "v4.0-56V" then
+    board = board_v4
+    board.flags += "-DHW_VERSION_MAJOR=4 -DHW_VERSION_MINOR=0"
+    board.flags += "-DHW_VERSION_VOLTAGE=56"
 elseif boardversion == "" then
     error("board version not specified - take a look at tup.config.default")
 else
diff --git a/Firmware/communication/ascii_protocol.cpp b/Firmware/communication/ascii_protocol.cpp
index 811efac6..eea1efb2 100644
--- a/Firmware/communication/ascii_protocol.cpp
+++ b/Firmware/communication/ascii_protocol.cpp
@@ -30,6 +30,8 @@
 
 #if HW_VERSION_MAJOR == 3
 static Introspectable root_obj = ODrive3TypeInfo<ODrive>::make_introspectable(odrv);
+#elif HW_VERSION_MAJOR == 4
+static Introspectable root_obj = ODrive4TypeInfo<ODrive>::make_introspectable(odrv);
 #endif
 
 /* Private function prototypes -----------------------------------------------*/
diff --git a/Firmware/communication/interface_can.cpp b/Firmware/communication/interface_can.cpp
index d1c748c1..8a557878 100644
--- a/Firmware/communication/interface_can.cpp
+++ b/Firmware/communication/interface_can.cpp
@@ -135,25 +135,25 @@ bool ODriveCAN::read(can_Message_t &rxmsg) {
 void ODriveCAN::set_baud_rate(uint32_t baudRate) {
     switch (baudRate) {
         case CAN_BAUD_125K:
-            handle_->Init.Prescaler = 16;  // 21 TQ's
+            handle_->Init.Prescaler = CAN_FREQ / 125000UL;
             config_.baud_rate = baudRate;
             reinit_can();
             break;
 
         case CAN_BAUD_250K:
-            handle_->Init.Prescaler = 8;  // 21 TQ's
+            handle_->Init.Prescaler = CAN_FREQ / 250000UL;
             config_.baud_rate = baudRate;
             reinit_can();
             break;
 
         case CAN_BAUD_500K:
-            handle_->Init.Prescaler = 4;  // 21 TQ's
+            handle_->Init.Prescaler = CAN_FREQ / 500000UL;
             config_.baud_rate = baudRate;
             reinit_can();
             break;
 
         case CAN_BAUD_1000K:
-            handle_->Init.Prescaler = 2;  // 21 TQ's
+            handle_->Init.Prescaler = CAN_FREQ / 1000000UL;
             config_.baud_rate = baudRate;
             reinit_can();
             break;
diff --git a/Firmware/communication/interface_usb.cpp b/Firmware/communication/interface_usb.cpp
index 28171eda..233fb9a9 100644
--- a/Firmware/communication/interface_usb.cpp
+++ b/Firmware/communication/interface_usb.cpp
@@ -35,7 +35,13 @@ public:
             usb_stats_.tx_overrun_cnt++;
         }
         // transmit packet
+#if HW_VERSION_MAJOR == 3 // TODO: remove preprocessor switch
         uint8_t status = CDC_Transmit_FS(
+#elif HW_VERSION_MAJOR == 4
+        uint8_t status = CDC_Transmit_HS(
+#else
+#error "not supported"
+#endif
                 const_cast<uint8_t*>(buffer) /* casting this const away is safe because...
                 well... it's not actually. Stupid STM. */, length, endpoint_pair_);
         if (status != USBD_OK) {
diff --git a/Firmware/odrive-interface.yaml b/Firmware/odrive-interface.yaml
index d88af102..5bfc1ff5 100644
--- a/Firmware/odrive-interface.yaml
+++ b/Firmware/odrive-interface.yaml
@@ -777,7 +777,7 @@ interfaces:
               value, the motor gets disarmed immediately.
 
               Note that this feature is only works on devices with three current
-              sensors.
+              sensors (e.g. ODrive v4).
           dc_calib_tau: float32
 
   ODrive.Oscilloscope:
@@ -1110,6 +1110,44 @@ interfaces:
       axis0: {type: ODrive.Axis, c_name: get_axis(0)}
       axis1: {type: ODrive.Axis, c_name: get_axis(1)}
 
+  ODrive4:
+    c_is_class: True
+    implements: ODrive
+    attributes:
+      config:
+        c_is_class: False
+        implements: ODrive.Config
+        attributes:
+          # TODO: add support for arrays
+          gpio1_mode: {type: ODrive.GpioMode, doc: Mode of GPIO1 (changes take effect after reboot), c_name: 'gpio_modes[1]'}
+          gpio2_mode: {type: ODrive.GpioMode, doc: Mode of GPIO2 (changes take effect after reboot), c_name: 'gpio_modes[2]'}
+          gpio3_mode: {type: ODrive.GpioMode, doc: Mode of GPIO3 (changes take effect after reboot), c_name: 'gpio_modes[3]'}
+          gpio4_mode: {type: ODrive.GpioMode, doc: Mode of GPIO4 (changes take effect after reboot), c_name: 'gpio_modes[4]'}
+          gpio5_mode: {type: ODrive.GpioMode, doc: Mode of GPIO5 (changes take effect after reboot), c_name: 'gpio_modes[5]'}
+          gpio6_mode: {type: ODrive.GpioMode, doc: Mode of GPIO6 (changes take effect after reboot), c_name: 'gpio_modes[6]'}
+          gpio7_mode: {type: ODrive.GpioMode, doc: Mode of GPIO7 (changes take effect after reboot), c_name: 'gpio_modes[7]'}
+          gpio8_mode: {type: ODrive.GpioMode, doc: Mode of GPIO8 (changes take effect after reboot), c_name: 'gpio_modes[8]'}
+          gpio9_mode: {type: ODrive.GpioMode, doc: Mode of GPIO9 (changes take effect after reboot), c_name: 'gpio_modes[9]'}
+          gpio10_mode: {type: ODrive.GpioMode, doc: Mode of GPIO10 (changes take effect after reboot), c_name: 'gpio_modes[10]'}
+          gpio11_mode: {type: ODrive.GpioMode, doc: Mode of GPIO11 (changes take effect after reboot), c_name: 'gpio_modes[11]'}
+          gpio12_mode: {type: ODrive.GpioMode, doc: Mode of GPIO12 (changes take effect after reboot), c_name: 'gpio_modes[12]'}
+          gpio13_mode: {type: ODrive.GpioMode, doc: Mode of GPIO13 (changes take effect after reboot), c_name: 'gpio_modes[13]'}
+          gpio14_mode: {type: ODrive.GpioMode, doc: Mode of GPIO14 (changes take effect after reboot), c_name: 'gpio_modes[14]'}
+          gpio15_mode: {type: ODrive.GpioMode, doc: Mode of GPIO15 (changes take effect after reboot), c_name: 'gpio_modes[15]'}
+          gpio16_mode: {type: ODrive.GpioMode, doc: Mode of GPIO16 (changes take effect after reboot), c_name: 'gpio_modes[16]'}
+          gpio17_mode: {type: ODrive.GpioMode, doc: Mode of GPIO17 (changes take effect after reboot), c_name: 'gpio_modes[17]'}
+          gpio18_mode: {type: ODrive.GpioMode, doc: Mode of GPIO18 (changes take effect after reboot), c_name: 'gpio_modes[18]'}
+          gpio19_mode: {type: ODrive.GpioMode, doc: Mode of GPIO19 (changes take effect after reboot), c_name: 'gpio_modes[19]'}
+          gpio20_mode: {type: ODrive.GpioMode, doc: Mode of GPIO20 (changes take effect after reboot), c_name: 'gpio_modes[20]'}
+          gpio21_mode: {type: ODrive.GpioMode, doc: Mode of GPIO21 (changes take effect after reboot), c_name: 'gpio_modes[21]'}
+          gpio22_mode: {type: ODrive.GpioMode, doc: Mode of GPIO22 (changes take effect after reboot), c_name: 'gpio_modes[22]'}
+
+          gpio14_pwm_mapping: {type: ODrive.Endpoint, c_name: 'pwm_mappings[3]', doc: Make sure the corresponding GPIO is in `GPIO_MODE_PWM`.}
+          gpio19_pwm_mapping: {type: ODrive.Endpoint, c_name: 'pwm_mappings[2]', doc: Make sure the corresponding GPIO is in `GPIO_MODE_PWM`.}
+          gpio20_pwm_mapping: {type: ODrive.Endpoint, c_name: 'pwm_mappings[0]', doc: Make sure the corresponding GPIO is in `GPIO_MODE_PWM`.}
+          gpio21_pwm_mapping: {type: ODrive.Endpoint, c_name: 'pwm_mappings[1]', doc: Make sure the corresponding GPIO is in `GPIO_MODE_PWM`.}
+      axis0: {type: ODrive.Axis, c_name: get_axis(0)}
+
 valuetypes:
   ODrive.GpioMode:
     values:
diff --git a/analysis/thermistors.py b/analysis/thermistors.py
index 5d6a30e2..e0fc72be 100644
--- a/analysis/thermistors.py
+++ b/analysis/thermistors.py
@@ -1,7 +1,7 @@
 #%%
 from odrive.utils import calculate_thermistor_coeffs
 
-Rload = 3300
+Rload = 3300 # 2000 for ODrive v4
 R_25 = 10000
 Beta = 3434
 Tmin = 0
diff --git a/docs/developer-guide.md b/docs/developer-guide.md
index 6fac13a8..e7643581 100644
--- a/docs/developer-guide.md
+++ b/docs/developer-guide.md
@@ -241,6 +241,34 @@ This happens from time to time.
 4. Power on the ODrive
 5. Run `make flash` again
 
+### `Warn : Cannot identify target as a STM32 family.` when flashing using openocd
+
+**Problem:** When I try to flash ODrive v4.1 with `make flash` then I get:
+```
+[...]
+** Programming Started **
+auto erase enabled
+Info : device id = 0x10006452
+Warn : Cannot identify target as a STM32 family.
+Error: auto_probe failed
+embedded:startup.tcl:487: Error: ** Programming Failed **
+in procedure 'program' 
+in procedure 'program_error' called at file "embedded:startup.tcl", line 543
+at file "embedded:startup.tcl", line 487
+```
+
+**Solution:**
+Compile and install a recent version of openocd from source. The latest official release (0.10.0 as of Nov 2020) doesn't support the STM32F722 yet.
+```
+sudo apt-get install libtool libusb-1.0
+git clone https://git.code.sf.net/p/openocd/code openocd
+cd openocd/
+./bootstrap
+./configure --enable-stlink
+make
+sudo make install
+```
+
 ## Documentation
 
 All *.md files in the `docs/` directory of the master branch are served up by GitHub Pages on [this domain](https://docs.odriverobotics.com).
diff --git a/docs/pinout.md b/docs/pinout.md
index bc30bbdc..047874b2 100644
--- a/docs/pinout.md
+++ b/docs/pinout.md
@@ -1,5 +1,11 @@
 # Pinout
 
+## ODrive v4.1
+
+**TODO**
+
+## ODrive v3.x
+
 | #  | Label         | `GPIO_MODE_DIGITAL`    | `GPIO_MODE_ANALOG_IN` | `GPIO_MODE_UART_A` | `GPIO_MODE_UART_B` | `GPIO_MODE_PWM` | `GPIO_MODE_CAN_A` | `GPIO_MODE_I2C_A` | `GPIO_MODE_ENC0` | `GPIO_MODE_ENC1` | `GPIO_MODE_MECH_BRAKE` |
 |----|---------------|------------------------|-----------------------|--------------------|--------------------|-----------------|------------------|-------------------|------------------|------------------|------------------------|
 |  0 | _not a pin_   |                        |                       |                    |                    |                 |                  |                   |                  |                  |                        |
@@ -24,7 +30,8 @@
 (*) ODrive v3.5 and later <br>
 (+) On ODrive v3.5 and later these pins have noise suppression filters. This is useful for step/dir input. <br>
 
-Notes:
+## Notes
+
 * Changes to the pin configuration only take effect after `odrv0.save_configuration()` and `odrv0.reboot()`
 * Bold font marks the default configuration.
 * If a GPIO is set to an unsupported mode it will be left uninitialized.
diff --git a/docs/resources.md b/docs/resources.md
index 4278424a..5212dfb3 100644
--- a/docs/resources.md
+++ b/docs/resources.md
@@ -74,3 +74,59 @@ Take this info with a grain of salt as we might forget to update it from time to
 | uart    |           4096 |    0 |
 | usb     |           4096 |    0 |
 
+
+# ODrive v4.0
+
+## Interrupt Vectors
+
+ - lowest priority: 15
+ - highest priority: 0
+
+|   # | Name                    | Prio |
+|-----|-------------------------|------|
+| -12 | MemoryManagement_IRQn   |    0 |
+| -11 | BusFault_IRQn           |    0 |
+| -10 | UsageFault_IRQn         |    0 |
+|  -5 | SVCall_IRQn             |    0 |
+|  -4 | DebugMonitor_IRQn       |    0 |
+|  -2 | PendSV_IRQn             |   15 |
+|  -1 | SysTick_IRQn            |   15 |
+|  11 | DMA1_Stream0_IRQn       |    5 |
+|  14 | DMA1_Stream3_IRQn       |    5 |
+|  15 | DMA1_Stream4_IRQn       |    5 |
+|  16 | DMA1_Stream5_IRQn       |    5 |
+|  17 | DMA1_Stream6_IRQn       |    5 |
+|  18 | ADC_IRQn                |    1 |
+|  19 | CAN1_TX_IRQn            |    6 |
+|  20 | CAN1_RX0_IRQn           |    6 |
+|  21 | CAN1_RX1_IRQn           |    6 |
+|  22 | CAN1_SCE_IRQn           |    6 |
+|  26 | TIM1_TRG_COM_TIM11_IRQn |    2 |
+|  35 | SPI1_IRQn               |    5 |
+|  36 | SPI2_IRQn               |    5 |
+|  38 | USART2_IRQn             |    5 |
+|  45 | TIM8_TRG_COM_TIM14_IRQn |    0 |
+|  47 | DMA1_Stream7_IRQn       |    0 |
+|  51 | SPI3_IRQn               |    5 |
+|  59 | DMA2_Stream3_IRQn       |    5 |
+|  77 | OTG_HS_IRQn             |    5 |
+
+## DMA Streams
+
+ - lowest priority: 0
+ - highest priority: 3
+
+| Name         | Prio | Channel                          | High Level Func |
+|--------------|------|----------------------------------|-----------------|
+| DMA1_Stream0 |    1 | 0 (SPI3_RX)                      | Onboard SPI     |
+| DMA1_Stream3 |    0 | 0 (SPI2_RX)                      | Offboard SPI    |
+| DMA1_Stream4 |    0 | 0 (SPI2_TX)                      | Offboard SPI    |
+| DMA1_Stream5 |    0 | 4 (USART2_RX)                    | UART1           |
+| DMA1_Stream6 |    0 | 4 (USART2_TX)                    | UART1           |
+| DMA1_Stream7 |    1 | 0 (SPI3_TX)                      | Onboard SPI     |
+| DMA2_Stream0 |    0 | 0 (ADC1)                         | freerunning ADC |
+| DMA2_Stream3 |    0 | 3 (SPI1_TX)                      | Status LED      |
+
+## Threads
+
+**TODO**
diff --git a/tools/odrive/tests/can_test.py b/tools/odrive/tests/can_test.py
index d2a00f9e..10ec2087 100644
--- a/tools/odrive/tests/can_test.py
+++ b/tools/odrive/tests/can_test.py
@@ -109,8 +109,13 @@ class TestSimpleCAN():
 
     def run_test(self, odrive: ODriveComponent, canbus: CanInterfaceComponent, node_id: int, extended_id: bool, logger: Logger):
         odrive.disable_mappings()
-        odrive.handle.config.gpio15_mode = GPIO_MODE_CAN_A
-        odrive.handle.config.gpio16_mode = GPIO_MODE_CAN_A
+        if yaml['board-version'].startswith("v3."):
+            odrive.handle.config.gpio15_mode = GPIO_MODE_CAN_A
+            odrive.handle.config.gpio16_mode = GPIO_MODE_CAN_A
+        elif yaml['board-version'].startswith("v4.0-"):
+            pass # CAN pin configuration is hardcoded
+        else:
+            raise Exception("unknown board version {}".format(yaml['board-version']))
         odrive.handle.config.enable_can_a = True
         odrive.save_config_and_reboot()
 
diff --git a/tools/odrive/tests/test_runner.py b/tools/odrive/tests/test_runner.py
index f305858d..ae1f147c 100644
--- a/tools/odrive/tests/test_runner.py
+++ b/tools/odrive/tests/test_runner.py
@@ -207,9 +207,16 @@ class ODriveComponent(Component):
     def __init__(self, yaml: dict):
         self.handle = None
         self.yaml = yaml
-        #self.axes = [ODriveAxisComponent(None), ODriveAxisComponent(None)]
-        self.encoders = [ODriveEncoderComponent(self, 0, yaml['encoder0']), ODriveEncoderComponent(self, 1, yaml['encoder1'])]
-        self.axes = [ODriveAxisComponent(self, 0, yaml['motor0']), ODriveAxisComponent(self, 1, yaml['motor1'])]
+
+        if yaml['board-version'].startswith("v3."):
+            self.encoders = [ODriveEncoderComponent(self, 0, yaml['encoder0']), ODriveEncoderComponent(self, 1, yaml['encoder1'])]
+            self.axes = [ODriveAxisComponent(self, 0, yaml['motor0']), ODriveAxisComponent(self, 1, yaml['motor1'])]
+        elif yaml['board-version'].startswith("v4.0-"):
+            self.encoders = [ODriveEncoderComponent(self, 0, yaml['encoder0'])]
+            self.axes = [ODriveAxisComponent(self, 0, yaml['motor0'])]
+        else:
+            raise Exception("unknown board version {}".format(yaml['board-version']))
+
         for i in range(1,9):
             self.__setattr__('gpio' + str(i), Component(self))
         self.can = Component(self)
@@ -249,12 +256,15 @@ class ODriveComponent(Component):
             axis_ctx.handle = self.handle.__dict__['axis{}'.format(axis_idx)]
 
     def disable_mappings(self):
-        self.handle.config.gpio1_pwm_mapping.endpoint = None # here
-        self.handle.config.gpio2_pwm_mapping.endpoint = None
-        self.handle.config.gpio3_pwm_mapping.endpoint = None
-        self.handle.config.gpio4_pwm_mapping.endpoint = None
-        self.handle.config.gpio3_analog_mapping.endpoint = None
-        self.handle.config.gpio4_analog_mapping.endpoint = None
+        if yaml['board-version'].startswith("v3."):
+            self.handle.config.gpio1_pwm_mapping.endpoint = None
+            self.handle.config.gpio2_pwm_mapping.endpoint = None
+            self.handle.config.gpio3_pwm_mapping.endpoint = None
+            self.handle.config.gpio4_pwm_mapping.endpoint = None
+            self.handle.config.gpio3_analog_mapping.endpoint = None
+            self.handle.config.gpio4_analog_mapping.endpoint = None
+        else:
+            raise Exception("unknown board version {}".format(yaml['board-version']))
 
     def save_config_and_reboot(self):
         self.handle.save_configuration()
diff --git a/tools/odrive/utils.py b/tools/odrive/utils.py
index f9313fa3..f7fa7a5e 100755
--- a/tools/odrive/utils.py
+++ b/tools/odrive/utils.py
@@ -530,6 +530,32 @@ def dump_dma(odrv):
             ["TIM1_TRIG", "TIM1_CH1",    "TIM1_CH2",                      "TIM1_CH1",    "TIM1_CH4/TIM1_TRIG/TIM1_COM",   "TIM1_UP",     "TIM1_CH3",                      "-"],
             ["-",         "TIM8_UP",     "TIM8_CH1",                      "TIM8_CH2",    "TIM8_CH3",                      "SPI5_RX",     "SPI5_TX",                       "TIM8_CH4/TIM8_TRIG/TIM8_COM"],
         ]]
+    elif odrv.hw_version_major == 4:
+        dma_functions = [[
+            # https://www.st.com/resource/en/reference_manual/dm00305990-stm32f72xxx-and-stm32f73xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf Table 26
+            ["SPI3_RX",          "-",                  "SPI3_RX",           "SPI2_RX",            "SPI2_TX",            "SPI3_TX",     "-",                  "SPI3_TX"],
+            ["I2C1_RX",          "I2C3_RX",            "TIM7_UP",           "-",                  "TIM7_UP",            "I2C1_RX",     "I2C1_TX",            "I2C1_TX"],
+            ["TIM4_CH1",         "-",                  "-",                 "TIM4_CH2",           "-",                  "-",           "TIM4_UP",            "TIM4_CH3"],
+            ["-",                "TIM2_UP/TIM2_CH3",   "I2C3_RX",           "-",                  "I2C3_TX",            "TIM2_CH1",    "TIM2_CH2/TIM2_CH4",  "TIM2_UP/TIM2_CH4"],
+            ["UART5_RX",         "USART3_RX",          "UART4_RX",          "USART3_TX",          "UART4_TX",           "USART2_RX",   "USART2_TX",          "UART5_TX"],
+            ["UART8_TX",         "UART7_TX",           "TIM3_CH4/TIM3_UP",  "UART7_RX",           "TIM3_CH1/TIM3_TRIG", "TIM3_CH2",    "UART8_RX",           "TIM3_CH3"],
+            ["TIM5_CH3/TIM5_UP", "TIM5_CH4/TIM5_TRIG", "TIM5_CH1",          "TIM5_CH4/TIM5_TRIG", "TIM5_CH2",           "-",           "TIM5_UP",            "-"],
+            ["-",                "TIM6_UP",            "I2C2_RX",           "I2C2_RX",            "USART3_TX",          "DAC1",        "DAC2",               "I2C2_TX"],
+        ], [
+            # https://www.st.com/resource/en/reference_manual/dm00305990-stm32f72xxx-and-stm32f73xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf Table 27
+            ["ADC1",      "SAI1_A",      "TIM8_CH1/TIM8_CH2/TIM8_CH3",    "SAI1_A",      "ADC1",                          "SAI1_B",      "TIM1_CH1/TIM1_CH2/TIM1_CH3",    "SAI2_B"],
+            ["-",         "-",           "ADC2",                          "ADC2",        "SAI1_B",                        "-",           "-",                             "-"],
+            ["ADC3",      "ADC3",        "-",                             "SPI5_RX",     "SPI5_TX",                       "AES_OUT",     "AES_IN",                        "-"],
+            ["SPI1_RX",   "-",           "SPI1_RX",                       "SPI1_TX",     "SAI2_A",                        "SPI1_TX",     "SAI2_B",                        "QUADSPI"],
+            ["SPI4_RX",   "SPI4_TX",     "USART1_RX",                     "SDMMC1",      "-",                             "USART1_RX",   "SDMMC1",                        "USART1_TX"],
+            ["-",         "USART6_RX",   "USART6_RX",                     "SPI4_RX",     "SPI4_TX",                       "-",           "USART6_TX",                     "USART6_TX"],
+            ["TIM1_TRIG", "TIM1_CH1",    "TIM1_CH2",                      "TIM1_CH1",    "TIM1_CH4/TIM1_TRIG/TIM1_COM",   "TIM1_UP",     "TIM1_CH3",                      "-"],
+            ["-",         "TIM8_UP",     "TIM8_CH1",                      "TIM8_CH2",    "TIM8_CH3",                      "SPI5_RX",     "SPI5_TX",                       "TIM8_CH4/TIM8_TRIG/TIM8_COM"],
+            None,
+            None,
+            None,
+            ["SDMMC2",    "-",           "-",                             "-",           "-",                             "SDMMC2",      "-",                             "-"],
+        ]]
 
     print("| Name         | Prio | Channel                          | Configured |")
     print("|--------------|------|----------------------------------|------------|")

From 1d94f11570a17278148d6a485653c966bfc55793 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 4 Nov 2020 10:43:44 +0100
Subject: [PATCH 04/14] initial ODrive v4.1 support

---
 Firmware/.vscode/c_cpp_properties.json | 18 +++++++++---------
 Firmware/Tupfile.lua                   |  4 ++++
 2 files changed, 13 insertions(+), 9 deletions(-)

diff --git a/Firmware/.vscode/c_cpp_properties.json b/Firmware/.vscode/c_cpp_properties.json
index 82c77a74..33d6b37a 100644
--- a/Firmware/.vscode/c_cpp_properties.json
+++ b/Firmware/.vscode/c_cpp_properties.json
@@ -10,9 +10,9 @@
                 "STM32F405xx",
                 "FPU_FPV4",
                 "USE_HAL_DRIVER",
-                "HW_VERSION_MAJOR=3",
-                "HW_VERSION_MINOR=6",
-                "HW_VERSION_VOLTAGE=56",
+                "HW_VERSION_MAJOR=4",
+                "HW_VERSION_MINOR=1",
+                "HW_VERSION_VOLTAGE=58",
                 "__weak=\"__attribute__((weak))\"",
                 "__packed=\"__attribute__((__packed__))\"",
                 "__GNUC__"
@@ -42,9 +42,9 @@
                 "STM32F405xx",
                 "FPU_FPV4",
                 "USE_HAL_DRIVER",
-                "HW_VERSION_MAJOR=3",
-                "HW_VERSION_MINOR=6",
-                "HW_VERSION_VOLTAGE=56",
+                "HW_VERSION_MAJOR=4",
+                "HW_VERSION_MINOR=1",
+                "HW_VERSION_VOLTAGE=58",
                 "__weak=\"__attribute__((weak))\"",
                 "__packed=\"__attribute__((__packed__))\"",
                 "__GNUC__"
@@ -64,9 +64,9 @@
                 "STM32F405xx",
                 "FPU_FPV4",
                 "USE_HAL_DRIVER",
-                "HW_VERSION_MAJOR=3",
-                "HW_VERSION_MINOR=4",
-                "HW_VERSION_VOLTAGE=56",
+                "HW_VERSION_MAJOR=4",
+                "HW_VERSION_MINOR=1",
+                "HW_VERSION_VOLTAGE=58",
                 "__weak=\"__attribute__((weak))\"",
                 "__packed=\"__attribute__((__packed__))\"",
                 "__GNUC__"
diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index d6a8aec3..a4612835 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -85,6 +85,10 @@ elseif boardversion == "v4.0-56V" then
     board = board_v4
     board.flags += "-DHW_VERSION_MAJOR=4 -DHW_VERSION_MINOR=0"
     board.flags += "-DHW_VERSION_VOLTAGE=56"
+elseif boardversion == "v4.1-58V" then
+    board = board_v4
+    board.flags += "-DHW_VERSION_MAJOR=4 -DHW_VERSION_MINOR=1"
+    board.flags += "-DHW_VERSION_VOLTAGE=58"
 elseif boardversion == "" then
     error("board version not specified - take a look at tup.config.default")
 else

From d868e7fb53c3bb0a0fe0271c1cc6456b84ff34ae Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 14 Oct 2020 20:22:41 +0200
Subject: [PATCH 05/14] make HWIL tests less hardware-dependent

---
 docs/testing.md                        | 29 +++++---
 tools/odrive/tests/calibration_test.py |  9 ++-
 tools/odrive/tests/can_test.py         |  6 +-
 tools/odrive/tests/closed_loop_test.py |  2 +-
 tools/odrive/tests/fibre_test.py       |  2 +-
 tools/odrive/tests/not_a_test.py       | 19 +++--
 tools/odrive/tests/pwm_input_test.py   | 29 ++++----
 tools/odrive/tests/step_dir_test.py    |  6 +-
 tools/odrive/tests/test_runner.py      | 40 ++++++-----
 tools/odrive/tests/uart_ascii_test.py  | 50 +++++++------
 tools/test-rig-rpi.yaml                |  9 +--
 tools/test-rig-rpi4.yaml               | 98 ++++++++++++++++++++++++++
 12 files changed, 210 insertions(+), 89 deletions(-)
 create mode 100644 tools/test-rig-rpi4.yaml

diff --git a/docs/testing.md b/docs/testing.md
index 5ba1160b..720fee2e 100644
--- a/docs/testing.md
+++ b/docs/testing.md
@@ -44,7 +44,7 @@ If your test rig differs, you may be able to run some but not all of the tests.
 
 ## How to set up a Raspberry Pi as testing host
 
- 1. Install Raspbian Lite on a Raspberry Pi 4.0. I used the NOOBS installer for this.
+ 1. Install Raspbian Lite on a Raspberry Pi 4.0. This is easiest if you have a keyboard, mouse and screen (micro-HDMI!). I used the [NOOBS Lite installer](https://www.raspberrypi.org/downloads/noobs/) for this. Paste the ZIP-file's contents onto a FAT32 formatted SD card (fs type `0b` in `fdisk`) and boot it. Then follow the on-screen instructions.
  2. Prepare the installation:
  
         sudo systemctl enable ssh
@@ -52,6 +52,7 @@ If your test rig differs, you may be able to run some but not all of the tests.
         # Transfer your public key for passwordless SSH. All subsequent steps can be done via SSH.
         sudo apt-get update
         sudo apt-get upgrade
+        # Change /etc/hostname to something meaningful
 
  3. Add the following lines to `/boot/config.txt`:
     - `enable_uart=1`
@@ -66,7 +67,7 @@ If your test rig differs, you may be able to run some but not all of the tests.
 
  6. Install the prerequisites:
 
-        sudo apt-get install ipython3 python3-appdirs python3-yaml python3-usb python3-serial python3-can python3-scipy git openocd
+        sudo apt-get install ipython3 python3-appdirs python3-yaml python3-usb python3-serial python3-can python3-scipy python3-matplotlib python3-ipdb git openocd
         # Optionally, to be able to compile the firmware:
         sudo apt-get install gcc-arm-none-eabi
 
@@ -74,30 +75,36 @@ If your test rig differs, you may be able to run some but not all of the tests.
 
         sudo apt-get install libfontconfig libxft2 libusb-dev
 
-        wget https://downloads.arduino.cc/arduino-1.8.12-linuxarm.tar.xz
-        tar -xf arduino-1.8.12-linuxarm.tar.xz
-        wget https://www.pjrc.com/teensy/td_151/TeensyduinoInstall.linuxarm
+        wget https://downloads.arduino.cc/arduino-1.8.13-linuxarm.tar.xz
+        tar -xf arduino-1.8.13-linuxarm.tar.xz
+        wget https://www.pjrc.com/teensy/td_153/TeensyduinoInstall.linuxarm
         chmod +x TeensyduinoInstall.linuxarm
-        ./TeensyduinoInstall.linuxarm --dir=arduino-1.8.12
-        sudo cp -R arduino-1.8.12 /usr/share/arduino
+        ./TeensyduinoInstall.linuxarm --dir=arduino-1.8.13
+        sudo cp -R arduino-1.8.13 /usr/share/arduino
         sudo ln -s /usr/share/arduino/arduino /usr/bin/arduino
         
         git clone https://github.com/PaulStoffregen/teensy_loader_cli
         pushd teensy_loader_cli
+        make
         sudo cp teensy_loader_cli /usr/bin/
         sudo ln -s /usr/bin/teensy_loader_cli /usr/bin/teensy-loader-cli
         popd
+        curl https://www.pjrc.com/teensy/49-teensy.rules | sudo tee /etc/udev/rules.d/49-teensy.rules
 
- 8. Add the following lines to `/etc/udev/rules.d/49-stlinkv2`:
+ 8. Add the following lines to `/etc/udev/rules.d/49-stlinkv2.rules`:
 
         SUBSYSTEMS=="usb", ATTRS{idVendor}=="0483", ATTRS{idProduct}=="374b", MODE:="0666"
         SUBSYSTEMS=="usb", ATTRS{idVendor}=="0483", ATTRS{idProduct}=="3748", MODE:="0666"
 
- 9. `sudo ../../odrivetool udev-setup`
+ 9.  `sudo mkdir /opt/odrivetest && sudo chown $USER /opt/odrivetest`
 
- 10. `sudo udevadm trigger`
+ 10. At this point you need the ODrive repository. See next section to sync it from your main PC. We assume now that you navigated to `tools/odrive/tests/`.
 
- 11. Run once after every reboot: `sudo ipython3 --pdb test_runner.py -- --setup-host --test-rig-yaml ../../test-rig-rpi.yaml`
+ 11. `sudo ../../odrivetool udev-setup`
+
+ 12. `sudo udevadm trigger`
+
+ 13. Run once after every reboot: `sudo ipython3 --pdb test_runner.py -- --setup-host --test-rig-yaml ../../test-rig-rpi.yaml`
 
 ## SSH testing flow
 
diff --git a/tools/odrive/tests/calibration_test.py b/tools/odrive/tests/calibration_test.py
index 3593fd14..476df3ef 100644
--- a/tools/odrive/tests/calibration_test.py
+++ b/tools/odrive/tests/calibration_test.py
@@ -34,8 +34,7 @@ class TestMotorCalibration():
         axis_ctx.handle.motor.config.phase_inductance = 0.0
         axis_ctx.handle.motor.config.pre_calibrated = False
         axis_ctx.handle.config.enable_watchdog = False
-        axis_ctx.parent.handle.config.brake_resistance = float(axis_ctx.parent.yaml['brake-resistance'])
-        axis_ctx.parent.handle.config.enable_brake_resistor = True
+        axis_ctx.parent.handle.config.dc_max_negative_current = -1.0
 
         axis_ctx.parent.handle.clear_errors()
 
@@ -87,7 +86,7 @@ class TestEncoderDirFind():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            for num in range(2):
+            for num in range(len(odrive.axes)):
                 encoders = testrig.get_connected_components({
                     'a': (odrive.encoders[num].a, False),
                     'b': (odrive.encoders[num].b, False)
@@ -131,7 +130,7 @@ class TestEncoderOffsetCalibration():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            for num in range(2):
+            for num in range(len(odrive.axes)):
                 encoders = testrig.get_connected_components({
                     'a': (odrive.encoders[num].a, False),
                     'b': (odrive.encoders[num].b, False)
@@ -180,7 +179,7 @@ class TestEncoderIndexSearch():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            for num in range(2):
+            for num in range(len(odrive.axes)):
                 encoders = testrig.get_connected_components({
                     'a': (odrive.encoders[num].a, False),
                     'b': (odrive.encoders[num].b, False)
diff --git a/tools/odrive/tests/can_test.py b/tools/odrive/tests/can_test.py
index 10ec2087..be1ce798 100644
--- a/tools/odrive/tests/can_test.py
+++ b/tools/odrive/tests/can_test.py
@@ -109,13 +109,13 @@ class TestSimpleCAN():
 
     def run_test(self, odrive: ODriveComponent, canbus: CanInterfaceComponent, node_id: int, extended_id: bool, logger: Logger):
         odrive.disable_mappings()
-        if yaml['board-version'].startswith("v3."):
+        if odrive.yaml['board-version'].startswith("v3."):
             odrive.handle.config.gpio15_mode = GPIO_MODE_CAN_A
             odrive.handle.config.gpio16_mode = GPIO_MODE_CAN_A
-        elif yaml['board-version'].startswith("v4.0-"):
+        elif odrive.yaml['board-version'].startswith("v4."):
             pass # CAN pin configuration is hardcoded
         else:
-            raise Exception("unknown board version {}".format(yaml['board-version']))
+            raise Exception("unknown board version {}".format(odrive.yaml['board-version']))
         odrive.handle.config.enable_can_a = True
         odrive.save_config_and_reboot()
 
diff --git a/tools/odrive/tests/closed_loop_test.py b/tools/odrive/tests/closed_loop_test.py
index 241ca442..b21755a8 100644
--- a/tools/odrive/tests/closed_loop_test.py
+++ b/tools/odrive/tests/closed_loop_test.py
@@ -17,7 +17,7 @@ class TestClosedLoopControlBase():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            for num in range(2):
+            for num in range(len(odrive.axes)):
                 encoders = testrig.get_connected_components({
                     'a': (odrive.encoders[num].a, False),
                     'b': (odrive.encoders[num].b, False)
diff --git a/tools/odrive/tests/fibre_test.py b/tools/odrive/tests/fibre_test.py
index 68d08a3c..fc4e4f31 100644
--- a/tools/odrive/tests/fibre_test.py
+++ b/tools/odrive/tests/fibre_test.py
@@ -23,7 +23,7 @@ class FibreFunctionalTest():
         test_assert_eq(odrive.handle.test_property, 0xffffffff)
 
         # Test function call
-        val = odrive.handle.get_adc_voltage(1)
+        val = odrive.handle.get_adc_voltage(2) # ADC pin on both ODrive 3 and 4
         test_assert_within(val, 0.01, 3.29)
 
         # Test custom setter (aka property write hook)
diff --git a/tools/odrive/tests/not_a_test.py b/tools/odrive/tests/not_a_test.py
index 7be3e995..f8430aa8 100644
--- a/tools/odrive/tests/not_a_test.py
+++ b/tools/odrive/tests/not_a_test.py
@@ -11,17 +11,16 @@ class EncoderPassthrough():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            for num in range(1):
-                encoders = testrig.get_connected_components({
-                    'a': (odrive.encoders[num].a, False),
-                    'b': (odrive.encoders[num].b, False),
-                    'z': (odrive.encoders[num].z, False)
-                }, EncoderComponent)
-                motors = testrig.get_connected_components(odrive.axes[num], MotorComponent)
+            encoders = testrig.get_connected_components({
+                'a': (odrive.encoders[0].a, False),
+                'b': (odrive.encoders[0].b, False),
+                'z': (odrive.encoders[0].z, False)
+            }, EncoderComponent)
+            motors = testrig.get_connected_components(odrive.axes[0], MotorComponent)
 
-                for motor, encoder in itertools.product(motors, encoders):
-                    if encoder.impl in testrig.get_connected_components(motor):
-                        yield (odrive.axes[num], motor, encoder)
+            for motor, encoder in itertools.product(motors, encoders):
+                if encoder.impl in testrig.get_connected_components(motor):
+                    yield (odrive.axes[0], motor, encoder)
 
     def run_test(self, axis_ctx: ODriveAxisComponent, motor_ctx: MotorComponent, enc_ctx: EncoderComponent, logger: Logger):
         logger.debug(f'Encoder {axis_ctx.num} was passed through')
diff --git a/tools/odrive/tests/pwm_input_test.py b/tools/odrive/tests/pwm_input_test.py
index a79d8aac..c1951c02 100644
--- a/tools/odrive/tests/pwm_input_test.py
+++ b/tools/odrive/tests/pwm_input_test.py
@@ -49,11 +49,20 @@ class TestPwmInput():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            # Run a separate test for each PWM-capable GPIO. Use different min/max settings for each test.
-            yield (odrive, 1, -50, 200, list(testrig.get_connected_components(odrive.gpio1, TeensyGpio)))
-            yield (odrive, 2, 20, 400, list(testrig.get_connected_components(odrive.gpio2, TeensyGpio)))
-            yield (odrive, 3, -1000, 0, list(testrig.get_connected_components(odrive.gpio3, TeensyGpio)))
-            yield (odrive, 4, -20000, 20000, list(testrig.get_connected_components(odrive.gpio4, TeensyGpio)))
+            if odrive.yaml['board-version'].startswith('v3.'):
+                # Run a separate test for each PWM-capable GPIO. Use different min/max settings for each test.
+                yield (odrive, 1, -50, 200, list(testrig.get_connected_components(odrive.gpio1, TeensyGpio)))
+                yield (odrive, 2, 20, 400, list(testrig.get_connected_components(odrive.gpio2, TeensyGpio)))
+                yield (odrive, 3, -1000, 0, list(testrig.get_connected_components(odrive.gpio3, TeensyGpio)))
+                yield (odrive, 4, -20000, 20000, list(testrig.get_connected_components(odrive.gpio4, TeensyGpio)))
+            elif odrive.yaml['board-version'].startswith('v4.'):
+                # Run a separate test for each PWM-capable GPIO. Use different min/max settings for each test.
+                yield (odrive, 14, -50, 200, list(testrig.get_connected_components(odrive.gpio14, TeensyGpio)))
+                yield (odrive, 19, 20, 400, list(testrig.get_connected_components(odrive.gpio19, TeensyGpio)))
+                yield (odrive, 20, -20000, 20000, list(testrig.get_connected_components(odrive.gpio20, TeensyGpio)))
+                yield (odrive, 21, -1000, 0, list(testrig.get_connected_components(odrive.gpio21, TeensyGpio)))
+            else:
+                raise Exception(f"unknown board version {odrive.yaml['board-version']}")
 
     def run_test(self, odrive: ODriveComponent, odrive_gpio_num: int, min_val: float, max_val: float, teensy_gpio: Component, logger: Logger):
         teensy = teensy_gpio.parent
@@ -63,14 +72,8 @@ class TestPwmInput():
         logger.debug("Set up PWM input...")
         odrive.disable_mappings()
 
-        pwm_mapping = [
-            odrive.handle.config.gpio1_pwm_mapping,
-            odrive.handle.config.gpio2_pwm_mapping,
-            odrive.handle.config.gpio3_pwm_mapping,
-            odrive.handle.config.gpio4_pwm_mapping
-        ][odrive_gpio_num - 1]
-
-        setattr(odrive.handle.config, 'gpio' + str(odrive_gpio_num) + '_mode', GPIO_MODE_PWM)
+        setattr(odrive.handle.config, f'gpio{odrive_gpio_num}_mode', GPIO_MODE_PWM)
+        pwm_mapping = getattr(odrive.handle.config, f'gpio{odrive_gpio_num}_pwm_mapping')
         pwm_mapping.endpoint = odrive.handle.axis0.controller._remote_attributes['input_pos']
         pwm_mapping.min = min_val
         pwm_mapping.max = max_val
diff --git a/tools/odrive/tests/step_dir_test.py b/tools/odrive/tests/step_dir_test.py
index c5d6fc27..153472e7 100644
--- a/tools/odrive/tests/step_dir_test.py
+++ b/tools/odrive/tests/step_dir_test.py
@@ -32,10 +32,12 @@ class TestStepDir():
 
             yield (odrive.axes[0], 1, gpio_conns[0], 2, gpio_conns[1])
             yield (odrive.axes[0], 5, gpio_conns[2], 6, gpio_conns[3])
-            yield (odrive.axes[0], 7, gpio_conns[4], 8, gpio_conns[5]) # broken
+            yield (odrive.axes[0], 7, gpio_conns[4], 8, gpio_conns[5])
            # yield (odrive.axes[0], 7, gpio_conns[6], 8, gpio_conns[7]) # broken
             
-            yield (odrive.axes[1], 7, gpio_conns[4], 8, gpio_conns[5])
+            # test other axes
+            for i in range(1, len(odrive.axes)):
+                yield (odrive.axes[i], 7, gpio_conns[4], 8, gpio_conns[5])
 
     def run_test(self, axis: ODriveAxisComponent, step_gpio_num: int, step_gpio: LinuxGpioComponent, dir_gpio_num: int, dir_gpio: LinuxGpioComponent, logger: Logger):
         step_gpio.config(output=True)
diff --git a/tools/odrive/tests/test_runner.py b/tools/odrive/tests/test_runner.py
index ae1f147c..28066800 100644
--- a/tools/odrive/tests/test_runner.py
+++ b/tools/odrive/tests/test_runner.py
@@ -17,6 +17,7 @@ import itertools
 import time
 import tempfile
 import io
+import re
 from typing import Union, Tuple
 
 # needed for curve fitting
@@ -211,13 +212,15 @@ class ODriveComponent(Component):
         if yaml['board-version'].startswith("v3."):
             self.encoders = [ODriveEncoderComponent(self, 0, yaml['encoder0']), ODriveEncoderComponent(self, 1, yaml['encoder1'])]
             self.axes = [ODriveAxisComponent(self, 0, yaml['motor0']), ODriveAxisComponent(self, 1, yaml['motor1'])]
-        elif yaml['board-version'].startswith("v4.0-"):
+            gpio_nums = range(1,9)
+        elif yaml['board-version'].startswith("v4."):
             self.encoders = [ODriveEncoderComponent(self, 0, yaml['encoder0'])]
             self.axes = [ODriveAxisComponent(self, 0, yaml['motor0'])]
+            gpio_nums = range(23)
         else:
             raise Exception("unknown board version {}".format(yaml['board-version']))
 
-        for i in range(1,9):
+        for i in gpio_nums:
             self.__setattr__('gpio' + str(i), Component(self))
         self.can = Component(self)
         self.sck = Component(self)
@@ -229,8 +232,9 @@ class ODriveComponent(Component):
             yield 'encoder' + str(enc_ctx.num), enc_ctx
         for axis_ctx in self.axes:
             yield 'axis' + str(axis_ctx.num), axis_ctx
-        for i in range(1,9):
-            yield ('gpio' + str(i)), getattr(self, 'gpio' + str(i))
+        for k in dir(self):
+            if k.startswith('gpio'):
+                yield k, getattr(self, k)
         yield 'can', self.can
         yield 'spi.sck', self.sck
         yield 'spi.miso', self.miso
@@ -256,15 +260,12 @@ class ODriveComponent(Component):
             axis_ctx.handle = self.handle.__dict__['axis{}'.format(axis_idx)]
 
     def disable_mappings(self):
-        if yaml['board-version'].startswith("v3."):
-            self.handle.config.gpio1_pwm_mapping.endpoint = None
-            self.handle.config.gpio2_pwm_mapping.endpoint = None
-            self.handle.config.gpio3_pwm_mapping.endpoint = None
-            self.handle.config.gpio4_pwm_mapping.endpoint = None
-            self.handle.config.gpio3_analog_mapping.endpoint = None
-            self.handle.config.gpio4_analog_mapping.endpoint = None
-        else:
-            raise Exception("unknown board version {}".format(yaml['board-version']))
+        for k in dir(self.handle.config):
+            if re.match(r'gpio[0-9]+_pwm_mapping', k):
+                getattr(self.handle.config, k).endpoint = None
+        for k in dir(self.handle.config):
+            if re.match(r'gpio[0-9]+_analog_mapping', k):
+                getattr(self.handle.config, k).endpoint = None
 
     def save_config_and_reboot(self):
         self.handle.save_configuration()
@@ -392,7 +393,12 @@ class TeensyComponent(Component):
     def __init__(self, testrig, yaml: dict):
         self.testrig = testrig
         self.yaml = yaml
-        self.gpios = [TeensyGpio(self, i) for i in range(24)]
+        if self.yaml['board-version'] == 'teensy:avr:teensy40':
+            self.gpios = [TeensyGpio(self, i) for i in range(24)]
+        elif self.yaml['board-version'] == 'teensy:avr:teensy41':
+            self.gpios = [TeensyGpio(self, i) for i in range(42)]
+        else:
+            raise Exception(f"unknown Arduino board {self.yaml['board-version']}")
         self.routes = []
         self.previous_routes = object()
 
@@ -435,7 +441,7 @@ class TeensyComponent(Component):
         env = os.environ.copy()
         env['ARDUINO_COMPILE_DESTINATION'] = hexfile
         run_shell(
-            ['arduino', '--board', 'teensy:avr:teensy40', '--verify', sketchfile],
+            ['arduino', '--board', self.yaml['board-version'], '--verify', sketchfile],
             logger, env = env, timeout = 120)
 
     def program(self, hex_file_path: str, logger: Logger):
@@ -454,7 +460,7 @@ class TeensyComponent(Component):
         time.sleep(0.1)
         program_gpio.write(True)
         
-        run_shell(["teensy-loader-cli", "-mmcu=imxrt1062", "-w", hex_file_path], logger, timeout = 5)
+        run_shell(["teensy-loader-cli", "-mmcu=" + self.yaml['board-version'].rpartition(':')[2].upper(), "-w", hex_file_path], logger, timeout = 5)
         time.sleep(0.5) # give it some time to boot
 
     def compile_and_program(self, code: str):
@@ -518,7 +524,7 @@ class TestRig():
                 add_component(component_yaml['name'], ODriveComponent(component_yaml))
             elif component_yaml['type'] == 'generalpurpose':
                 add_component(component_yaml['name'], GeneralPurposeComponent(component_yaml))
-            elif component_yaml['type'] == 'teensy':
+            elif component_yaml['type'] == 'arduino':
                 add_component(component_yaml['name'], TeensyComponent(self, component_yaml))
             elif component_yaml['type'] == 'motor':
                 add_component(component_yaml['name'], MotorComponent(component_yaml))
diff --git a/tools/odrive/tests/uart_ascii_test.py b/tools/odrive/tests/uart_ascii_test.py
index 52a1c64e..c11e6a23 100644
--- a/tools/odrive/tests/uart_ascii_test.py
+++ b/tools/odrive/tests/uart_ascii_test.py
@@ -37,19 +37,28 @@ class TestUartAscii():
 
     def get_test_cases(self, testrig: TestRig):
         for odrive in testrig.get_components(ODriveComponent):
-            ports = list(testrig.get_connected_components({
-                'rx': (odrive.gpio1, True),
-                'tx': (odrive.gpio2, False)
-            }, SerialPortComponent))
-            yield (odrive, 0, ports)
+            if odrive.yaml['board-version'].startswith('v3.'):
+                ports = list(testrig.get_connected_components({
+                    'rx': (odrive.gpio1, True),
+                    'tx': (odrive.gpio2, False)
+                }, SerialPortComponent))
+                yield (odrive, 0, 1, 2, ports)
 
-            # Enable the line below to manually test UART_B. For this you need
-            # to manually move to the wires go to GPIO1/2 to GPIO3/4. The ones
-            # that normally go to GPIO3/4 have a low pass filter.
-            #yield (odrive, 1, ports)
+                # Enable the line below to manually test UART_B. For this you need
+                # to manually move to the wires go to GPIO1/2 to GPIO3/4. The ones
+                # that normally go to GPIO3/4 have a low pass filter.
+                #yield (odrive, 1, 3, 4, ports)
+            elif odrive.yaml['board-version'].startswith('v4.'):
+                ports = list(testrig.get_connected_components({
+                    'rx': (odrive.gpio15, True),
+                    'tx': (odrive.gpio14, False)
+                }, SerialPortComponent))
+                yield (odrive, 0, 15, 14, ports)
+            else:
+                raise TestFailed("unknown board version")
 
-    def run_test(self, odrive: ODriveComponent, uart_num: int, port: SerialPortComponent, logger: Logger):
-        logger.debug('Enabling UART {}...'.format(uart_num))
+    def run_test(self, odrive: ODriveComponent, uart_num: int, tx_gpio: list, rx_gpio: list, port: SerialPortComponent, logger: Logger):
+        logger.debug('Enabling UART {}...'.format(chr(ord('A') + uart_num)))
         
         # GPIOs might be in use by something other than UART and some components
         # might be configured so that they would fail in the later test.
@@ -63,16 +72,17 @@ class TestUartAscii():
 
         if uart_num == 0:
             odrive.handle.config.enable_uart_a = True
-            odrive.handle.config.gpio1_mode = GPIO_MODE_UART_A
-            odrive.handle.config.gpio2_mode = GPIO_MODE_UART_A
-            odrive.handle.config.gpio3_mode = GPIO_MODE_ANALOG_IN
-            odrive.handle.config.gpio4_mode = GPIO_MODE_ANALOG_IN
-        else:
+            mode = GPIO_MODE_UART_A
+        elif uart_num == 1:
             odrive.handle.config.enable_uart_b = True
-            odrive.handle.config.gpio1_mode = GPIO_MODE_ANALOG_IN
-            odrive.handle.config.gpio2_mode = GPIO_MODE_ANALOG_IN
-            odrive.handle.config.gpio3_mode = GPIO_MODE_UART_B
-            odrive.handle.config.gpio4_mode = GPIO_MODE_UART_B
+            mode = GPIO_MODE_UART_B
+        elif uart_num == 2:
+            odrive.handle.config.enable_uart_c = True
+            mode = GPIO_MODE_UART_C
+        else:
+            raise TestFailed(f"unknown UART: {uart_num}")
+        setattr(odrive.handle.config, f'gpio{tx_gpio}_mode', mode)
+        setattr(odrive.handle.config, f'gpio{rx_gpio}_mode', mode)
 
         odrive.save_config_and_reboot()
 
diff --git a/tools/test-rig-rpi.yaml b/tools/test-rig-rpi.yaml
index 45022206..0026ca30 100644
--- a/tools/test-rig-rpi.yaml
+++ b/tools/test-rig-rpi.yaml
@@ -23,13 +23,9 @@ components:
       - {type: gpio, num: 20}
       - {type: gpio, num: 26}
 
-#  - type: programmer
-#    name: The Blue STLink/v2
-#    id: '\x53\x3f\x75\x06\x49\x3f\x49\x51\x44\x54\x19\x3f'
-
   - type: odrive
     name: odrive
-    board-version: v3.6-58V
+    board-version: v3.6-56V
     serial-number: "20703595524B"
     brake-resistance: 2.0
     usb: auto
@@ -56,8 +52,9 @@ components:
     cpr: 8192
     max-rpm: 7000
 
-  - type: teensy
+  - type: arduino
     name: teensy
+    board-version: teensy:avr:teensy40
 
   - {type: lpf, name: lpf0}
   - {type: lpf, name: lpf1}
diff --git a/tools/test-rig-rpi4.yaml b/tools/test-rig-rpi4.yaml
new file mode 100644
index 00000000..44002dca
--- /dev/null
+++ b/tools/test-rig-rpi4.yaml
@@ -0,0 +1,98 @@
+
+components:
+  - type: generalpurpose
+    name: homenet
+    net: homenet
+
+  - type: generalpurpose
+    name: rpi
+    ssh: odrv
+    net: homenet
+    components:
+      - type: uart
+        name: uart0
+        port: /dev/ttyS0
+        connected-to: main_uart
+       # need to specify GPIOs explicitly for the generalpurpose type
+      - {type: gpio, num: 4}
+      - {type: gpio, num: 18}
+      - {type: gpio, num: 23}
+
+  - type: odrive
+    name: odrive
+    board-version: v4.1-58V
+    serial-number: "206730814E53"
+    brake-resistance: 0.0
+    usb: auto
+    can: main_canbus
+    vbus-voltage: 24 # [V]
+    max-brake-power: 0 # [W]
+    encoder0: virtual_encoder0
+    motor0: D5065-270KV_0
+
+  - type: motor
+    name: D5065-270KV_0
+    phase-resistance: 0.039
+    phase-inductance: 1.57e-05
+    pole-pairs: 7
+    direction: 1
+    kv: 270
+    max-current: 70
+    max-voltage: 40
+
+  - type: encoder
+    name: real_encoder
+    cpr: 8192
+    max-rpm: 7000
+
+  - type: arduino
+    name: teensy
+    board-version: teensy:avr:teensy41
+
+  - {type: lpf, name: lpf0}
+  - {type: lpf, name: lpf1}
+
+connections:
+  - ['teensy.program', 'rpi.gpio4']
+  - ['teensy.gpio14', 'rpi.uart0.tx']
+  - ['teensy.gpio15', 'rpi.uart0.rx']
+  - ['teensy.gpio16', 'rpi.gpio18']
+  - ['teensy.gpio17', 'rpi.gpio23']
+
+  # J8
+  - ['teensy.gpio0', 'odrive.gpio6']
+  - ['teensy.gpio1', 'odrive.gpio5']
+  - ['teensy.gpio2', 'odrive.gpio4']
+  - ['teensy.gpio3', 'odrive.gpio3']
+  - ['teensy.gpio4', 'odrive.gpio0']
+  - ['teensy.gpio5', 'odrive.gpio1']
+  - ['teensy.gpio6', 'odrive.gpio2']
+
+  - ['teensy.gpio8', 'odrive.gpio16']
+  - ['teensy.gpio9', 'odrive.gpio17']
+  - ['teensy.gpio10', 'odrive.gpio18']
+  - ['teensy.gpio11', 'odrive.gpio19']
+  - ['teensy.gpio12', 'odrive.gpio20']
+  - ['teensy.gpio24', 'odrive.gpio21']
+  - ['teensy.gpio25', 'odrive.gpio22']
+
+  - ['teensy.gpio26', 'odrive.gpio10']
+  - ['teensy.gpio27', 'odrive.gpio11']
+  - ['teensy.gpio28', 'odrive.gpio15']
+  - ['teensy.gpio29', 'odrive.gpio14']
+  - ['teensy.gpio30', 'odrive.gpio13']
+  - ['teensy.gpio31', 'odrive.gpio12']
+
+  - ['teensy.gpio23', 'real_encoder.b']
+  - ['teensy.gpio22', 'real_encoder.a']
+  - ['teensy.gpio21', 'real_encoder.z']
+  - ['odrive.axis0', 'D5065-270KV_0']
+  - ['D5065-270KV_0', 'real_encoder']
+
+  - ['odrive.encoder0.a', 'odrive.gpio0']
+  - ['odrive.encoder0.b', 'odrive.gpio5']
+  - ['odrive.encoder0.z', 'odrive.gpio6'] # TODO
+
+#  - ['odrive.encoder1.a', 'odrive.gpio0']
+#  - ['odrive.encoder1.b', 'odrive.gpio5']
+#  - ['odrive.encoder1.z', 'odrive.gpio6'] # TODO

From 8519315e0a60eea2233000848bb8d14befd35b9c Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Thu, 12 Nov 2020 13:32:38 +0100
Subject: [PATCH 06/14] hacky support for MA732 encoder

---
 Firmware/MotorControl/encoder.cpp | 21 +++++++++++++++++++--
 Firmware/odrive-interface.yaml    |  3 +++
 tools/odrive/enums.py             |  1 +
 3 files changed, 23 insertions(+), 2 deletions(-)

diff --git a/Firmware/MotorControl/encoder.cpp b/Firmware/MotorControl/encoder.cpp
index 358dca72..7a174bac 100644
--- a/Firmware/MotorControl/encoder.cpp
+++ b/Firmware/MotorControl/encoder.cpp
@@ -41,7 +41,7 @@ void Encoder::setup() {
         .Mode = SPI_MODE_MASTER,
         .Direction = SPI_DIRECTION_2LINES,
         .DataSize = SPI_DATASIZE_16BIT,
-        .CLKPolarity = mode_ == MODE_SPI_ABS_AEAT ? SPI_POLARITY_HIGH : SPI_POLARITY_LOW,
+        .CLKPolarity = (mode_ == MODE_SPI_ABS_AEAT || mode_ == MODE_SPI_ABS_MA732) ? SPI_POLARITY_HIGH : SPI_POLARITY_LOW,
         .CLKPhase = SPI_PHASE_2EDGE,
         .NSS = SPI_NSS_SOFT,
         .BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32,
@@ -51,6 +51,10 @@ void Encoder::setup() {
         .CRCPolynomial = 10,
     };
 
+    if (mode_ == MODE_SPI_ABS_MA732) {
+        abs_spi_dma_tx_[0] = 0x0000;
+    }
+
     if(mode_ & MODE_FLAG_ABS){
         abs_spi_cs_pin_init();
 
@@ -363,6 +367,7 @@ void Encoder::sample_now() {
         case MODE_SPI_ABS_CUI:
         case MODE_SPI_ABS_AEAT:
         case MODE_SPI_ABS_RLS:
+        case MODE_SPI_ABS_MA732:
         {
             abs_spi_start_transaction();
             // Do nothing
@@ -459,6 +464,11 @@ void Encoder::abs_spi_cb(bool success) {
             pos = (rawVal >> 2) & 0x3fff;
         } break;
 
+        case MODE_SPI_ABS_MA732: {
+            uint16_t rawVal = abs_spi_dma_rx_[0];
+            pos = (rawVal >> 2) & 0x3fff;
+        } break;
+
         default: {
            set_error(ERROR_UNSUPPORTED_ENCODER_MODE);
            goto done;
@@ -477,7 +487,13 @@ done:
 
 void Encoder::abs_spi_cs_pin_init(){
     // Decode and init cs pin
+#if HW_VERSION_MAJOR == 4
+    if (mode_ == MODE_SPI_ABS_MA732)
+        abs_spi_cs_gpio_ = {GPIOA, GPIO_PIN_15};
+    else
+#else
     abs_spi_cs_gpio_ = get_gpio(config_.abs_spi_cs_gpio_pin);
+#endif
     abs_spi_cs_gpio_.config(GPIO_MODE_OUTPUT_PP, GPIO_PULLUP);
 
     // Write pin high
@@ -527,7 +543,8 @@ bool Encoder::update() {
         case MODE_SPI_ABS_RLS:
         case MODE_SPI_ABS_AMS:
         case MODE_SPI_ABS_CUI: 
-        case MODE_SPI_ABS_AEAT: {
+        case MODE_SPI_ABS_AEAT:
+        case MODE_SPI_ABS_MA732: {
             if (abs_spi_pos_updated_ == false) {
                 // Low pass filter the error
                 spi_error_rate_ += current_meas_period * (1.0f - spi_error_rate_);
diff --git a/Firmware/odrive-interface.yaml b/Firmware/odrive-interface.yaml
index 5bfc1ff5..f469eb88 100644
--- a/Firmware/odrive-interface.yaml
+++ b/Firmware/odrive-interface.yaml
@@ -1248,6 +1248,9 @@ valuetypes:
       SpiAbsRls:
         value: 0x103
         doc: RLS Encoders
+      SpiAbsMa732:
+        value: 0x104
+        doc: MagAlpha MA732 magnetic encoder
 
   ODrive.Controller.ControlMode:
     values:
diff --git a/tools/odrive/enums.py b/tools/odrive/enums.py
index 79649de8..e503d786 100644
--- a/tools/odrive/enums.py
+++ b/tools/odrive/enums.py
@@ -45,6 +45,7 @@ ENCODER_MODE_SPI_ABS_CUI                 = 256
 ENCODER_MODE_SPI_ABS_AMS                 = 257
 ENCODER_MODE_SPI_ABS_AEAT                = 258
 ENCODER_MODE_SPI_ABS_RLS                 = 259
+ENCODER_MODE_SPI_ABS_MA732               = 260
 
 # ODrive.Controller.ControlMode
 CONTROL_MODE_VOLTAGE_CONTROL             = 0

From 75577940f8437de8cf6d8f2162c371d8e9af9c89 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 18 Nov 2020 17:50:41 +0100
Subject: [PATCH 07/14] reorganize build system

---
 .../Drivers/CMSIS/Include/arm_const_structs.h |    79 -
 .../v3/Drivers/CMSIS/Include/cmsis_gcc.h      |  1373 --
 .../v3/Drivers/CMSIS/Include/core_cmFunc.h    |    87 -
 .../v3/Drivers/CMSIS/Include/core_cmInstr.h   |    87 -
 .../v3/Drivers/CMSIS/Include/core_cmSimd.h    |    96 -
 Firmware/Board/v3/Inc/usbd_conf.h             |     2 +-
 .../Class/CDC/Inc/usbd_cdc.h                  |   188 -
 .../Core/Inc/usbd_core.h                      |   167 -
 .../Core/Inc/usbd_ctlreq.h                    |   113 -
 .../Core/Inc/usbd_def.h                       |   332 -
 .../Core/Inc/usbd_ioreq.h                     |   128 -
 .../Core/Src/usbd_core.c                      |   565 -
 .../Core/Src/usbd_ctlreq.c                    |   782 -
 .../FreeRTOS/Source/include/atomic.h          |   414 -
 .../FreeRTOS/Source/include/stdint.readme     |    27 -
 .../Source/portable/MemMang/ReadMe.url        |     5 -
 .../Third_Party/FreeRTOS/Source/readme.txt    |    17 -
 Firmware/Board/v3/Src/usbd_conf.c             |     4 +-
 Firmware/Drivers/DRV8353/drv8353.cpp          |   195 -
 Firmware/Drivers/DRV8353/drv8353.hpp          |   161 -
 Firmware/Drivers/status_led.cpp               |    15 -
 Firmware/Drivers/status_led.hpp               |    57 -
 Firmware/Drivers/ws2812.hpp                   |    86 -
 Firmware/Private                              |     2 +-
 .../Device/ST/STM32F4xx/Include/stm32f405xx.h |     0
 .../Device/ST/STM32F4xx/Include/stm32f4xx.h   |     0
 .../ST/STM32F4xx/Include/system_stm32f4xx.h   |     0
 .../Device/ST/STM32F7xx/Include/stm32f722xx.h | 15462 ++++++++++++++++
 .../Device/ST/STM32F7xx/Include/stm32f7xx.h   |   220 +
 .../ST/STM32F7xx/Include/system_stm32f7xx.h   |   123 +
 .../CMSIS/Include/arm_common_tables.h         |   123 +-
 .../CMSIS/Include/arm_const_structs.h         |    66 +
 .../CMSIS/Include/arm_math.h                  |   537 +-
 .../CMSIS/Include/cmsis_armcc.h               |   243 +-
 .../CMSIS/Include/cmsis_armclang.h}           |   937 +-
 .../ThirdParty/CMSIS/Include/cmsis_compiler.h |   266 +
 Firmware/ThirdParty/CMSIS/Include/cmsis_gcc.h |  2085 +++
 .../ThirdParty/CMSIS/Include/cmsis_iccarm.h   |   935 +
 .../ThirdParty/CMSIS/Include/cmsis_version.h  |    39 +
 .../ThirdParty/CMSIS/Include/core_armv8mbl.h  |  1918 ++
 .../ThirdParty/CMSIS/Include/core_armv8mml.h  |  2927 +++
 .../CMSIS/Include/core_cm0.h                  |   399 +-
 .../CMSIS/Include/core_cm0plus.h              |   425 +-
 Firmware/ThirdParty/CMSIS/Include/core_cm1.h  |   976 +
 Firmware/ThirdParty/CMSIS/Include/core_cm23.h |  1993 ++
 .../CMSIS/Include/core_cm3.h                  |   482 +-
 Firmware/ThirdParty/CMSIS/Include/core_cm33.h |  3002 +++
 .../CMSIS/Include/core_cm4.h                  |   524 +-
 .../CMSIS/Include/core_cm7.h                  |   577 +-
 .../CMSIS/Include/core_sc000.h                |   348 +-
 .../CMSIS/Include/core_sc300.h                |   466 +-
 Firmware/ThirdParty/CMSIS/Include/mpu_armv7.h |   270 +
 Firmware/ThirdParty/CMSIS/Include/mpu_armv8.h |   333 +
 .../ThirdParty/CMSIS/Include/tz_context.h     |    70 +
 .../CMSIS/Lib/GCC}/libarm_cortexM4lf_math.a   |   Bin
 .../CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a  |   Bin 0 -> 3082154 bytes
 .../FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c     |    58 +-
 .../FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h     |    45 -
 .../FreeRTOS/Source/croutine.c                |     4 +-
 .../FreeRTOS/Source/event_groups.c            |     4 +-
 .../FreeRTOS/Source/include/FreeRTOS.h        |    21 +-
 .../FreeRTOS/Source/include/StackMacros.h     |     4 +-
 .../FreeRTOS/Source/include/croutine.h        |     6 +-
 .../Source/include/deprecated_definitions.h   |     4 +-
 .../FreeRTOS/Source/include/event_groups.h    |     4 +-
 .../FreeRTOS/Source/include/list.h            |     8 +-
 .../FreeRTOS/Source/include/message_buffer.h  |    16 +-
 .../FreeRTOS/Source/include/mpu_prototypes.h  |     9 +-
 .../FreeRTOS/Source/include/mpu_wrappers.h    |     9 +-
 .../FreeRTOS/Source/include/portable.h        |    24 +-
 .../FreeRTOS/Source/include/projdefs.h        |     4 +-
 .../FreeRTOS/Source/include/queue.h           |     6 +-
 .../FreeRTOS/Source/include/semphr.h          |     4 +-
 .../FreeRTOS/Source/include/stack_macros.h    |     4 +-
 .../FreeRTOS/Source/include/stream_buffer.h   |    16 +-
 .../FreeRTOS/Source/include/task.h            |   184 +-
 .../FreeRTOS/Source/include/timers.h          |    22 +-
 .../FreeRTOS/Source/list.c                    |     4 +-
 .../Source/portable/GCC/ARM_CM4F/port.c       |     0
 .../Source/portable/GCC/ARM_CM4F/portmacro.h  |     0
 .../Source/portable/GCC/ARM_CM7/r0p1/port.c   |   765 +
 .../portable/GCC/ARM_CM7/r0p1/portmacro.h     |   247 +
 .../FreeRTOS/Source/portable/MemMang/heap_4.c |    64 +-
 .../FreeRTOS/Source/queue.c                   |    46 +-
 .../FreeRTOS/Source/stream_buffer.c           |     4 +-
 .../FreeRTOS/Source/tasks.c                   |   185 +-
 .../FreeRTOS/Source/timers.c                  |    45 +-
 .../Inc/Legacy/stm32_hal_legacy.h             |     0
 .../STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h  |     0
 .../Inc/stm32f4xx_hal_adc.h                   |     0
 .../Inc/stm32f4xx_hal_adc_ex.h                |     0
 .../Inc/stm32f4xx_hal_can.h                   |     0
 .../Inc/stm32f4xx_hal_cortex.h                |     0
 .../Inc/stm32f4xx_hal_def.h                   |     0
 .../Inc/stm32f4xx_hal_dma.h                   |     0
 .../Inc/stm32f4xx_hal_dma_ex.h                |     0
 .../Inc/stm32f4xx_hal_flash.h                 |     0
 .../Inc/stm32f4xx_hal_flash_ex.h              |     0
 .../Inc/stm32f4xx_hal_flash_ramfunc.h         |     0
 .../Inc/stm32f4xx_hal_gpio.h                  |     0
 .../Inc/stm32f4xx_hal_gpio_ex.h               |     0
 .../Inc/stm32f4xx_hal_i2c.h                   |     0
 .../Inc/stm32f4xx_hal_i2c_ex.h                |     0
 .../Inc/stm32f4xx_hal_pcd.h                   |     0
 .../Inc/stm32f4xx_hal_pcd_ex.h                |     0
 .../Inc/stm32f4xx_hal_pwr.h                   |     0
 .../Inc/stm32f4xx_hal_pwr_ex.h                |     0
 .../Inc/stm32f4xx_hal_rcc.h                   |     0
 .../Inc/stm32f4xx_hal_rcc_ex.h                |     0
 .../Inc/stm32f4xx_hal_spi.h                   |     0
 .../Inc/stm32f4xx_hal_tim.h                   |     0
 .../Inc/stm32f4xx_hal_tim_ex.h                |     0
 .../Inc/stm32f4xx_hal_uart.h                  |     0
 .../Inc/stm32f4xx_ll_usb.h                    |     0
 .../STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c  |     0
 .../Src/stm32f4xx_hal_adc.c                   |     0
 .../Src/stm32f4xx_hal_adc_ex.c                |     0
 .../Src/stm32f4xx_hal_can.c                   |     0
 .../Src/stm32f4xx_hal_cortex.c                |     0
 .../Src/stm32f4xx_hal_dma.c                   |     0
 .../Src/stm32f4xx_hal_dma_ex.c                |     0
 .../Src/stm32f4xx_hal_flash.c                 |     0
 .../Src/stm32f4xx_hal_flash_ex.c              |     0
 .../Src/stm32f4xx_hal_flash_ramfunc.c         |     0
 .../Src/stm32f4xx_hal_gpio.c                  |     0
 .../Src/stm32f4xx_hal_i2c.c                   |     0
 .../Src/stm32f4xx_hal_i2c_ex.c                |     0
 .../Src/stm32f4xx_hal_pcd.c                   |     0
 .../Src/stm32f4xx_hal_pcd_ex.c                |     0
 .../Src/stm32f4xx_hal_pwr.c                   |     0
 .../Src/stm32f4xx_hal_pwr_ex.c                |     0
 .../Src/stm32f4xx_hal_rcc.c                   |     0
 .../Src/stm32f4xx_hal_rcc_ex.c                |     0
 .../Src/stm32f4xx_hal_spi.c                   |     0
 .../Src/stm32f4xx_hal_tim.c                   |     0
 .../Src/stm32f4xx_hal_tim_ex.c                |     0
 .../Src/stm32f4xx_hal_uart.c                  |     0
 .../Src/stm32f4xx_ll_usb.c                    |     0
 .../Class/CDC/Inc/usbd_cdc.h                  |   183 +
 .../Class/CDC/Src/usbd_cdc.c                  |   548 +-
 .../Core/Inc/usbd_core.h                      |   158 +
 .../Core/Inc/usbd_ctlreq.h                    |   103 +
 .../Core/Inc/usbd_def.h                       |   395 +
 .../Core/Inc/usbd_ioreq.h                     |   114 +
 .../Core/Src/usbd_core.c                      |   669 +
 .../Core/Src/usbd_ctlreq.c                    |   944 +
 .../Core/Src/usbd_ioreq.c                     |   136 +-
 Firmware/Tupfile.lua                          |   647 +-
 Firmware/build.lua                            |   184 -
 149 files changed, 38385 insertions(+), 8240 deletions(-)
 delete mode 100644 Firmware/Board/v3/Drivers/CMSIS/Include/arm_const_structs.h
 delete mode 100644 Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_gcc.h
 delete mode 100644 Firmware/Board/v3/Drivers/CMSIS/Include/core_cmFunc.h
 delete mode 100644 Firmware/Board/v3/Drivers/CMSIS/Include/core_cmInstr.h
 delete mode 100644 Firmware/Board/v3/Drivers/CMSIS/Include/core_cmSimd.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c
 delete mode 100644 Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
 delete mode 100644 Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/atomic.h
 delete mode 100644 Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stdint.readme
 delete mode 100644 Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/ReadMe.url
 delete mode 100644 Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/readme.txt
 delete mode 100644 Firmware/Drivers/DRV8353/drv8353.cpp
 delete mode 100644 Firmware/Drivers/DRV8353/drv8353.hpp
 delete mode 100644 Firmware/Drivers/status_led.cpp
 delete mode 100644 Firmware/Drivers/status_led.hpp
 delete mode 100644 Firmware/Drivers/ws2812.hpp
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h (100%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/arm_common_tables.h (53%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/arm_const_structs.h
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/arm_math.h (95%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/cmsis_armcc.h (75%)
 rename Firmware/{Board/v3/Drivers/CMSIS/Include/cmsis_armcc_V6.h => ThirdParty/CMSIS/Include/cmsis_armclang.h} (57%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/cmsis_compiler.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/cmsis_gcc.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/cmsis_iccarm.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/cmsis_version.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/core_armv8mbl.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/core_armv8mml.h
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_cm0.h (71%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_cm0plus.h (74%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/core_cm1.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/core_cm23.h
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_cm3.h (84%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/core_cm33.h
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_cm4.h (84%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_cm7.h (85%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_sc000.h (81%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/CMSIS/Include/core_sc300.h (84%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/mpu_armv7.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/mpu_armv8.h
 create mode 100644 Firmware/ThirdParty/CMSIS/Include/tz_context.h
 rename Firmware/{Board/v3/Drivers/CMSIS/Lib => ThirdParty/CMSIS/Lib/GCC}/libarm_cortexM4lf_math.a (100%)
 create mode 100644 Firmware/ThirdParty/CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c (94%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h (95%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/croutine.c (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/event_groups.c (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/FreeRTOS.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/StackMacros.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/croutine.h (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/deprecated_definitions.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/event_groups.h (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/list.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/message_buffer.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/mpu_prototypes.h (96%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/mpu_wrappers.h (96%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/portable.h (80%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/projdefs.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/queue.h (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/semphr.h (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/stack_macros.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/stream_buffer.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/task.h (93%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/include/timers.h (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/list.c (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c (100%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h (100%)
 create mode 100644 Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/port.c
 create mode 100644 Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/portable/MemMang/heap_4.c (87%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/queue.c (98%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/stream_buffer.c (99%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/tasks.c (96%)
 rename Firmware/{Board/v3/Middlewares/Third_Party => ThirdParty}/FreeRTOS/Source/timers.c (97%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c (100%)
 rename Firmware/{Board/v3/Drivers => ThirdParty}/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c (100%)
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
 rename Firmware/{Board/v3/Middlewares/ST => ThirdParty}/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c (75%)
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_core.h
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_def.h
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_core.c
 create mode 100644 Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
 rename Firmware/{Board/v3/Middlewares/ST => ThirdParty}/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c (51%)
 delete mode 100644 Firmware/build.lua

diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_const_structs.h b/Firmware/Board/v3/Drivers/CMSIS/Include/arm_const_structs.h
deleted file mode 100644
index 726d06eb..00000000
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_const_structs.h
+++ /dev/null
@@ -1,79 +0,0 @@
-/* ----------------------------------------------------------------------
-* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
-*
-* $Date:        19. March 2015
-* $Revision: 	V.1.4.5
-*
-* Project: 	    CMSIS DSP Library
-* Title:	    arm_const_structs.h
-*
-* Description:	This file has constant structs that are initialized for
-*              user convenience.  For example, some can be given as
-*              arguments to the arm_cfft_f32() function.
-*
-* Target Processor: Cortex-M4/Cortex-M3
-*
-* Redistribution and use in source and binary forms, with or without
-* modification, are permitted provided that the following conditions
-* are met:
-*   - Redistributions of source code must retain the above copyright
-*     notice, this list of conditions and the following disclaimer.
-*   - Redistributions in binary form must reproduce the above copyright
-*     notice, this list of conditions and the following disclaimer in
-*     the documentation and/or other materials provided with the
-*     distribution.
-*   - Neither the name of ARM LIMITED nor the names of its contributors
-*     may be used to endorse or promote products derived from this
-*     software without specific prior written permission.
-*
-* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
-* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
-* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
-* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
-* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
-* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
-* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
-* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-* POSSIBILITY OF SUCH DAMAGE.
-* -------------------------------------------------------------------- */
-
-#ifndef _ARM_CONST_STRUCTS_H
-#define _ARM_CONST_STRUCTS_H
-
-#include "arm_math.h"
-#include "arm_common_tables.h"
-
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
-   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
-
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
-   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
-
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
-   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
-
-#endif
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_gcc.h b/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_gcc.h
deleted file mode 100644
index 3e522777..00000000
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_gcc.h
+++ /dev/null
@@ -1,1373 +0,0 @@
-/**************************************************************************//**
- * @file     cmsis_gcc.h
- * @brief    CMSIS Cortex-M Core Function/Instruction Header File
- * @version  V4.30
- * @date     20. October 2015
- ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
-
-#ifndef __CMSIS_GCC_H
-#define __CMSIS_GCC_H
-
-/* ignore some GCC warnings */
-#if defined ( __GNUC__ )
-#pragma GCC diagnostic push
-#pragma GCC diagnostic ignored "-Wsign-conversion"
-#pragma GCC diagnostic ignored "-Wconversion"
-#pragma GCC diagnostic ignored "-Wunused-parameter"
-#endif
-
-
-/* ###########################  Core Function Access  ########################### */
-/** \ingroup  CMSIS_Core_FunctionInterface
-    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
-  @{
- */
-
-/**
-  \brief   Enable IRQ Interrupts
-  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
-           Can only be executed in Privileged modes.
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
-{
-  __ASM volatile ("cpsie i" : : : "memory");
-}
-
-
-/**
-  \brief   Disable IRQ Interrupts
-  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
-  Can only be executed in Privileged modes.
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
-{
-  __ASM volatile ("cpsid i" : : : "memory");
-}
-
-
-/**
-  \brief   Get Control Register
-  \details Returns the content of the Control Register.
-  \return               Control Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, control" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Control Register
-  \details Writes the given value to the Control Register.
-  \param [in]    control  Control Register value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
-{
-  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
-}
-
-
-/**
-  \brief   Get IPSR Register
-  \details Returns the content of the IPSR Register.
-  \return               IPSR Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Get APSR Register
-  \details Returns the content of the APSR Register.
-  \return               APSR Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Get xPSR Register
-  \details Returns the content of the xPSR Register.
-
-    \return               xPSR Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Get Process Stack Pointer
-  \details Returns the current value of the Process Stack Pointer (PSP).
-  \return               PSP Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
-{
-  register uint32_t result;
-
-  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Process Stack Pointer
-  \details Assigns the given value to the Process Stack Pointer (PSP).
-  \param [in]    topOfProcStack  Process Stack Pointer value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
-{
-  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : );
-}
-
-
-/**
-  \brief   Get Main Stack Pointer
-  \details Returns the current value of the Main Stack Pointer (MSP).
-  \return               MSP Register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
-{
-  register uint32_t result;
-
-  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Main Stack Pointer
-  \details Assigns the given value to the Main Stack Pointer (MSP).
-
-    \param [in]    topOfMainStack  Main Stack Pointer value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
-{
-  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : );
-}
-
-
-/**
-  \brief   Get Priority Mask
-  \details Returns the current state of the priority mask bit from the Priority Mask Register.
-  \return               Priority Mask value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, primask" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Priority Mask
-  \details Assigns the given value to the Priority Mask Register.
-  \param [in]    priMask  Priority Mask
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
-{
-  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
-}
-
-
-#if       (__CORTEX_M >= 0x03U)
-
-/**
-  \brief   Enable FIQ
-  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
-           Can only be executed in Privileged modes.
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
-{
-  __ASM volatile ("cpsie f" : : : "memory");
-}
-
-
-/**
-  \brief   Disable FIQ
-  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
-           Can only be executed in Privileged modes.
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
-{
-  __ASM volatile ("cpsid f" : : : "memory");
-}
-
-
-/**
-  \brief   Get Base Priority
-  \details Returns the current value of the Base Priority register.
-  \return               Base Priority register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Base Priority
-  \details Assigns the given value to the Base Priority register.
-  \param [in]    basePri  Base Priority value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
-{
-  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
-}
-
-
-/**
-  \brief   Set Base Priority with condition
-  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
-           or the new value increases the BASEPRI priority level.
-  \param [in]    basePri  Base Priority value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
-{
-  __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
-}
-
-
-/**
-  \brief   Get Fault Mask
-  \details Returns the current value of the Fault Mask register.
-  \return               Fault Mask register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
-  return(result);
-}
-
-
-/**
-  \brief   Set Fault Mask
-  \details Assigns the given value to the Fault Mask register.
-  \param [in]    faultMask  Fault Mask value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
-{
-  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
-}
-
-#endif /* (__CORTEX_M >= 0x03U) */
-
-
-#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
-
-/**
-  \brief   Get FPSCR
-  \details Returns the current value of the Floating Point Status/Control register.
-  \return               Floating Point Status/Control register value
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  uint32_t result;
-
-  /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("");
-  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
-  __ASM volatile ("");
-  return(result);
-#else
-   return(0);
-#endif
-}
-
-
-/**
-  \brief   Set FPSCR
-  \details Assigns the given value to the Floating Point Status/Control register.
-  \param [in]    fpscr  Floating Point Status/Control value to set
- */
-__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("");
-  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
-  __ASM volatile ("");
-#endif
-}
-
-#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
-
-
-
-/*@} end of CMSIS_Core_RegAccFunctions */
-
-
-/* ##########################  Core Instruction Access  ######################### */
-/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
-  Access to dedicated instructions
-  @{
-*/
-
-/* Define macros for porting to both thumb1 and thumb2.
- * For thumb1, use low register (r0-r7), specified by constraint "l"
- * Otherwise, use general registers, specified by constraint "r" */
-#if defined (__thumb__) && !defined (__thumb2__)
-#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
-#define __CMSIS_GCC_USE_REG(r) "l" (r)
-#else
-#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
-#define __CMSIS_GCC_USE_REG(r) "r" (r)
-#endif
-
-/**
-  \brief   No Operation
-  \details No Operation does nothing. This instruction can be used for code alignment purposes.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
-{
-  __ASM volatile ("nop");
-}
-
-
-/**
-  \brief   Wait For Interrupt
-  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
-{
-  __ASM volatile ("wfi");
-}
-
-
-/**
-  \brief   Wait For Event
-  \details Wait For Event is a hint instruction that permits the processor to enter
-    a low-power state until one of a number of events occurs.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
-{
-  __ASM volatile ("wfe");
-}
-
-
-/**
-  \brief   Send Event
-  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
-{
-  __ASM volatile ("sev");
-}
-
-
-/**
-  \brief   Instruction Synchronization Barrier
-  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
-           so that all instructions following the ISB are fetched from cache or memory,
-           after the instruction has been completed.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
-{
-  __ASM volatile ("isb 0xF":::"memory");
-}
-
-
-/**
-  \brief   Data Synchronization Barrier
-  \details Acts as a special kind of Data Memory Barrier.
-           It completes when all explicit memory accesses before this instruction complete.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
-{
-  __ASM volatile ("dsb 0xF":::"memory");
-}
-
-
-/**
-  \brief   Data Memory Barrier
-  \details Ensures the apparent order of the explicit memory operations before
-           and after the instruction, without ensuring their completion.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
-{
-  __ASM volatile ("dmb 0xF":::"memory");
-}
-
-
-/**
-  \brief   Reverse byte order (32 bit)
-  \details Reverses the byte order in integer value.
-  \param [in]    value  Value to reverse
-  \return               Reversed value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
-{
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
-  return __builtin_bswap32(value);
-#else
-  uint32_t result;
-
-  __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-#endif
-}
-
-
-/**
-  \brief   Reverse byte order (16 bit)
-  \details Reverses the byte order in two unsigned short values.
-  \param [in]    value  Value to reverse
-  \return               Reversed value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
-{
-  uint32_t result;
-
-  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-}
-
-
-/**
-  \brief   Reverse byte order in signed short value
-  \details Reverses the byte order in a signed short value with sign extension to integer.
-  \param [in]    value  Value to reverse
-  \return               Reversed value
- */
-__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
-{
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
-  return (short)__builtin_bswap16(value);
-#else
-  int32_t result;
-
-  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-#endif
-}
-
-
-/**
-  \brief   Rotate Right in unsigned value (32 bit)
-  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
-  \param [in]    value  Value to rotate
-  \param [in]    value  Number of Bits to rotate
-  \return               Rotated value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
-{
-  return (op1 >> op2) | (op1 << (32U - op2));
-}
-
-
-/**
-  \brief   Breakpoint
-  \details Causes the processor to enter Debug state.
-           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
-  \param [in]    value  is ignored by the processor.
-                 If required, a debugger can use it to store additional information about the breakpoint.
- */
-#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
-
-
-/**
-  \brief   Reverse bit order of value
-  \details Reverses the bit order of the given value.
-  \param [in]    value  Value to reverse
-  \return               Reversed value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
-{
-  uint32_t result;
-
-#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
-   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
-#else
-  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
-
-  result = value;                      /* r will be reversed bits of v; first get LSB of v */
-  for (value >>= 1U; value; value >>= 1U)
-  {
-    result <<= 1U;
-    result |= value & 1U;
-    s--;
-  }
-  result <<= s;                        /* shift when v's highest bits are zero */
-#endif
-  return(result);
-}
-
-
-/**
-  \brief   Count leading zeros
-  \details Counts the number of leading zeros of a data value.
-  \param [in]  value  Value to count the leading zeros
-  \return             number of leading zeros in value
- */
-#define __CLZ             __builtin_clz
-
-
-#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
-
-/**
-  \brief   LDR Exclusive (8 bit)
-  \details Executes a exclusive LDR instruction for 8 bit value.
-  \param [in]    ptr  Pointer to data
-  \return             value of type uint8_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
-{
-    uint32_t result;
-
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
-   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
-#else
-    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
-       accepted by assembler. So has to use following less efficient pattern.
-    */
-   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
-#endif
-   return ((uint8_t) result);    /* Add explicit type cast here */
-}
-
-
-/**
-  \brief   LDR Exclusive (16 bit)
-  \details Executes a exclusive LDR instruction for 16 bit values.
-  \param [in]    ptr  Pointer to data
-  \return        value of type uint16_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
-{
-    uint32_t result;
-
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
-   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
-#else
-    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
-       accepted by assembler. So has to use following less efficient pattern.
-    */
-   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
-#endif
-   return ((uint16_t) result);    /* Add explicit type cast here */
-}
-
-
-/**
-  \brief   LDR Exclusive (32 bit)
-  \details Executes a exclusive LDR instruction for 32 bit values.
-  \param [in]    ptr  Pointer to data
-  \return        value of type uint32_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
-{
-    uint32_t result;
-
-   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
-   return(result);
-}
-
-
-/**
-  \brief   STR Exclusive (8 bit)
-  \details Executes a exclusive STR instruction for 8 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
-  \return          0  Function succeeded
-  \return          1  Function failed
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
-{
-   uint32_t result;
-
-   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
-   return(result);
-}
-
-
-/**
-  \brief   STR Exclusive (16 bit)
-  \details Executes a exclusive STR instruction for 16 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
-  \return          0  Function succeeded
-  \return          1  Function failed
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
-{
-   uint32_t result;
-
-   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
-   return(result);
-}
-
-
-/**
-  \brief   STR Exclusive (32 bit)
-  \details Executes a exclusive STR instruction for 32 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
-  \return          0  Function succeeded
-  \return          1  Function failed
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
-{
-   uint32_t result;
-
-   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
-   return(result);
-}
-
-
-/**
-  \brief   Remove the exclusive lock
-  \details Removes the exclusive lock which is created by LDREX.
- */
-__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
-{
-  __ASM volatile ("clrex" ::: "memory");
-}
-
-
-/**
-  \brief   Signed Saturate
-  \details Saturates a signed value.
-  \param [in]  value  Value to be saturated
-  \param [in]    sat  Bit position to saturate to (1..32)
-  \return             Saturated value
- */
-#define __SSAT(ARG1,ARG2) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
-
-
-/**
-  \brief   Unsigned Saturate
-  \details Saturates an unsigned value.
-  \param [in]  value  Value to be saturated
-  \param [in]    sat  Bit position to saturate to (0..31)
-  \return             Saturated value
- */
-#define __USAT(ARG1,ARG2) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
-
-
-/**
-  \brief   Rotate Right with Extend (32 bit)
-  \details Moves each bit of a bitstring right by one bit.
-           The carry input is shifted in at the left end of the bitstring.
-  \param [in]    value  Value to rotate
-  \return               Rotated value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
-{
-  uint32_t result;
-
-  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-}
-
-
-/**
-  \brief   LDRT Unprivileged (8 bit)
-  \details Executes a Unprivileged LDRT instruction for 8 bit value.
-  \param [in]    ptr  Pointer to data
-  \return             value of type uint8_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)
-{
-    uint32_t result;
-
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
-   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*addr) );
-#else
-    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
-       accepted by assembler. So has to use following less efficient pattern.
-    */
-   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
-#endif
-   return ((uint8_t) result);    /* Add explicit type cast here */
-}
-
-
-/**
-  \brief   LDRT Unprivileged (16 bit)
-  \details Executes a Unprivileged LDRT instruction for 16 bit values.
-  \param [in]    ptr  Pointer to data
-  \return        value of type uint16_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)
-{
-    uint32_t result;
-
-#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
-   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*addr) );
-#else
-    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
-       accepted by assembler. So has to use following less efficient pattern.
-    */
-   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
-#endif
-   return ((uint16_t) result);    /* Add explicit type cast here */
-}
-
-
-/**
-  \brief   LDRT Unprivileged (32 bit)
-  \details Executes a Unprivileged LDRT instruction for 32 bit values.
-  \param [in]    ptr  Pointer to data
-  \return        value of type uint32_t at (*ptr)
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)
-{
-    uint32_t result;
-
-   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*addr) );
-   return(result);
-}
-
-
-/**
-  \brief   STRT Unprivileged (8 bit)
-  \details Executes a Unprivileged STRT instruction for 8 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
- */
-__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)
-{
-   __ASM volatile ("strbt %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
-}
-
-
-/**
-  \brief   STRT Unprivileged (16 bit)
-  \details Executes a Unprivileged STRT instruction for 16 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
- */
-__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)
-{
-   __ASM volatile ("strht %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
-}
-
-
-/**
-  \brief   STRT Unprivileged (32 bit)
-  \details Executes a Unprivileged STRT instruction for 32 bit values.
-  \param [in]  value  Value to store
-  \param [in]    ptr  Pointer to location
- */
-__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)
-{
-   __ASM volatile ("strt %1, %0" : "=Q" (*addr) : "r" (value) );
-}
-
-#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
-
-/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
-
-
-/* ###################  Compiler specific Intrinsics  ########################### */
-/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
-  Access to dedicated SIMD instructions
-  @{
-*/
-
-#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
-{
-  uint32_t result;
-
-  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
-  return(result);
-}
-
-#define __SSAT16(ARG1,ARG2) \
-({                          \
-  int32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
-
-#define __USAT16(ARG1,ARG2) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
-{
-  uint32_t result;
-
-  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
-{
-  uint32_t result;
-
-  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
-{
-  uint32_t result;
-
-  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
-{
-  uint32_t result;
-
-  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
-{
-  union llreg_u{
-    uint32_t w32[2];
-    uint64_t w64;
-  } llr;
-  llr.w64 = acc;
-
-#ifndef __ARMEB__   /* Little endian */
-  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
-#else               /* Big endian */
-  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
-#endif
-
-  return(llr.w64);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
-{
-  union llreg_u{
-    uint32_t w32[2];
-    uint64_t w64;
-  } llr;
-  llr.w64 = acc;
-
-#ifndef __ARMEB__   /* Little endian */
-  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
-#else               /* Big endian */
-  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
-#endif
-
-  return(llr.w64);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
-{
-  uint32_t result;
-
-  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
-{
-  uint32_t result;
-
-  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
-{
-  union llreg_u{
-    uint32_t w32[2];
-    uint64_t w64;
-  } llr;
-  llr.w64 = acc;
-
-#ifndef __ARMEB__   /* Little endian */
-  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
-#else               /* Big endian */
-  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
-#endif
-
-  return(llr.w64);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
-{
-  union llreg_u{
-    uint32_t w32[2];
-    uint64_t w64;
-  } llr;
-  llr.w64 = acc;
-
-#ifndef __ARMEB__   /* Little endian */
-  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
-#else               /* Big endian */
-  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
-#endif
-
-  return(llr.w64);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
-{
-  uint32_t result;
-
-  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)
-{
-  int32_t result;
-
-  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
-{
-  int32_t result;
-
-  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
-  return(result);
-}
-
-#define __PKHBT(ARG1,ARG2,ARG3) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
-  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
-  __RES; \
- })
-
-#define __PKHTB(ARG1,ARG2,ARG3) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
-  if (ARG3 == 0) \
-    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
-  else \
-    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
-  __RES; \
- })
-
-__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
-{
- int32_t result;
-
- __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
- return(result);
-}
-
-#endif /* (__CORTEX_M >= 0x04) */
-/*@} end of group CMSIS_SIMD_intrinsics */
-
-
-#if defined ( __GNUC__ )
-#pragma GCC diagnostic pop
-#endif
-
-#endif /* __CMSIS_GCC_H */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmFunc.h b/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmFunc.h
deleted file mode 100644
index 652a48af..00000000
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmFunc.h
+++ /dev/null
@@ -1,87 +0,0 @@
-/**************************************************************************//**
- * @file     core_cmFunc.h
- * @brief    CMSIS Cortex-M Core Function Access Header File
- * @version  V4.30
- * @date     20. October 2015
- ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
-
-#if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #pragma clang system_header   /* treat file as system include file */
-#endif
-
-#ifndef __CORE_CMFUNC_H
-#define __CORE_CMFUNC_H
-
-
-/* ###########################  Core Function Access  ########################### */
-/** \ingroup  CMSIS_Core_FunctionInterface
-    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
-  @{
-*/
-
-/*------------------ RealView Compiler -----------------*/
-#if   defined ( __CC_ARM )
-  #include "cmsis_armcc.h"
-
-/*------------------ ARM Compiler V6 -------------------*/
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #include "cmsis_armcc_V6.h"
-
-/*------------------ GNU Compiler ----------------------*/
-#elif defined ( __GNUC__ )
-  #include "cmsis_gcc.h"
-
-/*------------------ ICC Compiler ----------------------*/
-#elif defined ( __ICCARM__ )
-  #include <cmsis_iar.h>
-
-/*------------------ TI CCS Compiler -------------------*/
-#elif defined ( __TMS470__ )
-  #include <cmsis_ccs.h>
-
-/*------------------ TASKING Compiler ------------------*/
-#elif defined ( __TASKING__ )
-  /*
-   * The CMSIS functions have been implemented as intrinsics in the compiler.
-   * Please use "carm -?i" to get an up to date list of all intrinsics,
-   * Including the CMSIS ones.
-   */
-
-/*------------------ COSMIC Compiler -------------------*/
-#elif defined ( __CSMC__ )
-  #include <cmsis_csm.h>
-
-#endif
-
-/*@} end of CMSIS_Core_RegAccFunctions */
-
-#endif /* __CORE_CMFUNC_H */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmInstr.h b/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmInstr.h
deleted file mode 100644
index f474b0e6..00000000
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmInstr.h
+++ /dev/null
@@ -1,87 +0,0 @@
-/**************************************************************************//**
- * @file     core_cmInstr.h
- * @brief    CMSIS Cortex-M Core Instruction Access Header File
- * @version  V4.30
- * @date     20. October 2015
- ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
-
-#if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #pragma clang system_header   /* treat file as system include file */
-#endif
-
-#ifndef __CORE_CMINSTR_H
-#define __CORE_CMINSTR_H
-
-
-/* ##########################  Core Instruction Access  ######################### */
-/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
-  Access to dedicated instructions
-  @{
-*/
-
-/*------------------ RealView Compiler -----------------*/
-#if   defined ( __CC_ARM )
-  #include "cmsis_armcc.h"
-
-/*------------------ ARM Compiler V6 -------------------*/
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #include "cmsis_armcc_V6.h"
-
-/*------------------ GNU Compiler ----------------------*/
-#elif defined ( __GNUC__ )
-  #include "cmsis_gcc.h"
-
-/*------------------ ICC Compiler ----------------------*/
-#elif defined ( __ICCARM__ )
-  #include <cmsis_iar.h>
-
-/*------------------ TI CCS Compiler -------------------*/
-#elif defined ( __TMS470__ )
-  #include <cmsis_ccs.h>
-
-/*------------------ TASKING Compiler ------------------*/
-#elif defined ( __TASKING__ )
-  /*
-   * The CMSIS functions have been implemented as intrinsics in the compiler.
-   * Please use "carm -?i" to get an up to date list of all intrinsics,
-   * Including the CMSIS ones.
-   */
-
-/*------------------ COSMIC Compiler -------------------*/
-#elif defined ( __CSMC__ )
-  #include <cmsis_csm.h>
-
-#endif
-
-/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
-
-#endif /* __CORE_CMINSTR_H */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmSimd.h b/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmSimd.h
deleted file mode 100644
index 66bf5c2a..00000000
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cmSimd.h
+++ /dev/null
@@ -1,96 +0,0 @@
-/**************************************************************************//**
- * @file     core_cmSimd.h
- * @brief    CMSIS Cortex-M SIMD Header File
- * @version  V4.30
- * @date     20. October 2015
- ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
-
-#if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #pragma clang system_header   /* treat file as system include file */
-#endif
-
-#ifndef __CORE_CMSIMD_H
-#define __CORE_CMSIMD_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-
-/* ###################  Compiler specific Intrinsics  ########################### */
-/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
-  Access to dedicated SIMD instructions
-  @{
-*/
-
-/*------------------ RealView Compiler -----------------*/
-#if   defined ( __CC_ARM )
-  #include "cmsis_armcc.h"
-
-/*------------------ ARM Compiler V6 -------------------*/
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #include "cmsis_armcc_V6.h"
-
-/*------------------ GNU Compiler ----------------------*/
-#elif defined ( __GNUC__ )
-  #include "cmsis_gcc.h"
-
-/*------------------ ICC Compiler ----------------------*/
-#elif defined ( __ICCARM__ )
-  #include <cmsis_iar.h>
-
-/*------------------ TI CCS Compiler -------------------*/
-#elif defined ( __TMS470__ )
-  #include <cmsis_ccs.h>
-
-/*------------------ TASKING Compiler ------------------*/
-#elif defined ( __TASKING__ )
-  /*
-   * The CMSIS functions have been implemented as intrinsics in the compiler.
-   * Please use "carm -?i" to get an up to date list of all intrinsics,
-   * Including the CMSIS ones.
-   */
-
-/*------------------ COSMIC Compiler -------------------*/
-#elif defined ( __CSMC__ )
-  #include <cmsis_csm.h>
-
-#endif
-
-/*@} end of group CMSIS_SIMD_intrinsics */
-
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* __CORE_CMSIMD_H */
diff --git a/Firmware/Board/v3/Inc/usbd_conf.h b/Firmware/Board/v3/Inc/usbd_conf.h
index dbf800b3..aecb8d1a 100644
--- a/Firmware/Board/v3/Inc/usbd_conf.h
+++ b/Firmware/Board/v3/Inc/usbd_conf.h
@@ -98,7 +98,7 @@
 /*---------- -----------*/
 #define USBD_MAX_STR_DESC_SIZ     512
 /*---------- -----------*/
-#define USBD_SUPPORT_USER_STRING     1
+#define USBD_SUPPORT_USER_STRING_DESC     1
 /*---------- -----------*/
 #define USBD_DEBUG_LEVEL     0
 /*---------- -----------*/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
deleted file mode 100644
index c029e22a..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
+++ /dev/null
@@ -1,188 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_cdc.h
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   header file for the usbd_cdc.c file.
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
- 
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __USB_CDC_H
-#define __USB_CDC_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-/* Includes ------------------------------------------------------------------*/
-#include  "usbd_ioreq.h"
-
-/** @addtogroup STM32_USB_DEVICE_LIBRARY
-  * @{
-  */
-  
-/** @defgroup usbd_cdc
-  * @brief This file is the Header file for usbd_cdc.c
-  * @{
-  */ 
-
-
-/** @defgroup usbd_cdc_Exported_Defines
-  * @{
-  */ 
-#define CDC_IN_EP                                   0x81  /* EP1 for data IN */
-#define CDC_OUT_EP                                  0x01  /* EP1 for data OUT */
-#define CDC_CMD_EP                                  0x82  /* EP2 for CDC commands */
-#define ODRIVE_IN_EP                                0x83  /* EP3 IN: ODrive device TX endpoint */
-#define ODRIVE_OUT_EP                               0x03  /* EP3 OUT: ODrive device RX endpoint */
-
-/* CDC Endpoints parameters: you can fine tune these values depending on the needed baudrates and performance. */
-#define CDC_DATA_HS_MAX_PACKET_SIZE                 64  /* Endpoint IN & OUT Packet size */
-#define CDC_DATA_FS_MAX_PACKET_SIZE                 64  /* Endpoint IN & OUT Packet size */
-#define CDC_CMD_PACKET_SIZE                         8  /* Control Endpoint Packet size */ 
-
-#define USB_CDC_CONFIG_DESC_SIZ                     (67 + 39)
-#define CDC_DATA_HS_IN_PACKET_SIZE                  CDC_DATA_HS_MAX_PACKET_SIZE
-#define CDC_DATA_HS_OUT_PACKET_SIZE                 CDC_DATA_HS_MAX_PACKET_SIZE
-
-#define CDC_DATA_FS_IN_PACKET_SIZE                  CDC_DATA_FS_MAX_PACKET_SIZE
-#define CDC_DATA_FS_OUT_PACKET_SIZE                 CDC_DATA_FS_MAX_PACKET_SIZE
-
-/*---------------------------------------------------------------------*/
-/*  CDC definitions                                                    */
-/*---------------------------------------------------------------------*/
-#define CDC_SEND_ENCAPSULATED_COMMAND               0x00
-#define CDC_GET_ENCAPSULATED_RESPONSE               0x01
-#define CDC_SET_COMM_FEATURE                        0x02
-#define CDC_GET_COMM_FEATURE                        0x03
-#define CDC_CLEAR_COMM_FEATURE                      0x04
-#define CDC_SET_LINE_CODING                         0x20
-#define CDC_GET_LINE_CODING                         0x21
-#define CDC_SET_CONTROL_LINE_STATE                  0x22
-#define CDC_SEND_BREAK                              0x23
-
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_CORE_Exported_TypesDefinitions
-  * @{
-  */
-
-/**
-  * @}
-  */ 
-typedef struct
-{
-  uint32_t bitrate;
-  uint8_t  format;
-  uint8_t  paritytype;
-  uint8_t  datatype;
-}USBD_CDC_LineCodingTypeDef;
-
-typedef struct _USBD_CDC_Itf
-{
-  int8_t (* Init)          (void);
-  int8_t (* DeInit)        (void);
-  int8_t (* Control)       (uint8_t, uint8_t * , uint16_t);   
-  int8_t (* Receive)       (uint8_t *, uint32_t *, uint8_t);  
-
-}USBD_CDC_ItfTypeDef;
-
-typedef struct
-{
-  uint8_t* Buffer;
-  uint32_t Length;
-  volatile uint8_t State;
-}
-USBD_CDC_EP_HandleTypeDef;
-
-typedef struct
-{
-  uint32_t data[CDC_DATA_HS_MAX_PACKET_SIZE/4];      /* Force 32bits alignment */
-  uint8_t  CmdOpCode;
-  uint8_t  CmdLength;
-
-  USBD_CDC_EP_HandleTypeDef CDC_Tx;
-  USBD_CDC_EP_HandleTypeDef CDC_Rx;
-
-  USBD_CDC_EP_HandleTypeDef ODRIVE_Tx;
-  USBD_CDC_EP_HandleTypeDef ODRIVE_Rx;
-}
-USBD_CDC_HandleTypeDef; 
-
-
-
-/** @defgroup USBD_CORE_Exported_Macros
-  * @{
-  */ 
-  
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_CORE_Exported_Variables
-  * @{
-  */ 
-
-extern USBD_ClassTypeDef  USBD_CDC;
-#define USBD_CDC_CLASS    &USBD_CDC
-/**
-  * @}
-  */ 
-
-/** @defgroup USB_CORE_Exported_Functions
-  * @{
-  */
-uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
-                                      USBD_CDC_ItfTypeDef *fops);
-
-uint8_t  USBD_CDC_SetTxBuffer        (USBD_HandleTypeDef   *pdev,
-                                      uint8_t  *pbuff,
-                                      uint16_t length,
-                                      uint8_t endpoint_pair);
-
-uint8_t  USBD_CDC_SetRxBuffer        (USBD_HandleTypeDef   *pdev,
-                                      uint8_t  *pbuff, uint8_t endpoint_pair);
-  
-uint8_t  USBD_CDC_ReceivePacket      (USBD_HandleTypeDef *pdev, uint8_t endpoint_pair);
-
-uint8_t  USBD_CDC_TransmitPacket     (USBD_HandleTypeDef *pdev, uint8_t endpoint_pair);
-/**
-  * @}
-  */ 
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif  /* __USB_CDC_H */
-/**
-  * @}
-  */ 
-
-/**
-  * @}
-  */ 
-  
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h
deleted file mode 100644
index 013a5c14..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h
+++ /dev/null
@@ -1,167 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_core.h
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   Header file for usbd_core.c file
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __USBD_CORE_H
-#define __USBD_CORE_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-/* Includes ------------------------------------------------------------------*/
-#include "usbd_conf.h"
-#include "usbd_def.h"
-#include "usbd_ioreq.h"
-#include "usbd_ctlreq.h"
-
-/** @addtogroup STM32_USB_DEVICE_LIBRARY
-  * @{
-  */
-  
-/** @defgroup USBD_CORE
-  * @brief This file is the Header file for usbd_core.c file
-  * @{
-  */ 
-
-
-/** @defgroup USBD_CORE_Exported_Defines
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_CORE_Exported_TypesDefinitions
-  * @{
-  */
- 
-
-/**
-  * @}
-  */ 
-
-
-
-/** @defgroup USBD_CORE_Exported_Macros
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_CORE_Exported_Variables
-  * @{
-  */ 
-#define USBD_SOF          USBD_LL_SOF
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_CORE_Exported_FunctionsPrototype
-  * @{
-  */ 
-USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id);
-USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef USBD_Start  (USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef USBD_Stop   (USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass);
-
-USBD_StatusTypeDef USBD_RunTestMode (USBD_HandleTypeDef  *pdev); 
-USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx);
-USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx);
-
-USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup);
-USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata);
-USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata);
-
-USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev);
-USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed);
-USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev);
-USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev);
-
-USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev);
-USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum);
-USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum);
-
-USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev);
-USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev);
-
-/* USBD Low Level Driver */
-USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef  USBD_LL_DeInit (USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef  USBD_LL_Stop (USBD_HandleTypeDef *pdev);
-USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
-                                      uint8_t  ep_addr,                                      
-                                      uint8_t  ep_type,
-                                      uint16_t ep_mps);
-
-USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr);   
-USBD_StatusTypeDef  USBD_LL_FlushEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr);   
-USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr);   
-USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr);   
-uint8_t             USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr);   
-USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr);   
-USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
-                                      uint8_t  ep_addr,                                      
-                                      uint8_t  *pbuf,
-                                      uint16_t  size);
-
-USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
-                                           uint8_t  ep_addr,                                      
-                                           uint8_t  *pbuf,
-                                           uint16_t  size);
-
-uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr);  
-void  USBD_LL_Delay (uint32_t Delay);
-
-/**
-  * @}
-  */ 
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* __USBD_CORE_H */
-
-/**
-  * @}
-  */ 
-
-/**
-* @}
-*/ 
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
-
-
-
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
deleted file mode 100644
index bf882522..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
+++ /dev/null
@@ -1,113 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_req.h
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   Header file for the usbd_req.c file
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __USB_REQUEST_H
-#define __USB_REQUEST_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-/* Includes ------------------------------------------------------------------*/
-#include  "usbd_def.h"
-
-
-/** @addtogroup STM32_USB_DEVICE_LIBRARY
-  * @{
-  */
-  
-/** @defgroup USBD_REQ
-  * @brief header file for the usbd_req.c file
-  * @{
-  */ 
-
-/** @defgroup USBD_REQ_Exported_Defines
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Exported_Types
-  * @{
-  */
-/**
-  * @}
-  */ 
-
-
-
-/** @defgroup USBD_REQ_Exported_Macros
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_REQ_Exported_Variables
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_REQ_Exported_FunctionsPrototype
-  * @{
-  */ 
-
-USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef  *pdev, USBD_SetupReqTypedef  *req);
-USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef  *pdev, USBD_SetupReqTypedef  *req);
-USBD_StatusTypeDef  USBD_StdEPReq  (USBD_HandleTypeDef  *pdev, USBD_SetupReqTypedef  *req);
-
-
-void USBD_CtlError  (USBD_HandleTypeDef  *pdev, USBD_SetupReqTypedef *req);
-
-void USBD_ParseSetupRequest (USBD_SetupReqTypedef *req, uint8_t *pdata);
-
-void USBD_GetString         (uint8_t *desc, uint8_t *unicode, uint16_t *len);
-/**
-  * @}
-  */ 
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* __USB_REQUEST_H */
-
-/**
-  * @}
-  */ 
-
-/**
-* @}
-*/ 
-
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h
deleted file mode 100644
index f259b51d..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h
+++ /dev/null
@@ -1,332 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_def.h
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   General defines for the usb device library 
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __USBD_DEF_H
-#define __USBD_DEF_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-/* Includes ------------------------------------------------------------------*/
-#include "usbd_conf.h"
-
-/** @addtogroup STM32_USBD_DEVICE_LIBRARY
-  * @{
-  */
-  
-/** @defgroup USB_DEF
-  * @brief general defines for the usb device library file
-  * @{
-  */ 
-
-/** @defgroup USB_DEF_Exported_Defines
-  * @{
-  */ 
-
-#ifndef NULL
-#define NULL  0
-#endif
-
-
-#define  USB_LEN_DEV_QUALIFIER_DESC                     0x0A
-#define  USB_LEN_DEV_DESC                               0x12
-#define  USB_LEN_CFG_DESC                               0x09
-#define  USB_LEN_IF_DESC                                0x09
-#define  USB_LEN_EP_DESC                                0x07
-#define  USB_LEN_OTG_DESC                               0x03
-#define  USB_LEN_LANGID_STR_DESC                        0x04
-#define  USB_LEN_OTHER_SPEED_DESC_SIZ                   0x09
-
-#define  USBD_IDX_LANGID_STR                            0x00 
-#define  USBD_IDX_MFC_STR                               0x01 
-#define  USBD_IDX_PRODUCT_STR                           0x02
-#define  USBD_IDX_SERIAL_STR                            0x03 
-#define  USBD_IDX_CONFIG_STR                            0x04 
-#define  USBD_IDX_INTERFACE_STR                         0x05
-#define  USBD_IDX_ODRIVE_INTF_STR                       0x06
-#define  USBD_IDX_MICROSOFT_DESC_STR                    0xEE
-
-#define  USB_REQ_TYPE_STANDARD                          0x00
-#define  USB_REQ_TYPE_CLASS                             0x20
-#define  USB_REQ_TYPE_VENDOR                            0x40
-#define  USB_REQ_TYPE_MASK                              0x60
-
-#define  USB_REQ_RECIPIENT_DEVICE                       0x00
-#define  USB_REQ_RECIPIENT_INTERFACE                    0x01
-#define  USB_REQ_RECIPIENT_ENDPOINT                     0x02
-#define  USB_REQ_RECIPIENT_MASK                         0x03
-
-#define  USB_REQ_GET_STATUS                             0x00
-#define  USB_REQ_CLEAR_FEATURE                          0x01
-#define  USB_REQ_SET_FEATURE                            0x03
-#define  USB_REQ_SET_ADDRESS                            0x05
-#define  USB_REQ_GET_DESCRIPTOR                         0x06
-#define  USB_REQ_SET_DESCRIPTOR                         0x07
-#define  USB_REQ_GET_CONFIGURATION                      0x08
-#define  USB_REQ_SET_CONFIGURATION                      0x09
-#define  USB_REQ_GET_INTERFACE                          0x0A
-#define  USB_REQ_SET_INTERFACE                          0x0B
-#define  USB_REQ_SYNCH_FRAME                            0x0C
-
-#define  USB_DESC_TYPE_DEVICE                              1
-#define  USB_DESC_TYPE_CONFIGURATION                       2
-#define  USB_DESC_TYPE_STRING                              3
-#define  USB_DESC_TYPE_INTERFACE                           4
-#define  USB_DESC_TYPE_ENDPOINT                            5
-#define  USB_DESC_TYPE_DEVICE_QUALIFIER                    6
-#define  USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION           7
-#define  USB_DESC_TYPE_BOS                                 0x0F
-
-#define USB_CONFIG_REMOTE_WAKEUP                           2
-#define USB_CONFIG_SELF_POWERED                            1
-
-#define USB_FEATURE_EP_HALT                                0
-#define USB_FEATURE_REMOTE_WAKEUP                          1
-#define USB_FEATURE_TEST_MODE                              2
-
-#define USB_DEVICE_CAPABITY_TYPE                           0x10
-
-#define USB_HS_MAX_PACKET_SIZE                            512
-#define USB_FS_MAX_PACKET_SIZE                            64
-#define USB_MAX_EP0_SIZE                                  64
-
-/*  Device Status */
-#define USBD_STATE_DEFAULT                                1
-#define USBD_STATE_ADDRESSED                              2
-#define USBD_STATE_CONFIGURED                             3
-#define USBD_STATE_SUSPENDED                              4
-
-
-/*  EP0 State */    
-#define USBD_EP0_IDLE                                     0
-#define USBD_EP0_SETUP                                    1
-#define USBD_EP0_DATA_IN                                  2
-#define USBD_EP0_DATA_OUT                                 3
-#define USBD_EP0_STATUS_IN                                4
-#define USBD_EP0_STATUS_OUT                               5
-#define USBD_EP0_STALL                                    6    
-
-#define USBD_EP_TYPE_CTRL                                 0
-#define USBD_EP_TYPE_ISOC                                 1
-#define USBD_EP_TYPE_BULK                                 2
-#define USBD_EP_TYPE_INTR                                 3
-
-
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_DEF_Exported_TypesDefinitions
-  * @{
-  */
-
-typedef  struct  usb_setup_req 
-{
-    
-    uint8_t   bmRequest;                      
-    uint8_t   bRequest;                           
-    uint16_t  wValue;                             
-    uint16_t  wIndex;                             
-    uint16_t  wLength;                            
-}USBD_SetupReqTypedef;
-
-struct _USBD_HandleTypeDef;
-    
-typedef struct _Device_cb
-{
-  uint8_t  (*Init)             (struct _USBD_HandleTypeDef *pdev , uint8_t cfgidx);
-  uint8_t  (*DeInit)           (struct _USBD_HandleTypeDef *pdev , uint8_t cfgidx);
- /* Control Endpoints*/
-  uint8_t  (*Setup)            (struct _USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req);  
-  uint8_t  (*EP0_TxSent)       (struct _USBD_HandleTypeDef *pdev );    
-  uint8_t  (*EP0_RxReady)      (struct _USBD_HandleTypeDef *pdev );  
-  /* Class Specific Endpoints*/
-  uint8_t  (*DataIn)           (struct _USBD_HandleTypeDef *pdev , uint8_t epnum);   
-  uint8_t  (*DataOut)          (struct _USBD_HandleTypeDef *pdev , uint8_t epnum); 
-  uint8_t  (*SOF)              (struct _USBD_HandleTypeDef *pdev); 
-  uint8_t  (*IsoINIncomplete)  (struct _USBD_HandleTypeDef *pdev , uint8_t epnum); 
-  uint8_t  (*IsoOUTIncomplete) (struct _USBD_HandleTypeDef *pdev , uint8_t epnum);   
-
-  uint8_t  *(*GetHSConfigDescriptor)(uint16_t *length); 
-  uint8_t  *(*GetFSConfigDescriptor)(uint16_t *length);   
-  uint8_t  *(*GetOtherSpeedConfigDescriptor)(uint16_t *length);
-  uint8_t  *(*GetDeviceQualifierDescriptor)(uint16_t *length);
-#if (USBD_SUPPORT_USER_STRING == 1)
-  uint8_t  *(*GetUsrStrDescriptor)(struct _USBD_HandleTypeDef *pdev ,uint8_t index,  uint16_t *length);   
-#endif  
-  
-} USBD_ClassTypeDef;
-
-/* Following USB Device Speed */
-typedef enum 
-{
-  USBD_SPEED_HIGH  = 0,
-  USBD_SPEED_FULL  = 1,
-  USBD_SPEED_LOW   = 2,  
-}USBD_SpeedTypeDef;
-
-/* Following USB Device status */
-typedef enum {
-  USBD_OK   = 0,
-  USBD_BUSY,
-  USBD_FAIL,
-}USBD_StatusTypeDef;
-
-/* USB Device descriptors structure */
-typedef struct
-{
-  uint8_t  *(*GetDeviceDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length);  
-  uint8_t  *(*GetLangIDStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length); 
-  uint8_t  *(*GetManufacturerStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length);  
-  uint8_t  *(*GetProductStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length);  
-  uint8_t  *(*GetSerialStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length);  
-  uint8_t  *(*GetConfigurationStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length);  
-  uint8_t  *(*GetInterfaceStrDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length); 
-#if (USBD_LPM_ENABLED == 1)
-  uint8_t  *(*GetBOSDescriptor)( USBD_SpeedTypeDef speed , uint16_t *length); 
-#endif  
-} USBD_DescriptorsTypeDef;
-
-/* USB Device handle structure */
-typedef struct
-{ 
-  uint32_t                status;
-  uint32_t                total_length;    
-  uint32_t                rem_length; 
-  uint32_t                maxpacket;   
-} USBD_EndpointTypeDef;
-
-/* USB Device handle structure */
-typedef struct _USBD_HandleTypeDef
-{
-  uint8_t                 id;
-  uint32_t                dev_config;
-  uint32_t                dev_default_config;
-  uint32_t                dev_config_status; 
-  USBD_SpeedTypeDef       dev_speed; 
-  USBD_EndpointTypeDef    ep_in[15];
-  USBD_EndpointTypeDef    ep_out[15];  
-  uint32_t                ep0_state;  
-  uint32_t                ep0_data_len;     
-  uint8_t                 dev_state;
-  uint8_t                 dev_old_state;
-  uint8_t                 dev_address;
-  uint8_t                 dev_connection_status;  
-  uint8_t                 dev_test_mode;
-  uint32_t                dev_remote_wakeup;
-
-  USBD_SetupReqTypedef    request;
-  USBD_DescriptorsTypeDef *pDesc;
-  USBD_ClassTypeDef       *pClass;
-  void                    *pClassData;  
-  void                    *pUserData;    
-  void                    *pData;    
-} USBD_HandleTypeDef;
-
-/**
-  * @}
-  */ 
-
-
-
-/** @defgroup USBD_DEF_Exported_Macros
-  * @{
-  */ 
-#define  SWAPBYTE(addr)        (((uint16_t)(*((uint8_t *)(addr)))) + \
-                               (((uint16_t)(*(((uint8_t *)(addr)) + 1))) << 8))
-
-#define LOBYTE(x)  ((uint8_t)(x & 0x00FF))
-#define HIBYTE(x)  ((uint8_t)((x & 0xFF00) >>8))
-#define MIN(a, b)  (((a) < (b)) ? (a) : (b))
-#define MAX(a, b)  (((a) > (b)) ? (a) : (b))
-
-
-#if  defined ( __GNUC__ )
-  #ifndef __weak
-    #define __weak   __attribute__((weak))
-  #endif /* __weak */
-  #ifndef __packed
-    #define __packed __attribute__((__packed__))
-  #endif /* __packed */
-#endif /* __GNUC__ */
-
-
-/* In HS mode and when the DMA is used, all variables and data structures dealing
-   with the DMA during the transaction process should be 4-bytes aligned */    
-
-#if defined   (__GNUC__)        /* GNU Compiler */
-  #define __ALIGN_END    __attribute__ ((aligned (4)))
-  #define __ALIGN_BEGIN         
-#else                           
-  #define __ALIGN_END
-  #if defined   (__CC_ARM)      /* ARM Compiler */
-    #define __ALIGN_BEGIN    __align(4)  
-  #elif defined (__ICCARM__)    /* IAR Compiler */
-    #define __ALIGN_BEGIN 
-  #elif defined  (__TASKING__)  /* TASKING Compiler */
-    #define __ALIGN_BEGIN    __align(4) 
-  #endif /* __CC_ARM */  
-#endif /* __GNUC__ */ 
-  
-
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_DEF_Exported_Variables
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_DEF_Exported_FunctionsPrototype
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* __USBD_DEF_H */
-
-/**
-  * @}
-  */ 
-
-/**
-* @}
-*/ 
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
deleted file mode 100644
index b476307c..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
+++ /dev/null
@@ -1,128 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_ioreq.h
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   Header file for the usbd_ioreq.c file
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Define to prevent recursive inclusion -------------------------------------*/
-#ifndef __USBD_IOREQ_H
-#define __USBD_IOREQ_H
-
-#ifdef __cplusplus
- extern "C" {
-#endif
-
-/* Includes ------------------------------------------------------------------*/
-#include  "usbd_def.h"
-#include  "usbd_core.h"
-
-/** @addtogroup STM32_USB_DEVICE_LIBRARY
-  * @{
-  */
-  
-/** @defgroup USBD_IOREQ
-  * @brief header file for the usbd_ioreq.c file
-  * @{
-  */ 
-
-/** @defgroup USBD_IOREQ_Exported_Defines
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_IOREQ_Exported_Types
-  * @{
-  */
-
-
-/**
-  * @}
-  */ 
-
-
-
-/** @defgroup USBD_IOREQ_Exported_Macros
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_IOREQ_Exported_Variables
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-/** @defgroup USBD_IOREQ_Exported_FunctionsPrototype
-  * @{
-  */ 
-
-USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
-                               uint8_t *buf,
-                               uint16_t len);
-
-USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
-                               uint8_t *pbuf,
-                               uint16_t len);
-
-USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev, 
-                               uint8_t *pbuf,                                 
-                               uint16_t len);
-
-USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
-                              uint8_t *pbuf,                                          
-                              uint16_t len);
-
-USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev);
-
-USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev);
-
-uint16_t  USBD_GetRxCount (USBD_HandleTypeDef  *pdev , 
-                           uint8_t epnum);
-
-/**
-  * @}
-  */ 
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* __USBD_IOREQ_H */
-
-/**
-  * @}
-  */ 
-
-/**
-* @}
-*/ 
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c
deleted file mode 100644
index 0158829c..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c
+++ /dev/null
@@ -1,565 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_core.c
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   This file provides all the USBD core functions.
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Includes ------------------------------------------------------------------*/
-#include "usbd_core.h"
-
-/** @addtogroup STM32_USBD_DEVICE_LIBRARY
-* @{
-*/
-
-
-/** @defgroup USBD_CORE 
-* @brief usbd core module
-* @{
-*/ 
-
-/** @defgroup USBD_CORE_Private_TypesDefinitions
-* @{
-*/ 
-/**
-* @}
-*/ 
-
-
-/** @defgroup USBD_CORE_Private_Defines
-* @{
-*/ 
-
-/**
-* @}
-*/ 
-
-
-/** @defgroup USBD_CORE_Private_Macros
-* @{
-*/ 
-/**
-* @}
-*/ 
-
-
-
-
-/** @defgroup USBD_CORE_Private_FunctionPrototypes
-* @{
-*/ 
-
-/**
-* @}
-*/ 
-
-/** @defgroup USBD_CORE_Private_Variables
-* @{
-*/ 
-
-/**
-* @}
-*/ 
-
-/** @defgroup USBD_CORE_Private_Functions
-* @{
-*/ 
-
-/**
-* @brief  USBD_Init
-*         Initializes the device stack and load the class driver
-* @param  pdev: device instance
-* @param  pdesc: Descriptor structure address
-* @param  id: Low level core index
-* @retval None
-*/
-USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
-{
-  /* Check whether the USB Host handle is valid */
-  if(pdev == NULL)
-  {
-    USBD_ErrLog("Invalid Device handle");
-    return USBD_FAIL; 
-  }
-  
-  /* Unlink previous class*/
-  if(pdev->pClass != NULL)
-  {
-    pdev->pClass = NULL;
-  }
-  
-  /* Assign USBD Descriptors */
-  if(pdesc != NULL)
-  {
-    pdev->pDesc = pdesc;
-  }
-  
-  /* Set Device initial State */
-  pdev->dev_state  = USBD_STATE_DEFAULT;
-  pdev->id = id;
-  /* Initialize low level driver */
-  USBD_LL_Init(pdev);
-  
-  return USBD_OK; 
-}
-
-/**
-* @brief  USBD_DeInit 
-*         Re-Initialize th device library
-* @param  pdev: device instance
-* @retval status: status
-*/
-USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
-{
-  /* Set Default State */
-  pdev->dev_state  = USBD_STATE_DEFAULT;
-  
-  /* Free Class Resources */
-  pdev->pClass->DeInit(pdev, pdev->dev_config);  
-  
-    /* Stop the low level driver  */
-  USBD_LL_Stop(pdev); 
-  
-  /* Initialize low level driver */
-  USBD_LL_DeInit(pdev);
-  
-  return USBD_OK;
-}
-
-
-/**
-  * @brief  USBD_RegisterClass 
-  *         Link class driver to Device Core.
-  * @param  pDevice : Device Handle
-  * @param  pclass: Class handle
-  * @retval USBD Status
-  */
-USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
-{
-  USBD_StatusTypeDef   status = USBD_OK;
-  if(pclass != 0)
-  {
-    /* link the class to the USB Device handle */
-    pdev->pClass = pclass;
-    status = USBD_OK;
-  }
-  else
-  {
-    USBD_ErrLog("Invalid Class handle");
-    status = USBD_FAIL; 
-  }
-  
-  return status;
-}
-
-/**
-  * @brief  USBD_Start 
-  *         Start the USB Device Core.
-  * @param  pdev: Device Handle
-  * @retval USBD Status
-  */
-USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
-{
-  
-  /* Start the low level driver  */
-  USBD_LL_Start(pdev); 
-  
-  return USBD_OK;  
-}
-
-/**
-  * @brief  USBD_Stop 
-  *         Stop the USB Device Core.
-  * @param  pdev: Device Handle
-  * @retval USBD Status
-  */
-USBD_StatusTypeDef  USBD_Stop   (USBD_HandleTypeDef *pdev)
-{
-  /* Free Class Resources */
-  pdev->pClass->DeInit(pdev, pdev->dev_config);  
-
-  /* Stop the low level driver  */
-  USBD_LL_Stop(pdev); 
-  
-  return USBD_OK;  
-}
-
-/**
-* @brief  USBD_RunTestMode 
-*         Launch test mode process
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
-{
-  return USBD_OK;
-}
-
-
-/**
-* @brief  USBD_SetClassConfig 
-*        Configure device and start the interface
-* @param  pdev: device instance
-* @param  cfgidx: configuration index
-* @retval status
-*/
-
-USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
-{
-  USBD_StatusTypeDef   ret = USBD_FAIL;
-  
-  if(pdev->pClass != NULL)
-  {
-    /* Set configuration  and Start the Class*/
-    if(pdev->pClass->Init(pdev, cfgidx) == 0)
-    {
-      ret = USBD_OK;
-    }
-  }
-  return ret; 
-}
-
-/**
-* @brief  USBD_ClrClassConfig 
-*         Clear current configuration
-* @param  pdev: device instance
-* @param  cfgidx: configuration index
-* @retval status: USBD_StatusTypeDef
-*/
-USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
-{
-  /* Clear configuration  and De-initialize the Class process*/
-  pdev->pClass->DeInit(pdev, cfgidx);  
-  return USBD_OK;
-}
-
-
-/**
-* @brief  USBD_SetupStage 
-*         Handle the setup stage
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
-{
-
-  USBD_ParseSetupRequest(&pdev->request, psetup);
-  
-  pdev->ep0_state = USBD_EP0_SETUP;
-  pdev->ep0_data_len = pdev->request.wLength;
-  
-  switch (pdev->request.bmRequest & 0x1F) 
-  {
-  case USB_REQ_RECIPIENT_DEVICE:   
-    USBD_StdDevReq (pdev, &pdev->request);
-    break;
-    
-  case USB_REQ_RECIPIENT_INTERFACE:     
-    USBD_StdItfReq(pdev, &pdev->request);
-    break;
-    
-  case USB_REQ_RECIPIENT_ENDPOINT:        
-    USBD_StdEPReq(pdev, &pdev->request);   
-    break;
-    
-  default:           
-    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
-    break;
-  }  
-  return USBD_OK;  
-}
-
-/**
-* @brief  USBD_DataOutStage 
-*         Handle data OUT stage
-* @param  pdev: device instance
-* @param  epnum: endpoint index
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
-{
-  USBD_EndpointTypeDef    *pep;
-  
-  if(epnum == 0) 
-  {
-    pep = &pdev->ep_out[0];
-    
-    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
-    {
-      if(pep->rem_length > pep->maxpacket)
-      {
-        pep->rem_length -=  pep->maxpacket;
-       
-        USBD_CtlContinueRx (pdev, 
-                            pdata,
-                            MIN(pep->rem_length ,pep->maxpacket));
-      }
-      else
-      {
-        if((pdev->pClass->EP0_RxReady != NULL)&&
-           (pdev->dev_state == USBD_STATE_CONFIGURED))
-        {
-          pdev->pClass->EP0_RxReady(pdev); 
-        }
-        USBD_CtlSendStatus(pdev);
-      }
-    }
-  }
-  else if((pdev->pClass->DataOut != NULL)&&
-          (pdev->dev_state == USBD_STATE_CONFIGURED))
-  {
-    pdev->pClass->DataOut(pdev, epnum); 
-  }  
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_DataInStage 
-*         Handle data in stage
-* @param  pdev: device instance
-* @param  epnum: endpoint index
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
-{
-  USBD_EndpointTypeDef    *pep;
-    
-  if(epnum == 0) 
-  {
-    pep = &pdev->ep_in[0];
-    
-    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
-    {
-      if(pep->rem_length > pep->maxpacket)
-      {
-        pep->rem_length -=  pep->maxpacket;
-        
-        USBD_CtlContinueSendData (pdev, 
-                                  pdata, 
-                                  pep->rem_length);
-        
-        /* Prepare endpoint for premature end of transfer */
-        USBD_LL_PrepareReceive (pdev,
-                                0,
-                                NULL,
-                                0);  
-      }
-      else
-      { /* last packet is MPS multiple, so send ZLP packet */
-        if((pep->total_length % pep->maxpacket == 0) &&
-           (pep->total_length >= pep->maxpacket) &&
-             (pep->total_length < pdev->ep0_data_len ))
-        {
-          
-          USBD_CtlContinueSendData(pdev , NULL, 0);
-          pdev->ep0_data_len = 0;
-          
-        /* Prepare endpoint for premature end of transfer */
-        USBD_LL_PrepareReceive (pdev,
-                                0,
-                                NULL,
-                                0);
-        }
-        else
-        {
-          if((pdev->pClass->EP0_TxSent != NULL)&&
-             (pdev->dev_state == USBD_STATE_CONFIGURED))
-          {
-            pdev->pClass->EP0_TxSent(pdev); 
-          }          
-          USBD_CtlReceiveStatus(pdev);
-        }
-      }
-    }
-    if (pdev->dev_test_mode == 1)
-    {
-      USBD_RunTestMode(pdev); 
-      pdev->dev_test_mode = 0;
-    }
-  }
-  else if((pdev->pClass->DataIn != NULL)&& 
-          (pdev->dev_state == USBD_STATE_CONFIGURED))
-  {
-    pdev->pClass->DataIn(pdev, epnum); 
-  }  
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_LL_Reset 
-*         Handle Reset event
-* @param  pdev: device instance
-* @retval status
-*/
-
-USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
-{
-  /* Open EP0 OUT */
-  USBD_LL_OpenEP(pdev,
-              0x00,
-              USBD_EP_TYPE_CTRL,
-              USB_MAX_EP0_SIZE);
-  
-  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
-  
-  /* Open EP0 IN */
-  USBD_LL_OpenEP(pdev,
-              0x80,
-              USBD_EP_TYPE_CTRL,
-              USB_MAX_EP0_SIZE);
-  
-  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
-  /* Upon Reset call user call back */
-  pdev->dev_state = USBD_STATE_DEFAULT;
-  
-  if (pdev->pClassData) 
-    pdev->pClass->DeInit(pdev, pdev->dev_config);  
- 
-  
-  return USBD_OK;
-}
-
-
-
-
-/**
-* @brief  USBD_LL_Reset 
-*         Handle Reset event
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
-{
-  pdev->dev_speed = speed;
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_Suspend 
-*         Handle Suspend event
-* @param  pdev: device instance
-* @retval status
-*/
-
-USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
-{
-  pdev->dev_old_state =  pdev->dev_state;
-  pdev->dev_state  = USBD_STATE_SUSPENDED;
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_Resume 
-*         Handle Resume event
-* @param  pdev: device instance
-* @retval status
-*/
-
-USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
-{
-  pdev->dev_state = pdev->dev_old_state;  
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_SOF 
-*         Handle SOF event
-* @param  pdev: device instance
-* @retval status
-*/
-
-USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
-{
-  if(pdev->dev_state == USBD_STATE_CONFIGURED)
-  {
-    if(pdev->pClass->SOF != NULL)
-    {
-      pdev->pClass->SOF(pdev);
-    }
-  }
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_IsoINIncomplete 
-*         Handle iso in incomplete event
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
-{
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_IsoOUTIncomplete 
-*         Handle iso out incomplete event
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
-{
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_DevConnected 
-*         Handle device connection event
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
-{
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_DevDisconnected 
-*         Handle device disconnection event
-* @param  pdev: device instance
-* @retval status
-*/
-USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
-{
-  /* Free Class Resources */
-  pdev->dev_state = USBD_STATE_DEFAULT;
-  pdev->pClass->DeInit(pdev, pdev->dev_config);  
-   
-  return USBD_OK;
-}
-/**
-* @}
-*/ 
-
-
-/**
-* @}
-*/ 
-
-
-/**
-* @}
-*/ 
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
-
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c b/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
deleted file mode 100644
index 49330c66..00000000
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
+++ /dev/null
@@ -1,782 +0,0 @@
-/**
-  ******************************************************************************
-  * @file    usbd_req.c
-  * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015 
-  * @brief   This file provides the standard USB requests following chapter 9.
-  ******************************************************************************
-  * @attention
-  *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
-  *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
-  *
-  ******************************************************************************
-  */ 
-
-/* Includes ------------------------------------------------------------------*/
-#include "usbd_ctlreq.h"
-#include "usbd_ioreq.h"
-
-
-/** @addtogroup STM32_USBD_STATE_DEVICE_LIBRARY
-  * @{
-  */
-
-
-/** @defgroup USBD_REQ 
-  * @brief USB standard requests module
-  * @{
-  */ 
-
-/** @defgroup USBD_REQ_Private_TypesDefinitions
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Private_Defines
-  * @{
-  */ 
-
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Private_Macros
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Private_Variables
-  * @{
-  */ 
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Private_FunctionPrototypes
-  * @{
-  */ 
-static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
-                               USBD_SetupReqTypedef *req);
-
-static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req);
-
-static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req);
-
-static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req);
-
-static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req);
-
-static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req);
-
-static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req);
-
-static uint8_t USBD_GetLen(uint8_t *buf);
-
-/**
-  * @}
-  */ 
-
-
-/** @defgroup USBD_REQ_Private_Functions
-  * @{
-  */ 
-
-
-/**
-* @brief  USBD_StdDevReq
-*         Handle standard usb device requests
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
-{
-  USBD_StatusTypeDef ret = USBD_OK;  
-  
-  switch (req->bRequest) 
-  {
-  case USB_REQ_GET_DESCRIPTOR: 
-    
-    USBD_GetDescriptor (pdev, req) ;
-    break;
-    
-  case USB_REQ_SET_ADDRESS:                      
-    USBD_SetAddress(pdev, req);
-    break;
-    
-  case USB_REQ_SET_CONFIGURATION:                    
-    USBD_SetConfig (pdev , req);
-    break;
-    
-  case USB_REQ_GET_CONFIGURATION:                 
-    USBD_GetConfig (pdev , req);
-    break;
-    
-  case USB_REQ_GET_STATUS:                                  
-    USBD_GetStatus (pdev , req);
-    break;
-    
-    
-  case USB_REQ_SET_FEATURE:   
-    USBD_SetFeature (pdev , req);    
-    break;
-    
-  case USB_REQ_CLEAR_FEATURE:                                   
-    USBD_ClrFeature (pdev , req);
-    break;
-    
-  default:  
-    USBD_CtlError(pdev , req);
-    break;
-  }
-  
-  return ret;
-}
-
-/**
-* @brief  USBD_StdItfReq
-*         Handle standard usb interface requests
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
-{
-  USBD_StatusTypeDef ret = USBD_OK; 
-  
-  switch (pdev->dev_state) 
-  {
-  case USBD_STATE_CONFIGURED:
-    
-    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
-    {
-      pdev->pClass->Setup (pdev, req); 
-      
-      if((req->wLength == 0)&& (ret == USBD_OK))
-      {
-         USBD_CtlSendStatus(pdev);
-      }
-    } 
-    else 
-    {                                               
-       USBD_CtlError(pdev , req);
-    }
-    break;
-    
-  default:
-     USBD_CtlError(pdev , req);
-    break;
-  }
-  return USBD_OK;
-}
-
-/**
-* @brief  USBD_StdEPReq
-*         Handle standard usb endpoint requests
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
-{
-  
-  uint8_t   ep_addr;
-  USBD_StatusTypeDef ret = USBD_OK; 
-  USBD_EndpointTypeDef   *pep;
-  ep_addr  = LOBYTE(req->wIndex);   
-  
-  /* Check if it is a class request */
-  if ((req->bmRequest & 0x60) == 0x20)
-  {
-    pdev->pClass->Setup (pdev, req);
-    
-    return USBD_OK;
-  }
-  
-  switch (req->bRequest) 
-  {
-    
-  case USB_REQ_SET_FEATURE :
-    
-    switch (pdev->dev_state) 
-    {
-    case USBD_STATE_ADDRESSED:          
-      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
-      {
-        USBD_LL_StallEP(pdev , ep_addr);
-      }
-      break;	
-      
-    case USBD_STATE_CONFIGURED:   
-      if (req->wValue == USB_FEATURE_EP_HALT)
-      {
-        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
-        { 
-          USBD_LL_StallEP(pdev , ep_addr);
-          
-        }
-      }
-      pdev->pClass->Setup (pdev, req);   
-      USBD_CtlSendStatus(pdev);
-      
-      break;
-      
-    default:                         
-      USBD_CtlError(pdev , req);
-      break;    
-    }
-    break;
-    
-  case USB_REQ_CLEAR_FEATURE :
-    
-    switch (pdev->dev_state) 
-    {
-    case USBD_STATE_ADDRESSED:          
-      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
-      {
-        USBD_LL_StallEP(pdev , ep_addr);
-      }
-      break;	
-      
-    case USBD_STATE_CONFIGURED:   
-      if (req->wValue == USB_FEATURE_EP_HALT)
-      {
-        if ((ep_addr & 0x7F) != 0x00) 
-        {        
-          USBD_LL_ClearStallEP(pdev , ep_addr);
-          pdev->pClass->Setup (pdev, req);
-        }
-        USBD_CtlSendStatus(pdev);
-      }
-      break;
-      
-    default:                         
-      USBD_CtlError(pdev , req);
-      break;    
-    }
-    break;
-    
-  case USB_REQ_GET_STATUS:                  
-    switch (pdev->dev_state) 
-    {
-    case USBD_STATE_ADDRESSED:          
-      if ((ep_addr & 0x7F) != 0x00) 
-      {
-        USBD_LL_StallEP(pdev , ep_addr);
-      }
-      break;	
-      
-    case USBD_STATE_CONFIGURED:
-      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
-                                         &pdev->ep_out[ep_addr & 0x7F];
-      if(USBD_LL_IsStallEP(pdev, ep_addr))
-      {
-        pep->status = 0x0001;     
-      }
-      else
-      {
-        pep->status = 0x0000;  
-      }
-      
-      USBD_CtlSendData (pdev,
-                        (uint8_t *)&pep->status,
-                        2);
-      break;
-      
-    default:                         
-      USBD_CtlError(pdev , req);
-      break;
-    }
-    break;
-    
-  default:
-    break;
-  }
-  return ret;
-}
-/**
-* @brief  USBD_GetDescriptor
-*         Handle Get Descriptor requests
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
-                               USBD_SetupReqTypedef *req)
-{
-  uint16_t len;
-  uint8_t *pbuf;
-  
-    
-  switch (req->wValue >> 8)
-  { 
-#if (USBD_LPM_ENABLED == 1)
-  case USB_DESC_TYPE_BOS:
-    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
-    break;
-#endif    
-  case USB_DESC_TYPE_DEVICE:
-    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
-    break;
-    
-  case USB_DESC_TYPE_CONFIGURATION:     
-    if(pdev->dev_speed == USBD_SPEED_HIGH )   
-    {
-      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
-      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
-    }
-    else
-    {
-      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
-      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
-    }
-    break;
-    
-  case USB_DESC_TYPE_STRING:
-    switch ((uint8_t)(req->wValue))
-    {
-    case USBD_IDX_LANGID_STR:
-     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
-      break;
-      
-    case USBD_IDX_MFC_STR:
-      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
-      break;
-      
-    case USBD_IDX_PRODUCT_STR:
-      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
-      break;
-      
-    case USBD_IDX_SERIAL_STR:
-      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
-      break;
-      
-    case USBD_IDX_CONFIG_STR:
-      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
-      break;
-      
-    case USBD_IDX_INTERFACE_STR:
-      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
-      break;
-      
-    default:
-#if (USBD_SUPPORT_USER_STRING == 1)
-      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
-      break;
-#else      
-       USBD_CtlError(pdev , req);
-      return;
-#endif   
-    }
-    break;
-  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   
-
-    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
-    {
-      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
-      break;
-    }
-    else
-    {
-      USBD_CtlError(pdev , req);
-      return;
-    } 
-
-  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
-    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
-    {
-      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
-      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
-      break; 
-    }
-    else
-    {
-      USBD_CtlError(pdev , req);
-      return;
-    }
-
-  default: 
-     USBD_CtlError(pdev , req);
-    return;
-  }
-  
-  if((len != 0)&& (req->wLength != 0))
-  {
-    
-    len = MIN(len , req->wLength);
-    
-    USBD_CtlSendData (pdev, 
-                      pbuf,
-                      len);
-  }
-  
-}
-
-/**
-* @brief  USBD_SetAddress
-*         Set device address
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req)
-{
-  uint8_t  dev_addr; 
-  
-  if ((req->wIndex == 0) && (req->wLength == 0)) 
-  {
-    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
-    
-    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
-    {
-      USBD_CtlError(pdev , req);
-    } 
-    else 
-    {
-      pdev->dev_address = dev_addr;
-      USBD_LL_SetUSBAddress(pdev, dev_addr);               
-      USBD_CtlSendStatus(pdev);                         
-      
-      if (dev_addr != 0) 
-      {
-        pdev->dev_state  = USBD_STATE_ADDRESSED;
-      } 
-      else 
-      {
-        pdev->dev_state  = USBD_STATE_DEFAULT; 
-      }
-    }
-  } 
-  else 
-  {
-     USBD_CtlError(pdev , req);                        
-  } 
-}
-
-/**
-* @brief  USBD_SetConfig
-*         Handle Set device configuration request
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req)
-{
-  
-  static uint8_t  cfgidx;
-  
-  cfgidx = (uint8_t)(req->wValue);                 
-  
-  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
-  {            
-     USBD_CtlError(pdev , req);                              
-  } 
-  else 
-  {
-    switch (pdev->dev_state) 
-    {
-    case USBD_STATE_ADDRESSED:
-      if (cfgidx) 
-      {                                			   							   							   				
-        pdev->dev_config = cfgidx;
-        pdev->dev_state = USBD_STATE_CONFIGURED;
-        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
-        {
-          USBD_CtlError(pdev , req);  
-          return;
-        }
-        USBD_CtlSendStatus(pdev);
-      }
-      else 
-      {
-         USBD_CtlSendStatus(pdev);
-      }
-      break;
-      
-    case USBD_STATE_CONFIGURED:
-      if (cfgidx == 0) 
-      {                           
-        pdev->dev_state = USBD_STATE_ADDRESSED;
-        pdev->dev_config = cfgidx;          
-        USBD_ClrClassConfig(pdev , cfgidx);
-        USBD_CtlSendStatus(pdev);
-        
-      } 
-      else  if (cfgidx != pdev->dev_config) 
-      {
-        /* Clear old configuration */
-        USBD_ClrClassConfig(pdev , pdev->dev_config);
-        
-        /* set new configuration */
-        pdev->dev_config = cfgidx;
-        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
-        {
-          USBD_CtlError(pdev , req);  
-          return;
-        }
-        USBD_CtlSendStatus(pdev);
-      }
-      else
-      {
-        USBD_CtlSendStatus(pdev);
-      }
-      break;
-      
-    default:					
-       USBD_CtlError(pdev , req);                     
-      break;
-    }
-  }
-}
-
-/**
-* @brief  USBD_GetConfig
-*         Handle Get device configuration request
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req)
-{
-
-  if (req->wLength != 1) 
-  {                   
-     USBD_CtlError(pdev , req);
-  }
-  else 
-  {
-    switch (pdev->dev_state )  
-    {
-    case USBD_STATE_ADDRESSED:                     
-      pdev->dev_default_config = 0;
-      USBD_CtlSendData (pdev, 
-                        (uint8_t *)&pdev->dev_default_config,
-                        1);
-      break;
-      
-    case USBD_STATE_CONFIGURED:   
-      
-      USBD_CtlSendData (pdev, 
-                        (uint8_t *)&pdev->dev_config,
-                        1);
-      break;
-      
-    default:
-       USBD_CtlError(pdev , req);
-      break;
-    }
-  }
-}
-
-/**
-* @brief  USBD_GetStatus
-*         Handle Get Status request
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
-                           USBD_SetupReqTypedef *req)
-{
-  
-    
-  switch (pdev->dev_state) 
-  {
-  case USBD_STATE_ADDRESSED:
-  case USBD_STATE_CONFIGURED:
-    
-#if ( USBD_SELF_POWERED == 1)
-    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
-#else
-    pdev->dev_config_status = 0;                                   
-#endif
-                      
-    if (pdev->dev_remote_wakeup) 
-    {
-       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
-    }
-    
-    USBD_CtlSendData (pdev, 
-                      (uint8_t *)& pdev->dev_config_status,
-                      2);
-    break;
-    
-  default :
-    USBD_CtlError(pdev , req);                        
-    break;
-  }
-}
-
-
-/**
-* @brief  USBD_SetFeature
-*         Handle Set device feature request
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req)
-{
-
-  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
-  {
-    pdev->dev_remote_wakeup = 1;  
-    pdev->pClass->Setup (pdev, req);   
-    USBD_CtlSendStatus(pdev);
-  }
-
-}
-
-
-/**
-* @brief  USBD_ClrFeature
-*         Handle clear device feature request
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval status
-*/
-static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
-                            USBD_SetupReqTypedef *req)
-{
-  switch (pdev->dev_state)
-  {
-  case USBD_STATE_ADDRESSED:
-  case USBD_STATE_CONFIGURED:
-    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
-    {
-      pdev->dev_remote_wakeup = 0; 
-      pdev->pClass->Setup (pdev, req);   
-      USBD_CtlSendStatus(pdev);
-    }
-    break;
-    
-  default :
-     USBD_CtlError(pdev , req);
-    break;
-  }
-}
-
-/**
-* @brief  USBD_ParseSetupRequest 
-*         Copy buffer into setup structure
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval None
-*/
-
-void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
-{
-  req->bmRequest     = *(uint8_t *)  (pdata);
-  req->bRequest      = *(uint8_t *)  (pdata +  1);
-  req->wValue        = SWAPBYTE      (pdata +  2);
-  req->wIndex        = SWAPBYTE      (pdata +  4);
-  req->wLength       = SWAPBYTE      (pdata +  6);
-
-}
-
-/**
-* @brief  USBD_CtlError 
-*         Handle USB low level Error
-* @param  pdev: device instance
-* @param  req: usb request
-* @retval None
-*/
-
-void USBD_CtlError( USBD_HandleTypeDef *pdev ,
-                            USBD_SetupReqTypedef *req)
-{
-  USBD_LL_StallEP(pdev , 0x80);
-  USBD_LL_StallEP(pdev , 0);
-}
-
-
-/**
-  * @brief  USBD_GetString
-  *         Convert Ascii string into unicode one
-  * @param  desc : descriptor buffer
-  * @param  unicode : Formatted string buffer (unicode)
-  * @param  len : descriptor length
-  * @retval None
-  */
-void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
-{
-  uint8_t idx = 0;
-  
-  if (desc != NULL) 
-  {
-    *len =  USBD_GetLen(desc) * 2 + 2;    
-    unicode[idx++] = *len;
-    unicode[idx++] =  USB_DESC_TYPE_STRING;
-    
-    while (*desc != '\0') 
-    {
-      unicode[idx++] = *desc++;
-      unicode[idx++] =  0x00;
-    }
-  } 
-}
-
-/**
-  * @brief  USBD_GetLen
-  *         return the string length
-   * @param  buf : pointer to the ascii string buffer
-  * @retval string length
-  */
-static uint8_t USBD_GetLen(uint8_t *buf)
-{
-    uint8_t  len = 0;
-
-    while (*buf != '\0') 
-    {
-        len++;
-        buf++;
-    }
-
-    return len;
-}
-/**
-  * @}
-  */ 
-
-
-/**
-  * @}
-  */ 
-
-
-/**
-  * @}
-  */ 
-
-/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/atomic.h b/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/atomic.h
deleted file mode 100644
index ceca6960..00000000
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/atomic.h
+++ /dev/null
@@ -1,414 +0,0 @@
-/*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
- *
- * Permission is hereby granted, free of charge, to any person obtaining a copy of
- * this software and associated documentation files (the "Software"), to deal in
- * the Software without restriction, including without limitation the rights to
- * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
- * the Software, and to permit persons to whom the Software is furnished to do so,
- * subject to the following conditions:
- *
- * The above copyright notice and this permission notice shall be included in all
- * copies or substantial portions of the Software.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
- * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
- * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
- * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
- * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
- * http://www.FreeRTOS.org
- * http://aws.amazon.com/freertos
- *
- * 1 tab == 4 spaces!
- */
-
-/**
- * @file atomic.h
- * @brief FreeRTOS atomic operation support.
- *
- * This file implements atomic functions by disabling interrupts globally.
- * Implementations with architecture specific atomic instructions can be
- * provided under each compiler directory.
- */
-
-#ifndef ATOMIC_H
-#define ATOMIC_H
-
-#ifndef INC_FREERTOS_H
-	#error "include FreeRTOS.h must appear in source files before include atomic.h"
-#endif
-
-/* Standard includes. */
-#include <stdint.h>
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/*
- * Port specific definitions -- entering/exiting critical section.
- * Refer template -- ./lib/FreeRTOS/portable/Compiler/Arch/portmacro.h
- *
- * Every call to ATOMIC_EXIT_CRITICAL() must be closely paired with
- * ATOMIC_ENTER_CRITICAL().
- *
- */
-#if defined( portSET_INTERRUPT_MASK_FROM_ISR )
-
-	/* Nested interrupt scheme is supported in this port. */
-	#define ATOMIC_ENTER_CRITICAL()	 \
-		UBaseType_t uxCriticalSectionType = portSET_INTERRUPT_MASK_FROM_ISR()
-
-	#define ATOMIC_EXIT_CRITICAL()	  \
-		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxCriticalSectionType )
-
-#else
-
-	/* Nested interrupt scheme is NOT supported in this port. */
-	#define ATOMIC_ENTER_CRITICAL()	 portENTER_CRITICAL()
-	#define ATOMIC_EXIT_CRITICAL()	  portEXIT_CRITICAL()
-
-#endif /* portSET_INTERRUPT_MASK_FROM_ISR() */
-
-/*
- * Port specific definition -- "always inline".
- * Inline is compiler specific, and may not always get inlined depending on your
- * optimization level.  Also, inline is considered as performance optimization
- * for atomic.  Thus, if portFORCE_INLINE is not provided by portmacro.h,
- * instead of resulting error, simply define it away.
- */
-#ifndef portFORCE_INLINE
-	#define portFORCE_INLINE
-#endif
-
-#define ATOMIC_COMPARE_AND_SWAP_SUCCESS	 0x1U		/**< Compare and swap succeeded, swapped. */
-#define ATOMIC_COMPARE_AND_SWAP_FAILURE	 0x0U		/**< Compare and swap failed, did not swap. */
-
-/*----------------------------- Swap && CAS ------------------------------*/
-
-/**
- * Atomic compare-and-swap
- *
- * @brief Performs an atomic compare-and-swap operation on the specified values.
- *
- * @param[in, out] pulDestination  Pointer to memory location from where value is
- *                               to be loaded and checked.
- * @param[in] ulExchange         If condition meets, write this value to memory.
- * @param[in] ulComparand        Swap condition.
- *
- * @return Unsigned integer of value 1 or 0. 1 for swapped, 0 for not swapped.
- *
- * @note This function only swaps *pulDestination with ulExchange, if previous
- *       *pulDestination value equals ulComparand.
- */
-static portFORCE_INLINE uint32_t Atomic_CompareAndSwap_u32( uint32_t volatile * pulDestination,
-															uint32_t ulExchange,
-															uint32_t ulComparand )
-{
-uint32_t ulReturnValue;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		if( *pulDestination == ulComparand )
-		{
-			*pulDestination = ulExchange;
-			ulReturnValue = ATOMIC_COMPARE_AND_SWAP_SUCCESS;
-		}
-		else
-		{
-			ulReturnValue = ATOMIC_COMPARE_AND_SWAP_FAILURE;
-		}
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulReturnValue;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic swap (pointers)
- *
- * @brief Atomically sets the address pointed to by *ppvDestination to the value
- *        of *pvExchange.
- *
- * @param[in, out] ppvDestination  Pointer to memory location from where a pointer
- *                                 value is to be loaded and written back to.
- * @param[in] pvExchange           Pointer value to be written to *ppvDestination.
- *
- * @return The initial value of *ppvDestination.
- */
-static portFORCE_INLINE void * Atomic_SwapPointers_p32( void * volatile * ppvDestination,
-														void * pvExchange )
-{
-void * pReturnValue;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		pReturnValue = *ppvDestination;
-		*ppvDestination = pvExchange;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return pReturnValue;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic compare-and-swap (pointers)
- *
- * @brief Performs an atomic compare-and-swap operation on the specified pointer
- *        values.
- *
- * @param[in, out] ppvDestination  Pointer to memory location from where a pointer
- *                                 value is to be loaded and checked.
- * @param[in] pvExchange           If condition meets, write this value to memory.
- * @param[in] pvComparand          Swap condition.
- *
- * @return Unsigned integer of value 1 or 0. 1 for swapped, 0 for not swapped.
- *
- * @note This function only swaps *ppvDestination with pvExchange, if previous
- *       *ppvDestination value equals pvComparand.
- */
-static portFORCE_INLINE uint32_t Atomic_CompareAndSwapPointers_p32( void * volatile * ppvDestination,
-																	void * pvExchange,
-																	void * pvComparand )
-{
-uint32_t ulReturnValue = ATOMIC_COMPARE_AND_SWAP_FAILURE;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		if( *ppvDestination == pvComparand )
-		{
-			*ppvDestination = pvExchange;
-			ulReturnValue = ATOMIC_COMPARE_AND_SWAP_SUCCESS;
-		}
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulReturnValue;
-}
-
-
-/*----------------------------- Arithmetic ------------------------------*/
-
-/**
- * Atomic add
- *
- * @brief Atomically adds count to the value of the specified pointer points to.
- *
- * @param[in,out] pulAddend  Pointer to memory location from where value is to be
- *                         loaded and written back to.
- * @param[in] ulCount      Value to be added to *pulAddend.
- *
- * @return previous *pulAddend value.
- */
-static portFORCE_INLINE uint32_t Atomic_Add_u32( uint32_t volatile * pulAddend,
-												 uint32_t ulCount )
-{
-	uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulAddend;
-		*pulAddend += ulCount;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic subtract
- *
- * @brief Atomically subtracts count from the value of the specified pointer
- *        pointers to.
- *
- * @param[in,out] pulAddend  Pointer to memory location from where value is to be
- *                         loaded and written back to.
- * @param[in] ulCount      Value to be subtract from *pulAddend.
- *
- * @return previous *pulAddend value.
- */
-static portFORCE_INLINE uint32_t Atomic_Subtract_u32( uint32_t volatile * pulAddend,
-													  uint32_t ulCount )
-{
-	uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulAddend;
-		*pulAddend -= ulCount;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic increment
- *
- * @brief Atomically increments the value of the specified pointer points to.
- *
- * @param[in,out] pulAddend  Pointer to memory location from where value is to be
- *                         loaded and written back to.
- *
- * @return *pulAddend value before increment.
- */
-static portFORCE_INLINE uint32_t Atomic_Increment_u32( uint32_t volatile * pulAddend )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulAddend;
-		*pulAddend += 1;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic decrement
- *
- * @brief Atomically decrements the value of the specified pointer points to
- *
- * @param[in,out] pulAddend  Pointer to memory location from where value is to be
- *                         loaded and written back to.
- *
- * @return *pulAddend value before decrement.
- */
-static portFORCE_INLINE uint32_t Atomic_Decrement_u32( uint32_t volatile * pulAddend )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulAddend;
-		*pulAddend -= 1;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-
-/*----------------------------- Bitwise Logical ------------------------------*/
-
-/**
- * Atomic OR
- *
- * @brief Performs an atomic OR operation on the specified values.
- *
- * @param [in, out] pulDestination  Pointer to memory location from where value is
- *                                to be loaded and written back to.
- * @param [in] ulValue            Value to be ORed with *pulDestination.
- *
- * @return The original value of *pulDestination.
- */
-static portFORCE_INLINE uint32_t Atomic_OR_u32( uint32_t volatile * pulDestination,
-												uint32_t ulValue )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulDestination;
-		*pulDestination |= ulValue;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic AND
- *
- * @brief Performs an atomic AND operation on the specified values.
- *
- * @param [in, out] pulDestination  Pointer to memory location from where value is
- *                                to be loaded and written back to.
- * @param [in] ulValue            Value to be ANDed with *pulDestination.
- *
- * @return The original value of *pulDestination.
- */
-static portFORCE_INLINE uint32_t Atomic_AND_u32( uint32_t volatile * pulDestination,
-												 uint32_t ulValue )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulDestination;
-		*pulDestination &= ulValue;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic NAND
- *
- * @brief Performs an atomic NAND operation on the specified values.
- *
- * @param [in, out] pulDestination  Pointer to memory location from where value is
- *                                to be loaded and written back to.
- * @param [in] ulValue            Value to be NANDed with *pulDestination.
- *
- * @return The original value of *pulDestination.
- */
-static portFORCE_INLINE uint32_t Atomic_NAND_u32( uint32_t volatile * pulDestination,
-												  uint32_t ulValue )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulDestination;
-		*pulDestination = ~( ulCurrent & ulValue );
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-/*-----------------------------------------------------------*/
-
-/**
- * Atomic XOR
- *
- * @brief Performs an atomic XOR operation on the specified values.
- *
- * @param [in, out] pulDestination  Pointer to memory location from where value is
- *                                to be loaded and written back to.
- * @param [in] ulValue            Value to be XORed with *pulDestination.
- *
- * @return The original value of *pulDestination.
- */
-static portFORCE_INLINE uint32_t Atomic_XOR_u32( uint32_t volatile * pulDestination,
-												 uint32_t ulValue )
-{
-uint32_t ulCurrent;
-
-	ATOMIC_ENTER_CRITICAL();
-	{
-		ulCurrent = *pulDestination;
-		*pulDestination ^= ulValue;
-	}
-	ATOMIC_EXIT_CRITICAL();
-
-	return ulCurrent;
-}
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* ATOMIC_H */
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stdint.readme b/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stdint.readme
deleted file mode 100644
index 4414c29e..00000000
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stdint.readme
+++ /dev/null
@@ -1,27 +0,0 @@
-
-#ifndef FREERTOS_STDINT
-#define FREERTOS_STDINT
-
-/*******************************************************************************
- * THIS IS NOT A FULL stdint.h IMPLEMENTATION - It only contains the definitions
- * necessary to build the FreeRTOS code.  It is provided to allow FreeRTOS to be
- * built using compilers that do not provide their own stdint.h definition.
- *
- * To use this file:
- *
- *    1) Copy this file into the directory that contains your FreeRTOSConfig.h
- *       header file, as that directory will already be in the compilers include
- *       path.
- *
- *    2) Rename the copied file stdint.h.
- *
- */
-
-typedef signed char int8_t;
-typedef unsigned char uint8_t;
-typedef short int16_t;
-typedef unsigned short uint16_t;
-typedef long int32_t;
-typedef unsigned long uint32_t;
-
-#endif /* FREERTOS_STDINT */
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/ReadMe.url b/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/ReadMe.url
deleted file mode 100644
index 6c23737d..00000000
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/ReadMe.url
+++ /dev/null
@@ -1,5 +0,0 @@
-[{000214A0-0000-0000-C000-000000000046}]
-Prop3=19,2
-[InternetShortcut]
-URL=http://www.freertos.org/a00111.html
-IDList=
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/readme.txt b/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/readme.txt
deleted file mode 100644
index 58480c56..00000000
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/readme.txt
+++ /dev/null
@@ -1,17 +0,0 @@
-Each real time kernel port consists of three files that contain the core kernel
-components and are common to every port, and one or more files that are 
-specific to a particular microcontroller and or compiler.
-
-+ The FreeRTOS/Source directory contains the three files that are common to 
-every port - list.c, queue.c and tasks.c.  The kernel is contained within these 
-three files.  croutine.c implements the optional co-routine functionality - which
-is normally only used on very memory limited systems.
-
-+ The FreeRTOS/Source/Portable directory contains the files that are specific to 
-a particular microcontroller and or compiler.
-
-+ The FreeRTOS/Source/include directory contains the real time kernel header 
-files.
-
-See the readme file in the FreeRTOS/Source/Portable directory for more 
-information.
\ No newline at end of file
diff --git a/Firmware/Board/v3/Src/usbd_conf.c b/Firmware/Board/v3/Src/usbd_conf.c
index ff1a4f17..3d8f6b9a 100644
--- a/Firmware/Board/v3/Src/usbd_conf.c
+++ b/Firmware/Board/v3/Src/usbd_conf.c
@@ -677,7 +677,7 @@ USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_a
   * @param  size: Data size    
   * @retval USBD status
   */
-USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
+USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
 {
   HAL_StatusTypeDef hal_status = HAL_OK;
   USBD_StatusTypeDef usb_status = USBD_OK;
@@ -712,7 +712,7 @@ USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, u
   * @param  size: Data size
   * @retval USBD status
   */
-USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
+USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
 {
   HAL_StatusTypeDef hal_status = HAL_OK;
   USBD_StatusTypeDef usb_status = USBD_OK;
diff --git a/Firmware/Drivers/DRV8353/drv8353.cpp b/Firmware/Drivers/DRV8353/drv8353.cpp
deleted file mode 100644
index a1a06075..00000000
--- a/Firmware/Drivers/DRV8353/drv8353.cpp
+++ /dev/null
@@ -1,195 +0,0 @@
-
-#include "drv8353.hpp"
-#include "utils.hpp"
-#include "cmsis_os.h"
-#include "board.h"
-
-const SPI_InitTypeDef Drv8353::spi_config_ = {
-    .Mode = SPI_MODE_MASTER,
-    .Direction = SPI_DIRECTION_2LINES,
-    .DataSize = SPI_DATASIZE_16BIT,
-    .CLKPolarity = SPI_POLARITY_LOW,
-    .CLKPhase = SPI_PHASE_2EDGE,
-    .NSS = SPI_NSS_SOFT,
-    .BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16,
-    .FirstBit = SPI_FIRSTBIT_MSB,
-    .TIMode = SPI_TIMODE_DISABLE,
-    .CRCCalculation = SPI_CRCCALCULATION_DISABLE,
-    .CRCPolynomial = 10,
-};
-
-bool Drv8353::config(float requested_gain, float* actual_gain) {
-    // Calculate gain setting: Snap down to have equal or larger range as
-    // requested or largest possible range otherwise
-
-    uint16_t gain_setting = 3;
-    float gain_choices[] = {5.0f, 10.0f, 20.0f, 40.0f};
-    while (gain_setting && (gain_choices[gain_setting] > requested_gain)) {
-        gain_setting--;
-    }
-
-    if (actual_gain) {
-        *actual_gain = gain_choices[gain_setting];
-    }
-
-    // For reference:
-    // Rds(on) of NTMFS5C628NL is ~3mOhm at 160A, 100°C and we have two in parallel
-    // Rshunt of ODrive v4 is 1mOhm
-
-    RegisterFile new_config;
-
-    new_config.driver_control =
-          (0b1 << 10) // overcurrent protection of any half bridge shuts down all half bridges
-        | (0b0 << 9) // enable Vcp and Vgls undervoltage lockout fault
-        | (0b0 << 8) // enable gate drive fault
-        | (0b1 << 7) // report overtemperature warning on nFAULT
-        | (0b00 << 5) // 6x PWM mode
-        | (0b0 << 4) // [applies to 1x PWM mode only]
-        | (0b0 << 3) // [applies to 1x PWM mode only]
-        | (0b0 << 2) // don't coast
-        | (0b0 << 1) // don't brake
-        | (0b0 << 0); // don't clear faults
-
-    new_config.gate_drive_hs =
-          (0b011 << 8) // don't lock registers
-        | (0b1111 << 4) // 1A source current on high side FET drivers
-        | (0b1111 << 0); // 2A sink current on high side FET drivers
-
-    new_config.gate_drive_ls =
-          (0b1 << 10) // clear overcurrent faults at next PWM input or t_retry (whichever comes first) - this has no effect since we use latched overcurrent fault mode
-        | (0b01 << 8) // 1000 ns peak gate current drive time
-        | (0b1111 << 4) // 1A source current on low side FET drivers
-        | (0b1111 << 0); // 2A sink current on low side FET drivers
-
-    new_config.ocp_control =
-          (0b0 << 10) // retry time for Vds and shunt overcurrent protection: 8ms
-        | (0b01 << 8) // 100ns deadtime (we configure the STM timer to do 120ns deadtime as well)
-        | (0b00 << 6) // overcurrent causes a latching fault (no retry)
-        | (0b10 << 4) // overcurrent deglitch of 4us
-        | (0b0101 << 0); // Vds trip level 0.25 V (approx. ~133A per MOSFET at 100°C)
-
-    new_config.csa_control =
-          (0b0 << 10) // measure current across SPx to SNx
-        | (0b1 << 9) // use Vref/2 as sense amplifier reference voltage
-        | (0b0 << 8) // measure Vds across SHx to SPx
-        | (gain_setting << 6) // select gain
-        | (0b0 << 5) // sense overcurrent fault enabled
-        | (0b000 << 2) // normal current sense operation on all three phases
-        | (0b00 << 0); // sense overcurrent protection at 0.25V sense input (corresponds to ~250A)
-
-    bool regs_equal = (regs_.driver_control == new_config.driver_control)
-                   && (regs_.gate_drive_hs == new_config.gate_drive_hs)
-                   && (regs_.gate_drive_ls == new_config.gate_drive_ls)
-                   && (regs_.ocp_control == new_config.ocp_control)
-                   && (regs_.csa_control == new_config.csa_control);
-
-    if (!regs_equal) {
-        regs_ = new_config;
-        state_ = kStateUninitialized;
-        enable_gpio_.write(false);
-    }
-
-    return true;
-}
-
-bool Drv8353::init() {
-    uint16_t val;
-
-    if (state_ == kStateReady) {
-        return true;
-    }
-
-    // Reset DRV chip. The enable pin also controls the SPI interface, not only
-    // the driver stages.
-    enable_gpio_.write(false);
-    delay_us(100); // t_rst, max = 40us
-    state_ = kStateUninitialized; // make is_ready() ignore transient errors before registers are set up
-    enable_gpio_.write(true);
-    osDelay(2); // t_wake, max = 1ms
-
-    // Write current configuration
-    bool did_write_regs = write_reg(kRegNameDriverControl, regs_.driver_control)
-                       && write_reg(kRegNameGateDriveHs, regs_.gate_drive_hs)
-                       && write_reg(kRegNameGateDriveLs, regs_.gate_drive_ls)
-                       && write_reg(kRegNameOcpControl, regs_.ocp_control)
-                       && write_reg(kRegNameCsaControl, regs_.csa_control);
-    if (!did_write_regs) {
-        return false;
-    }
-
-    // Wait for configuration to be applied
-    delay_us(100);
-    state_ = kStateStartupChecks;
-
-    bool did_read_regs = read_reg(kRegNameDriverControl, &val) && (val == regs_.driver_control)
-                      && read_reg(kRegNameGateDriveHs, &val) && (val == regs_.gate_drive_hs)
-                      && read_reg(kRegNameGateDriveLs, &val) && (val == regs_.gate_drive_ls)
-                      && read_reg(kRegNameOcpControl, &val) && (val == regs_.ocp_control)
-                      && read_reg(kRegNameCsaControl, &val) && (val == regs_.csa_control);
-    if (!did_read_regs) {
-        return false;
-    }
-    
-
-    if (get_error() != FaultType_NoFault) {
-        return false;
-    }
-
-    // There could have been an nFAULT edge meanwhile. In this case we shouldn't
-    // consider the driver ready.
-    CRITICAL_SECTION() {
-        if (state_ == kStateStartupChecks) {
-            state_ = kStateReady;
-        }
-    }
-
-    return state_ == kStateReady;
-}
-
-void Drv8353::do_checks() {
-    if (state_ != kStateUninitialized && !nfault_gpio_.read()) {
-        state_ = kStateUninitialized;
-    }
-}
-
-bool Drv8353::is_ready() {
-    return state_ == kStateReady;
-}
-
-Drv8353::FaultType_e Drv8353::get_error() {
-    uint16_t fault1, fault2;
-
-    if (!read_reg(kRegNameFaultStatus1, &fault1) ||
-        !read_reg(kRegNameFaultStatus2, &fault2)) {
-        return (FaultType_e)0xffffffff;
-    }
-
-    return (FaultType_e)((uint32_t)fault1 | ((uint32_t)fault2 << 16));
-}
-
-bool Drv8353::read_reg(const RegName_e regName, uint16_t* data) {
-    tx_buf_ = build_ctrl_word(DRV8353_CtrlMode_Read, regName, 0);
-    rx_buf_ = 0xffff;
-    if (!spi_arbiter_->transfer(spi_config_, ncs_gpio_, (uint8_t *)(&tx_buf_), (uint8_t *)(&rx_buf_), 1, 1000)) {
-        return false;
-    }
-
-    delay_us(1);
-
-    if (data) {
-        *data = rx_buf_ & 0x07FF;
-    }
-
-    return true;
-}
-
-bool Drv8353::write_reg(const RegName_e regName, const uint16_t data) {
-    // Do blocking write
-    tx_buf_ = build_ctrl_word(DRV8353_CtrlMode_Write, regName, data);
-    if (!spi_arbiter_->transfer(spi_config_, ncs_gpio_, (uint8_t *)(&tx_buf_), nullptr, 1, 1000)) {
-        return false;
-    }
-    delay_us(1);
-
-    return true;
-}
diff --git a/Firmware/Drivers/DRV8353/drv8353.hpp b/Firmware/Drivers/DRV8353/drv8353.hpp
deleted file mode 100644
index b2ad72e6..00000000
--- a/Firmware/Drivers/DRV8353/drv8353.hpp
+++ /dev/null
@@ -1,161 +0,0 @@
-#ifndef __DRV8353_HPP
-#define __DRV8353_HPP
-
-#include "stdbool.h"
-#include "stdint.h"
-
-#include <Drivers/gate_driver.hpp>
-#include <Drivers/STM32/stm32_spi_arbiter.hpp>
-#include <Drivers/STM32/stm32_gpio.hpp>
-
-
-class Drv8353 : public GateDriverBase, public OpAmpBase {
-public:
-    typedef enum {
-        FaultType_NoFault = (0 << 0),
-
-        // Fault Status Register 1
-        FaultType_FAULT = (1 << 10),
-        FaultType_VDS_OCP = (1 << 9),
-        FaultType_GDF = (1 << 8),
-        FaultType_UVLO = (1 << 7),
-        FaultType_OTSD = (1 << 6),
-        FaultType_VDS_HA = (1 << 5),
-        FaultType_VDS_LA = (1 << 4),
-        FaultType_VDS_HB = (1 << 3),
-        FaultType_VDS_LB = (1 << 2),
-        FaultType_VDS_HC = (1 << 1),
-        FaultType_VDS_LC = (1 << 0),
-
-        // Fault Status Register 2
-        FaultType_SA_OC = (1 << 26),
-        FaultType_SB_OC = (1 << 25),
-        FaultType_SC_OC = (1 << 24),
-        FaultType_OTW = (1 << 23),
-        FaultType_GDUV = (1 << 22),
-        FaultType_VGS_HA = (1 << 21),
-        FaultType_VGS_LA = (1 << 20),
-        FaultType_VGS_HB = (1 << 19),
-        FaultType_VGS_LB = (1 << 18),
-        FaultType_VGS_HC = (1 << 17),
-        FaultType_VGS_LC = (1 << 16),
-    } FaultType_e;
-
-    Drv8353(Stm32SpiArbiter* spi_arbiter, Stm32Gpio ncs_gpio,
-            Stm32Gpio enable_gpio, Stm32Gpio nfault_gpio)
-            : spi_arbiter_(spi_arbiter), ncs_gpio_(ncs_gpio),
-              enable_gpio_(enable_gpio), nfault_gpio_(nfault_gpio) {}
-
-    /**
-     * @brief Prepares the gate driver's configuration.
-     *
-     * If the gate driver was in ready state and the new configuration is
-     * different from the old one then the gate driver will exit ready state.
-     *
-     * In any case changes to the configuration only take effect with a call to
-     * init().
-     */
-    bool config(float requested_gain, float* actual_gain);
-    
-    /**
-     * @brief Initializes the gate driver to the configuration prepared with
-     * config().
-     *
-     * Returns true on success or false otherwise (e.g. if the gate driver is
-     * not connected or not powered or if config() was not yet called).
-     */
-    bool init();
-
-    /**
-     * @brief Monitors the nFAULT pin.
-     *
-     * This must be run at an interval of <8ms from the moment the init()
-     * functions starts to run, otherwise it's possible that a temporary power
-     * loss is missed, leading to unwanted register values.
-     * In case of power loss the nFAULT pin can be low for as little as 8ms.
-     */
-    void do_checks();
-
-    /**
-     * @brief Returns true if and only if the DRV8353 chip is in an initialized
-     * state and ready to do switching and current sensor opamp operation.
-     */
-    bool is_ready() final;
-
-    /**
-     * @brief This has no effect on this driver chip because the drive stages are
-     * always enabled while the chip is initialized
-     */
-    bool set_enabled(bool enabled) final { return true; }
-
-    FaultType_e get_error();
-
-    float get_midpoint() final {
-        return 0.5f; // [V]
-    }
-
-    float get_max_output_swing() final {
-        return 1.35f / 1.65f; // +-1.35V, normalized from a scale of +-1.65V to +-0.5
-    }
-
-private:
-    enum CtrlMode_e {
-        DRV8353_CtrlMode_Read = 1 << 15,   //!< Read Mode
-        DRV8353_CtrlMode_Write = 0 << 15   //!< Write Mode
-    };
-
-    enum RegName_e {
-        kRegNameFaultStatus1 = (0 << 11),
-        kRegNameFaultStatus2 = (1 << 11),
-        kRegNameDriverControl = (2 << 11),
-        kRegNameGateDriveHs = (3 << 11),
-        kRegNameGateDriveLs = (4 << 11),
-        kRegNameOcpControl = (5 << 11),
-        kRegNameCsaControl = (6 << 11)
-    };
-
-    struct RegisterFile {
-        uint16_t driver_control;
-        uint16_t gate_drive_hs;
-        uint16_t gate_drive_ls;
-        uint16_t ocp_control;
-        uint16_t csa_control;
-    };
-
-    static inline uint16_t build_ctrl_word(const CtrlMode_e ctrlMode,
-                                           const RegName_e regName,
-                                           const uint16_t data) {
-        return ctrlMode | regName | (data & 0x07FF);
-    }
-
-    /** @brief Reads data from a DRV8353 register */
-    bool read_reg(const RegName_e regName, uint16_t* data);
-
-    /** @brief Writes data to a DRV8353 register. There is no check if the write succeeded. */
-    bool write_reg(const RegName_e regName, const uint16_t data);
-
-    static const SPI_InitTypeDef spi_config_;
-
-    // Configuration
-    Stm32SpiArbiter* spi_arbiter_;
-    Stm32Gpio ncs_gpio_;
-    Stm32Gpio enable_gpio_;
-    Stm32Gpio nfault_gpio_;
-
-    RegisterFile regs_; //!< Current configuration. If is_ready_ is
-                        //!< true then this can be considered consistent
-                        //!< with the actual file on the DRV8353 chip.
-
-    // We don't put these buffers on the stack because we place the stack in
-    // a RAM section which cannot be used by DMA.
-    uint16_t tx_buf_, rx_buf_;
-
-    enum {
-        kStateUninitialized,
-        kStateStartupChecks,
-        kStateReady,
-    } state_ = kStateUninitialized;
-};
-
-
-#endif // __DRV8353_HPP
diff --git a/Firmware/Drivers/status_led.cpp b/Firmware/Drivers/status_led.cpp
deleted file mode 100644
index e3942a5b..00000000
--- a/Firmware/Drivers/status_led.cpp
+++ /dev/null
@@ -1,15 +0,0 @@
-
-#include "status_led.hpp"
-#include <i2s.h>
-
-void I2sRgbLed::init() {
-    uint16_t init_buf[1] = {0};
-    HAL_I2S_Transmit_DMA(&hi2s1, init_buf, 1);
-    while (hi2s1.State != HAL_I2S_STATE_READY);
-}
-
-void I2sRgbLed::set_color(rgb_t color) {
-    rgb_t stripe[1] = {color};
-    I2sWs2812Encoder::encode<false>(stripe, 1, 0, i2s_buf_, kI2sBufLen);
-    HAL_I2S_Transmit_DMA(&hi2s1, i2s_buf_, kI2sBufLen);
-}
diff --git a/Firmware/Drivers/status_led.hpp b/Firmware/Drivers/status_led.hpp
deleted file mode 100644
index ea229957..00000000
--- a/Firmware/Drivers/status_led.hpp
+++ /dev/null
@@ -1,57 +0,0 @@
-#ifndef __STATUS_LED_HPP
-#define __STATUS_LED_HPP
-
-#include <stdint.h>
-#include <Drivers/ws2812.hpp>
-
-struct rgb_t {
-    rgb_t() {
-        val = 0;
-    }
-    rgb_t(uint8_t r, uint8_t g, uint8_t b) {
-        val = (r << 16) | (g << 8) | (b << 0);
-    }
-    rgb_t(uint32_t val) : val(val) {}
-
-    uint8_t get_r() { return (val >> 16) & 0xff; }
-    uint8_t get_g() { return (val >> 8) & 0xff; }
-    uint8_t get_b() { return (val >> 0) & 0xff; }
-
-    template<uint32_t max_val>
-    static rgb_t mix(rgb_t color0, rgb_t color1, uint32_t ratio) {
-        uint32_t ratio1 = (ratio >= max_val) ? (max_val - 1) : ratio;
-        uint32_t ratio0 = max_val - ratio1;
-        return rgb_t{
-            (uint8_t)(((uint32_t)color0.get_r() * ratio0 + (uint32_t)color1.get_r() * ratio1) / max_val),
-            (uint8_t)(((uint32_t)color0.get_g() * ratio0 + (uint32_t)color1.get_g() * ratio1) / max_val),
-            (uint8_t)(((uint32_t)color0.get_b() * ratio0 + (uint32_t)color1.get_b() * ratio1) / max_val),
-        };
-    }
-
-    uint32_t val;
-};
-
-struct Ws2812EncoderTraits {
-    static constexpr uint32_t kBaudrate = 3310345ULL;
-    static constexpr uint16_t kSymbolHigh = 0b1110; // 906ns on, 302ns off
-    static constexpr uint16_t kSymbolLow = 0b1000; // 302ns on, 906ns off
-    static constexpr size_t kNumBitsPerSymbol = 4;
-    static constexpr size_t kBitsPerLed = 24;
-    static constexpr size_t kNumLeds = 1;
-    using TColor = rgb_t;
-    using TEncoded = uint16_t;
-    static uint32_t get_bits(TColor color) { return color.val; }
-};
-
-using I2sWs2812Encoder = Ws2812Encoder<Ws2812EncoderTraits>;
-constexpr size_t kI2sBufLen = ((I2sWs2812Encoder::get_total_encoded_words(1) + 1) >> 1) << 1;
-
-class I2sRgbLed {
-public:
-    void init();
-    void set_color(rgb_t color);
-private:
-    uint16_t i2s_buf_[kI2sBufLen];
-};
-
-#endif // __STATUS_LED_HPP
\ No newline at end of file
diff --git a/Firmware/Drivers/ws2812.hpp b/Firmware/Drivers/ws2812.hpp
deleted file mode 100644
index 2a9b392c..00000000
--- a/Firmware/Drivers/ws2812.hpp
+++ /dev/null
@@ -1,86 +0,0 @@
-#ifndef __WS2812_HPP
-#define __WS2812_HPP
-
-#include <stdlib.h>
-#include <limits.h>
-
-/**
- * @tparam TTraits::TColor: The type representing a single LED's color
- * @tparam TTraits::TEncoded: The data type of the encoded bitstream.
- *         Typically uint8_t, but can also have a different word size.
- * @tparam TTraits::convert: A function that converts an instance of TTraits::TColor
- *        into the bit representation that should be sent out.
- *        kBitsPerLed bits are sent out.
- *        If the returned type has a larger size, it should be left-padded (MSBs
- *        ignored)
- *        The MSB (after padding) is sent out first (after padding).
- */
-template<typename TTraits>
-struct Ws2812Encoder {
-    using TEncoded = typename TTraits::TEncoded;
-    using TColor = typename TTraits::TColor;
-
-    static constexpr size_t kResetTimeUs = 55; // officially 50us, but that doesn't always work
-    static constexpr size_t kResetBits = (kResetTimeUs * TTraits::kBaudrate) / 1000000ULL;
-    static constexpr size_t kEncodedWordSize = CHAR_BIT * sizeof(TEncoded);
-
-    static constexpr size_t get_total_encoded_bits(size_t num_leds) {
-        return num_leds * TTraits::kBitsPerLed * TTraits::kNumBitsPerSymbol + kResetBits;
-    }
-    static constexpr size_t get_total_encoded_words(size_t num_leds) {
-        return (get_total_encoded_bits(num_leds) + kEncodedWordSize - 1) / kEncodedWordSize;
-    }
-    
-    template<bool WrapAround>
-    static void encode(TColor* colors, size_t num_colors, size_t encoded_offset, TEncoded* encoded_buffer, size_t encoded_buffer_length);
-};
-
-
-
-/**
- * @brief Encodes an array of colors into a bitstream that can be sent over a
- * real-time bit generator like I2S or SPI in order to control a WS2812-type LED chain.
- * 
- * The bits must be sent out MSB-first to generate the correct wave form.
- * 
- * @tparam WrapAround: if true, the encoder wraps around to the first LED when
- *                     the end of the stream is reached useful for continuous data streams.
- *                     If false, the encoded buffer is padded with zeros.
- * @param encoded_offset: The position in the encoded stream, indicated in number of encoded words.
- * @param encoded_buffer: Buffer where the encoded bit stream will be written.
- */
-template<typename TTraits>
-template<bool WrapAround>
-void Ws2812Encoder<TTraits>::encode(TColor* colors, size_t num_colors, size_t encoded_offset, TEncoded* encoded_buffer, size_t encoded_buffer_length) {
-    size_t total_encoded_bits = get_total_encoded_bits(num_colors);
-
-    for (size_t i2s_word_id = 0; i2s_word_id < encoded_buffer_length; ++i2s_word_id) {
-        uint16_t i2s_word = 0;
-
-        for (size_t i2s_bit_id = 0; i2s_bit_id < kEncodedWordSize; ++i2s_bit_id) {
-            size_t bitpos = (i2s_word_id + encoded_offset) * kEncodedWordSize + i2s_bit_id;
-
-            if (WrapAround) {
-                bitpos = bitpos % total_encoded_bits;
-            }
-
-            size_t symbol_bit_id = TTraits::kNumBitsPerSymbol - (bitpos % TTraits::kNumBitsPerSymbol) - 1;
-            size_t led_bit_id = TTraits::kBitsPerLed - ((bitpos / TTraits::kNumBitsPerSymbol) % TTraits::kBitsPerLed) - 1;
-            size_t led_id = (bitpos / TTraits::kNumBitsPerSymbol) / TTraits::kBitsPerLed;
-
-            if (led_id < num_colors) {
-                auto color = TTraits::get_bits(colors[led_id]);
-                uint16_t symbol = ((color >> led_bit_id) & 1) ? TTraits::kSymbolHigh : TTraits::kSymbolLow;
-
-                if ((symbol >> symbol_bit_id) & 1) {
-                    i2s_word |= (1 << (kEncodedWordSize - i2s_bit_id - 1));
-                }
-            }
-        }
-
-        encoded_buffer[i2s_word_id] = i2s_word;
-    }
-}
-
-
-#endif // __WS2812_HPP
\ No newline at end of file
diff --git a/Firmware/Private b/Firmware/Private
index af06bd07..aeae8a9c 160000
--- a/Firmware/Private
+++ b/Firmware/Private
@@ -1 +1 @@
-Subproject commit af06bd07f852d7121cae6608af13b140028e61a0
+Subproject commit aeae8a9ceaacdfc65915ccf1157650b157ee5e89
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h
rename to Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
rename to Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
rename to Firmware/ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
diff --git a/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h
new file mode 100644
index 00000000..095ec93c
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f722xx.h
@@ -0,0 +1,15462 @@
+/**
+  ******************************************************************************
+  * @file    stm32f722xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M7 Device Peripheral Access Layer Header File.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - Peripheral's registers declarations and bits definition
+  *           - Macros to access peripheral’s registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32f722xx
+  * @{
+  */
+
+#ifndef __STM32F722xx_H
+#define __STM32F722xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+ * @brief STM32F7xx Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+typedef enum
+{
+/******  Cortex-M7 Processor Exceptions Numbers ****************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M7 Memory Management Interrupt                           */
+  BusFault_IRQn               = -11,    /*!< 5 Cortex-M7 Bus Fault Interrupt                                   */
+  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M7 Usage Fault Interrupt                                 */
+  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M7 SV Call Interrupt                                    */
+  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M7 Debug Monitor Interrupt                              */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M7 Pend SV Interrupt                                    */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M7 System Tick Interrupt                                */
+/******  STM32 specific Interrupt Numbers **********************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt                         */
+  TAMP_STAMP_IRQn             = 2,      /*!< Tamper and TimeStamp interrupts through the EXTI line             */
+  RTC_WKUP_IRQn               = 3,      /*!< RTC Wakeup interrupt through the EXTI line                        */
+  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                              */
+  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                              */
+  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                              */
+  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                              */
+  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                              */
+  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                              */
+  DMA1_Stream0_IRQn           = 11,     /*!< DMA1 Stream 0 global Interrupt                                    */
+  DMA1_Stream1_IRQn           = 12,     /*!< DMA1 Stream 1 global Interrupt                                    */
+  DMA1_Stream2_IRQn           = 13,     /*!< DMA1 Stream 2 global Interrupt                                    */
+  DMA1_Stream3_IRQn           = 14,     /*!< DMA1 Stream 3 global Interrupt                                    */
+  DMA1_Stream4_IRQn           = 15,     /*!< DMA1 Stream 4 global Interrupt                                    */
+  DMA1_Stream5_IRQn           = 16,     /*!< DMA1 Stream 5 global Interrupt                                    */
+  DMA1_Stream6_IRQn           = 17,     /*!< DMA1 Stream 6 global Interrupt                                    */
+  ADC_IRQn                    = 18,     /*!< ADC1, ADC2 and ADC3 global Interrupts                             */
+  CAN1_TX_IRQn                = 19,     /*!< CAN1 TX Interrupt                                                 */
+  CAN1_RX0_IRQn               = 20,     /*!< CAN1 RX0 Interrupt                                                */
+  CAN1_RX1_IRQn               = 21,     /*!< CAN1 RX1 Interrupt                                                */
+  CAN1_SCE_IRQn               = 22,     /*!< CAN1 SCE Interrupt                                                */
+  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                                     */
+  TIM1_BRK_TIM9_IRQn          = 24,     /*!< TIM1 Break interrupt and TIM9 global interrupt                    */
+  TIM1_UP_TIM10_IRQn          = 25,     /*!< TIM1 Update Interrupt and TIM10 global interrupt                  */
+  TIM1_TRG_COM_TIM11_IRQn     = 26,     /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
+  TIM1_CC_IRQn                = 27,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
+  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
+  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                             */
+  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                              */
+  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                              */
+  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                              */
+  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                              */
+  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                             */
+  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                             */
+  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                                           */
+  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                                           */
+  USART3_IRQn                 = 39,     /*!< USART3 global Interrupt                                           */
+  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                                   */
+  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */
+  OTG_FS_WKUP_IRQn            = 42,     /*!< USB OTG FS Wakeup through EXTI line interrupt                     */
+  TIM8_BRK_TIM12_IRQn         = 43,     /*!< TIM8 Break Interrupt and TIM12 global interrupt                   */
+  TIM8_UP_TIM13_IRQn          = 44,     /*!< TIM8 Update Interrupt and TIM13 global interrupt                  */
+  TIM8_TRG_COM_TIM14_IRQn     = 45,     /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
+  TIM8_CC_IRQn                = 46,     /*!< TIM8 Capture Compare Interrupt                                    */
+  DMA1_Stream7_IRQn           = 47,     /*!< DMA1 Stream7 Interrupt                                            */
+  FMC_IRQn                    = 48,     /*!< FMC global Interrupt                                              */
+  SDMMC1_IRQn                 = 49,     /*!< SDMMC1 global Interrupt                                           */
+  TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                             */
+  SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                             */
+  UART4_IRQn                  = 52,     /*!< UART4 global Interrupt                                            */
+  UART5_IRQn                  = 53,     /*!< UART5 global Interrupt                                            */
+  TIM6_DAC_IRQn               = 54,     /*!< TIM6 global and DAC1&2 underrun error  interrupts                 */
+  TIM7_IRQn                   = 55,     /*!< TIM7 global interrupt                                             */
+  DMA2_Stream0_IRQn           = 56,     /*!< DMA2 Stream 0 global Interrupt                                    */
+  DMA2_Stream1_IRQn           = 57,     /*!< DMA2 Stream 1 global Interrupt                                    */
+  DMA2_Stream2_IRQn           = 58,     /*!< DMA2 Stream 2 global Interrupt                                    */
+  DMA2_Stream3_IRQn           = 59,     /*!< DMA2 Stream 3 global Interrupt                                    */
+  DMA2_Stream4_IRQn           = 60,     /*!< DMA2 Stream 4 global Interrupt                                    */
+  ETH_IRQn                    = 61,     /*!< Ethernet global Interrupt                                         */
+  ETH_WKUP_IRQn               = 62,     /*!< Ethernet Wakeup through EXTI line Interrupt                       */
+  OTG_FS_IRQn                 = 67,     /*!< USB OTG FS global Interrupt                                       */
+  DMA2_Stream5_IRQn           = 68,     /*!< DMA2 Stream 5 global interrupt                                    */
+  DMA2_Stream6_IRQn           = 69,     /*!< DMA2 Stream 6 global interrupt                                    */
+  DMA2_Stream7_IRQn           = 70,     /*!< DMA2 Stream 7 global interrupt                                    */
+  USART6_IRQn                 = 71,     /*!< USART6 global interrupt                                           */
+  I2C3_EV_IRQn                = 72,     /*!< I2C3 event interrupt                                              */
+  I2C3_ER_IRQn                = 73,     /*!< I2C3 error interrupt                                              */
+  OTG_HS_EP1_OUT_IRQn         = 74,     /*!< USB OTG HS End Point 1 Out global interrupt                       */
+  OTG_HS_EP1_IN_IRQn          = 75,     /*!< USB OTG HS End Point 1 In global interrupt                        */
+  OTG_HS_WKUP_IRQn            = 76,     /*!< USB OTG HS Wakeup through EXTI interrupt                          */
+  OTG_HS_IRQn                 = 77,     /*!< USB OTG HS global interrupt                                       */
+  RNG_IRQn                    = 80,     /*!< RNG global interrupt                                              */
+  FPU_IRQn                    = 81,     /*!< FPU global interrupt                                              */
+  UART7_IRQn                  = 82,     /*!< UART7 global interrupt                                            */
+  UART8_IRQn                  = 83,     /*!< UART8 global interrupt                                            */
+  SPI4_IRQn                   = 84,     /*!< SPI4 global Interrupt                                             */
+  SPI5_IRQn                   = 85,     /*!< SPI5 global Interrupt                                             */
+  SAI1_IRQn                   = 87,     /*!< SAI1 global Interrupt                                             */
+  SAI2_IRQn                   = 91,     /*!< SAI2 global Interrupt                                             */
+  QUADSPI_IRQn                = 92,     /*!< Quad SPI global interrupt                                         */
+  LPTIM1_IRQn                 = 93,     /*!< LP TIM1 interrupt                                                 */
+  SDMMC2_IRQn                 = 103,    /*!< SDMMC2 global Interrupt                                           */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+/**
+ * @brief Configuration of the Cortex-M7 Processor and Core Peripherals
+ */
+#define __CM7_REV                 0x0100U  /*!< Cortex-M7 revision r1p0                       */
+#define __MPU_PRESENT             1       /*!< CM7 provides an MPU                           */
+#define __NVIC_PRIO_BITS          4       /*!< CM7 uses 4 Bits for the Priority Levels       */
+#define __Vendor_SysTickConfig    0       /*!< Set to 1 if different SysTick Config is used  */
+#define __FPU_PRESENT             1       /*!< FPU present                                   */
+#define __ICACHE_PRESENT          1       /*!< CM7 instruction cache present                 */
+#define __DCACHE_PRESENT          1       /*!< CM7 data cache present                        */
+#include "core_cm7.h"                     /*!< Cortex-M7 processor and core peripherals      */
+
+
+#include "system_stm32f7xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+
+typedef struct
+{
+  __IO uint32_t SR;     /*!< ADC status register,                         Address offset: 0x00 */
+  __IO uint32_t CR1;    /*!< ADC control register 1,                      Address offset: 0x04 */
+  __IO uint32_t CR2;    /*!< ADC control register 2,                      Address offset: 0x08 */
+  __IO uint32_t SMPR1;  /*!< ADC sample time register 1,                  Address offset: 0x0C */
+  __IO uint32_t SMPR2;  /*!< ADC sample time register 2,                  Address offset: 0x10 */
+  __IO uint32_t JOFR1;  /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
+  __IO uint32_t JOFR2;  /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
+  __IO uint32_t JOFR3;  /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
+  __IO uint32_t JOFR4;  /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
+  __IO uint32_t HTR;    /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */
+  __IO uint32_t LTR;    /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */
+  __IO uint32_t SQR1;   /*!< ADC regular sequence register 1,             Address offset: 0x2C */
+  __IO uint32_t SQR2;   /*!< ADC regular sequence register 2,             Address offset: 0x30 */
+  __IO uint32_t SQR3;   /*!< ADC regular sequence register 3,             Address offset: 0x34 */
+  __IO uint32_t JSQR;   /*!< ADC injected sequence register,              Address offset: 0x38*/
+  __IO uint32_t JDR1;   /*!< ADC injected data register 1,                Address offset: 0x3C */
+  __IO uint32_t JDR2;   /*!< ADC injected data register 2,                Address offset: 0x40 */
+  __IO uint32_t JDR3;   /*!< ADC injected data register 3,                Address offset: 0x44 */
+  __IO uint32_t JDR4;   /*!< ADC injected data register 4,                Address offset: 0x48 */
+  __IO uint32_t DR;     /*!< ADC regular data register,                   Address offset: 0x4C */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR;    /*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 */
+  __IO uint32_t CCR;    /*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 */
+  __IO uint32_t CDR;    /*!< ADC common regular data register for dual
+                             AND triple modes,                            Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+
+/**
+  * @brief Controller Area Network TxMailBox
+  */
+
+typedef struct
+{
+  __IO uint32_t TIR;  /*!< CAN TX mailbox identifier register */
+  __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
+  __IO uint32_t TDLR; /*!< CAN mailbox data low register */
+  __IO uint32_t TDHR; /*!< CAN mailbox data high register */
+} CAN_TxMailBox_TypeDef;
+
+/**
+  * @brief Controller Area Network FIFOMailBox
+  */
+
+typedef struct
+{
+  __IO uint32_t RIR;  /*!< CAN receive FIFO mailbox identifier register */
+  __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
+  __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
+  __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
+} CAN_FIFOMailBox_TypeDef;
+
+/**
+  * @brief Controller Area Network FilterRegister
+  */
+
+typedef struct
+{
+  __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
+  __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
+} CAN_FilterRegister_TypeDef;
+
+/**
+  * @brief Controller Area Network
+  */
+
+typedef struct
+{
+  __IO uint32_t              MCR;                 /*!< CAN master control register,         Address offset: 0x00          */
+  __IO uint32_t              MSR;                 /*!< CAN master status register,          Address offset: 0x04          */
+  __IO uint32_t              TSR;                 /*!< CAN transmit status register,        Address offset: 0x08          */
+  __IO uint32_t              RF0R;                /*!< CAN receive FIFO 0 register,         Address offset: 0x0C          */
+  __IO uint32_t              RF1R;                /*!< CAN receive FIFO 1 register,         Address offset: 0x10          */
+  __IO uint32_t              IER;                 /*!< CAN interrupt enable register,       Address offset: 0x14          */
+  __IO uint32_t              ESR;                 /*!< CAN error status register,           Address offset: 0x18          */
+  __IO uint32_t              BTR;                 /*!< CAN bit timing register,             Address offset: 0x1C          */
+  uint32_t                   RESERVED0[88];       /*!< Reserved, 0x020 - 0x17F                                            */
+  CAN_TxMailBox_TypeDef      sTxMailBox[3];       /*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */
+  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     /*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */
+  uint32_t                   RESERVED1[12];       /*!< Reserved, 0x1D0 - 0x1FF                                            */
+  __IO uint32_t              FMR;                 /*!< CAN filter master register,          Address offset: 0x200         */
+  __IO uint32_t              FM1R;                /*!< CAN filter mode register,            Address offset: 0x204         */
+  uint32_t                   RESERVED2;           /*!< Reserved, 0x208                                                    */
+  __IO uint32_t              FS1R;                /*!< CAN filter scale register,           Address offset: 0x20C         */
+  uint32_t                   RESERVED3;           /*!< Reserved, 0x210                                                    */
+  __IO uint32_t              FFA1R;               /*!< CAN filter FIFO assignment register, Address offset: 0x214         */
+  uint32_t                   RESERVED4;           /*!< Reserved, 0x218                                                    */
+  __IO uint32_t              FA1R;                /*!< CAN filter activation register,      Address offset: 0x21C         */
+  uint32_t                   RESERVED5[8];        /*!< Reserved, 0x220-0x23F                                              */
+  CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register,                 Address offset: 0x240-0x31C   */
+} CAN_TypeDef;
+
+
+/**
+  * @brief CRC calculation unit
+  */
+
+typedef struct
+{
+  __IO uint32_t  DR;          /*!< CRC Data register,                           Address offset: 0x00 */
+  __IO uint8_t   IDR;         /*!< CRC Independent data register,               Address offset: 0x04 */
+  uint8_t        RESERVED0;   /*!< Reserved, 0x05                                                    */
+  uint16_t       RESERVED1;   /*!< Reserved, 0x06                                                    */
+  __IO uint32_t  CR;          /*!< CRC Control register,                        Address offset: 0x08 */
+  uint32_t       RESERVED2;   /*!< Reserved,                                                    0x0C */
+  __IO uint32_t  INIT;        /*!< Initial CRC value register,                  Address offset: 0x10 */
+  __IO uint32_t  POL;         /*!< CRC polynomial register,                     Address offset: 0x14 */
+} CRC_TypeDef;
+
+/**
+  * @brief Digital to Analog Converter
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;       /*!< DAC control register,                                    Address offset: 0x00 */
+  __IO uint32_t SWTRIGR;  /*!< DAC software trigger register,                           Address offset: 0x04 */
+  __IO uint32_t DHR12R1;  /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
+  __IO uint32_t DHR12L1;  /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
+  __IO uint32_t DHR8R1;   /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
+  __IO uint32_t DHR12R2;  /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
+  __IO uint32_t DHR12L2;  /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
+  __IO uint32_t DHR8R2;   /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
+  __IO uint32_t DHR12RD;  /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
+  __IO uint32_t DHR12LD;  /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
+  __IO uint32_t DHR8RD;   /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
+  __IO uint32_t DOR1;     /*!< DAC channel1 data output register,                       Address offset: 0x2C */
+  __IO uint32_t DOR2;     /*!< DAC channel2 data output register,                       Address offset: 0x30 */
+  __IO uint32_t SR;       /*!< DAC status register,                                     Address offset: 0x34 */
+} DAC_TypeDef;
+
+
+/**
+  * @brief Debug MCU
+  */
+
+typedef struct
+{
+  __IO uint32_t IDCODE;  /*!< MCU device ID code,               Address offset: 0x00 */
+  __IO uint32_t CR;      /*!< Debug MCU configuration register, Address offset: 0x04 */
+  __IO uint32_t APB1FZ;  /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */
+  __IO uint32_t APB2FZ;  /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */
+}DBGMCU_TypeDef;
+
+
+/**
+  * @brief DMA Controller
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;     /*!< DMA stream x configuration register      */
+  __IO uint32_t NDTR;   /*!< DMA stream x number of data register     */
+  __IO uint32_t PAR;    /*!< DMA stream x peripheral address register */
+  __IO uint32_t M0AR;   /*!< DMA stream x memory 0 address register   */
+  __IO uint32_t M1AR;   /*!< DMA stream x memory 1 address register   */
+  __IO uint32_t FCR;    /*!< DMA stream x FIFO control register       */
+} DMA_Stream_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t LISR;   /*!< DMA low interrupt status register,      Address offset: 0x00 */
+  __IO uint32_t HISR;   /*!< DMA high interrupt status register,     Address offset: 0x04 */
+  __IO uint32_t LIFCR;  /*!< DMA low interrupt flag clear register,  Address offset: 0x08 */
+  __IO uint32_t HIFCR;  /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
+} DMA_TypeDef;
+
+
+/**
+  * @brief External Interrupt/Event Controller
+  */
+
+typedef struct
+{
+  __IO uint32_t IMR;    /*!< EXTI Interrupt mask register,            Address offset: 0x00 */
+  __IO uint32_t EMR;    /*!< EXTI Event mask register,                Address offset: 0x04 */
+  __IO uint32_t RTSR;   /*!< EXTI Rising trigger selection register,  Address offset: 0x08 */
+  __IO uint32_t FTSR;   /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
+  __IO uint32_t SWIER;  /*!< EXTI Software interrupt event register,  Address offset: 0x10 */
+  __IO uint32_t PR;     /*!< EXTI Pending register,                   Address offset: 0x14 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+
+typedef struct
+{
+  __IO uint32_t ACR;      /*!< FLASH access control register,     Address offset: 0x00 */
+  __IO uint32_t KEYR;     /*!< FLASH key register,                Address offset: 0x04 */
+  __IO uint32_t OPTKEYR;  /*!< FLASH option key register,         Address offset: 0x08 */
+  __IO uint32_t SR;       /*!< FLASH status register,             Address offset: 0x0C */
+  __IO uint32_t CR;       /*!< FLASH control register,            Address offset: 0x10 */
+  __IO uint32_t OPTCR;    /*!< FLASH option control register ,    Address offset: 0x14 */
+  __IO uint32_t OPTCR1;   /*!< FLASH option control register 1 ,  Address offset: 0x18 */
+  __IO uint32_t OPTCR2;   /*!< FLASH option control register 2 ,  Address offset: 0x1C */
+} FLASH_TypeDef;
+
+
+
+/**
+  * @brief Flexible Memory Controller
+  */
+
+typedef struct
+{
+  __IO uint32_t BTCR[8];    /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
+} FMC_Bank1_TypeDef;
+
+/**
+  * @brief Flexible Memory Controller Bank1E
+  */
+
+typedef struct
+{
+  __IO uint32_t BWTR[7];    /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
+} FMC_Bank1E_TypeDef;
+
+/**
+  * @brief Flexible Memory Controller Bank3
+  */
+
+typedef struct
+{
+  __IO uint32_t PCR;        /*!< NAND Flash control register,                       Address offset: 0x80 */
+  __IO uint32_t SR;         /*!< NAND Flash FIFO status and interrupt register,     Address offset: 0x84 */
+  __IO uint32_t PMEM;       /*!< NAND Flash Common memory space timing register,    Address offset: 0x88 */
+  __IO uint32_t PATT;       /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */
+  uint32_t      RESERVED0;  /*!< Reserved, 0x90                                                          */
+  __IO uint32_t ECCR;       /*!< NAND Flash ECC result registers,                   Address offset: 0x94 */
+} FMC_Bank3_TypeDef;
+
+/**
+  * @brief Flexible Memory Controller Bank5_6
+  */
+
+typedef struct
+{
+  __IO uint32_t SDCR[2];        /*!< SDRAM Control registers ,      Address offset: 0x140-0x144  */
+  __IO uint32_t SDTR[2];        /*!< SDRAM Timing registers ,       Address offset: 0x148-0x14C  */
+  __IO uint32_t SDCMR;       /*!< SDRAM Command Mode register,    Address offset: 0x150  */
+  __IO uint32_t SDRTR;       /*!< SDRAM Refresh Timer register,   Address offset: 0x154  */
+  __IO uint32_t SDSR;        /*!< SDRAM Status register,          Address offset: 0x158  */
+} FMC_Bank5_6_TypeDef;
+
+
+/**
+  * @brief General Purpose I/O
+  */
+
+typedef struct
+{
+  __IO uint32_t MODER;    /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;   /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;  /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+  __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+} GPIO_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+
+typedef struct
+{
+  __IO uint32_t MEMRMP;       /*!< SYSCFG memory remap register,                      Address offset: 0x00      */
+  __IO uint32_t PMC;          /*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      */
+  __IO uint32_t EXTICR[4];    /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
+  uint32_t      RESERVED[2];  /*!< Reserved, 0x18-0x1C                                                          */
+  __IO uint32_t CMPCR;        /*!< SYSCFG Compensation cell control register,         Address offset: 0x20      */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< I2C Control register 1,            Address offset: 0x00 */
+  __IO uint32_t CR2;      /*!< I2C Control register 2,            Address offset: 0x04 */
+  __IO uint32_t OAR1;     /*!< I2C Own address 1 register,        Address offset: 0x08 */
+  __IO uint32_t OAR2;     /*!< I2C Own address 2 register,        Address offset: 0x0C */
+  __IO uint32_t TIMINGR;  /*!< I2C Timing register,               Address offset: 0x10 */
+  __IO uint32_t TIMEOUTR; /*!< I2C Timeout register,              Address offset: 0x14 */
+  __IO uint32_t ISR;      /*!< I2C Interrupt and status register, Address offset: 0x18 */
+  __IO uint32_t ICR;      /*!< I2C Interrupt clear register,      Address offset: 0x1C */
+  __IO uint32_t PECR;     /*!< I2C PEC register,                  Address offset: 0x20 */
+  __IO uint32_t RXDR;     /*!< I2C Receive data register,         Address offset: 0x24 */
+  __IO uint32_t TXDR;     /*!< I2C Transmit data register,        Address offset: 0x28 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+
+typedef struct
+{
+  __IO uint32_t KR;   /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;   /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;  /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;   /*!< IWDG Status register,    Address offset: 0x0C */
+  __IO uint32_t WINR; /*!< IWDG Window register,    Address offset: 0x10 */
+} IWDG_TypeDef;
+
+
+
+/**
+  * @brief Power Control
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;   /*!< PWR power control register 1,        Address offset: 0x00 */
+  __IO uint32_t CSR1;  /*!< PWR power control/status register 2, Address offset: 0x04 */
+  __IO uint32_t CR2;   /*!< PWR power control register 2,        Address offset: 0x08 */
+  __IO uint32_t CSR2;  /*!< PWR power control/status register 2, Address offset: 0x0C */
+} PWR_TypeDef;
+
+
+/**
+  * @brief Reset and Clock Control
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;            /*!< RCC clock control register,                                  Address offset: 0x00 */
+  __IO uint32_t PLLCFGR;       /*!< RCC PLL configuration register,                              Address offset: 0x04 */
+  __IO uint32_t CFGR;          /*!< RCC clock configuration register,                            Address offset: 0x08 */
+  __IO uint32_t CIR;           /*!< RCC clock interrupt register,                                Address offset: 0x0C */
+  __IO uint32_t AHB1RSTR;      /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */
+  __IO uint32_t AHB2RSTR;      /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */
+  __IO uint32_t AHB3RSTR;      /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */
+  uint32_t      RESERVED0;     /*!< Reserved, 0x1C                                                                    */
+  __IO uint32_t APB1RSTR;      /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */
+  __IO uint32_t APB2RSTR;      /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */
+  uint32_t      RESERVED1[2];  /*!< Reserved, 0x28-0x2C                                                               */
+  __IO uint32_t AHB1ENR;       /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */
+  __IO uint32_t AHB2ENR;       /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */
+  __IO uint32_t AHB3ENR;       /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */
+  uint32_t      RESERVED2;     /*!< Reserved, 0x3C                                                                    */
+  __IO uint32_t APB1ENR;       /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */
+  __IO uint32_t APB2ENR;       /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */
+  uint32_t      RESERVED3[2];  /*!< Reserved, 0x48-0x4C                                                               */
+  __IO uint32_t AHB1LPENR;     /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
+  __IO uint32_t AHB2LPENR;     /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
+  __IO uint32_t AHB3LPENR;     /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
+  uint32_t      RESERVED4;     /*!< Reserved, 0x5C                                                                    */
+  __IO uint32_t APB1LPENR;     /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
+  __IO uint32_t APB2LPENR;     /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
+  uint32_t      RESERVED5[2];  /*!< Reserved, 0x68-0x6C                                                               */
+  __IO uint32_t BDCR;          /*!< RCC Backup domain control register,                          Address offset: 0x70 */
+  __IO uint32_t CSR;           /*!< RCC clock control & status register,                         Address offset: 0x74 */
+  uint32_t      RESERVED6[2];  /*!< Reserved, 0x78-0x7C                                                               */
+  __IO uint32_t SSCGR;         /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */
+  __IO uint32_t PLLI2SCFGR;    /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */
+  __IO uint32_t PLLSAICFGR;    /*!< RCC PLLSAI configuration register,                           Address offset: 0x88 */
+  __IO uint32_t DCKCFGR1;      /*!< RCC Dedicated Clocks configuration register1,                 Address offset: 0x8C */
+  __IO uint32_t DCKCFGR2;      /*!< RCC Dedicated Clocks configuration register 2,               Address offset: 0x90 */
+
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+
+typedef struct
+{
+  __IO uint32_t TR;         /*!< RTC time register,                                         Address offset: 0x00 */
+  __IO uint32_t DR;         /*!< RTC date register,                                         Address offset: 0x04 */
+  __IO uint32_t CR;         /*!< RTC control register,                                      Address offset: 0x08 */
+  __IO uint32_t ISR;        /*!< RTC initialization and status register,                    Address offset: 0x0C */
+  __IO uint32_t PRER;       /*!< RTC prescaler register,                                    Address offset: 0x10 */
+  __IO uint32_t WUTR;       /*!< RTC wakeup timer register,                                 Address offset: 0x14 */
+       uint32_t reserved;   /*!< Reserved  */
+  __IO uint32_t ALRMAR;     /*!< RTC alarm A register,                                      Address offset: 0x1C */
+  __IO uint32_t ALRMBR;     /*!< RTC alarm B register,                                      Address offset: 0x20 */
+  __IO uint32_t WPR;        /*!< RTC write protection register,                             Address offset: 0x24 */
+  __IO uint32_t SSR;        /*!< RTC sub second register,                                   Address offset: 0x28 */
+  __IO uint32_t SHIFTR;     /*!< RTC shift control register,                                Address offset: 0x2C */
+  __IO uint32_t TSTR;       /*!< RTC time stamp time register,                              Address offset: 0x30 */
+  __IO uint32_t TSDR;       /*!< RTC time stamp date register,                              Address offset: 0x34 */
+  __IO uint32_t TSSSR;      /*!< RTC time-stamp sub second register,                        Address offset: 0x38 */
+  __IO uint32_t CALR;       /*!< RTC calibration register,                                  Address offset: 0x3C */
+  __IO uint32_t TAMPCR;     /*!< RTC tamper configuration register,                         Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;   /*!< RTC alarm A sub second register,                           Address offset: 0x44 */
+  __IO uint32_t ALRMBSSR;   /*!< RTC alarm B sub second register,                           Address offset: 0x48 */
+  __IO uint32_t OR;         /*!< RTC option register,                                       Address offset: 0x4C */
+  __IO uint32_t BKP0R;      /*!< RTC backup register 0,                                     Address offset: 0x50 */
+  __IO uint32_t BKP1R;      /*!< RTC backup register 1,                                     Address offset: 0x54 */
+  __IO uint32_t BKP2R;      /*!< RTC backup register 2,                                     Address offset: 0x58 */
+  __IO uint32_t BKP3R;      /*!< RTC backup register 3,                                     Address offset: 0x5C */
+  __IO uint32_t BKP4R;      /*!< RTC backup register 4,                                     Address offset: 0x60 */
+  __IO uint32_t BKP5R;      /*!< RTC backup register 5,                                     Address offset: 0x64 */
+  __IO uint32_t BKP6R;      /*!< RTC backup register 6,                                     Address offset: 0x68 */
+  __IO uint32_t BKP7R;      /*!< RTC backup register 7,                                     Address offset: 0x6C */
+  __IO uint32_t BKP8R;      /*!< RTC backup register 8,                                     Address offset: 0x70 */
+  __IO uint32_t BKP9R;      /*!< RTC backup register 9,                                     Address offset: 0x74 */
+  __IO uint32_t BKP10R;     /*!< RTC backup register 10,                                    Address offset: 0x78 */
+  __IO uint32_t BKP11R;     /*!< RTC backup register 11,                                    Address offset: 0x7C */
+  __IO uint32_t BKP12R;     /*!< RTC backup register 12,                                    Address offset: 0x80 */
+  __IO uint32_t BKP13R;     /*!< RTC backup register 13,                                    Address offset: 0x84 */
+  __IO uint32_t BKP14R;     /*!< RTC backup register 14,                                    Address offset: 0x88 */
+  __IO uint32_t BKP15R;     /*!< RTC backup register 15,                                    Address offset: 0x8C */
+  __IO uint32_t BKP16R;     /*!< RTC backup register 16,                                    Address offset: 0x90 */
+  __IO uint32_t BKP17R;     /*!< RTC backup register 17,                                    Address offset: 0x94 */
+  __IO uint32_t BKP18R;     /*!< RTC backup register 18,                                    Address offset: 0x98 */
+  __IO uint32_t BKP19R;     /*!< RTC backup register 19,                                    Address offset: 0x9C */
+  __IO uint32_t BKP20R;     /*!< RTC backup register 20,                                    Address offset: 0xA0 */
+  __IO uint32_t BKP21R;     /*!< RTC backup register 21,                                    Address offset: 0xA4 */
+  __IO uint32_t BKP22R;     /*!< RTC backup register 22,                                    Address offset: 0xA8 */
+  __IO uint32_t BKP23R;     /*!< RTC backup register 23,                                    Address offset: 0xAC */
+  __IO uint32_t BKP24R;     /*!< RTC backup register 24,                                    Address offset: 0xB0 */
+  __IO uint32_t BKP25R;     /*!< RTC backup register 25,                                    Address offset: 0xB4 */
+  __IO uint32_t BKP26R;     /*!< RTC backup register 26,                                    Address offset: 0xB8 */
+  __IO uint32_t BKP27R;     /*!< RTC backup register 27,                                    Address offset: 0xBC */
+  __IO uint32_t BKP28R;     /*!< RTC backup register 28,                                    Address offset: 0xC0 */
+  __IO uint32_t BKP29R;     /*!< RTC backup register 29,                                    Address offset: 0xC4 */
+  __IO uint32_t BKP30R;     /*!< RTC backup register 30,                                    Address offset: 0xC8 */
+  __IO uint32_t BKP31R;     /*!< RTC backup register 31,                                    Address offset: 0xCC */
+} RTC_TypeDef;
+
+
+/**
+  * @brief Serial Audio Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t GCR;      /*!< SAI global configuration register,        Address offset: 0x00 */
+} SAI_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CR1;      /*!< SAI block x configuration register 1,     Address offset: 0x04 */
+  __IO uint32_t CR2;      /*!< SAI block x configuration register 2,     Address offset: 0x08 */
+  __IO uint32_t FRCR;     /*!< SAI block x frame configuration register, Address offset: 0x0C */
+  __IO uint32_t SLOTR;    /*!< SAI block x slot register,                Address offset: 0x10 */
+  __IO uint32_t IMR;      /*!< SAI block x interrupt mask register,      Address offset: 0x14 */
+  __IO uint32_t SR;       /*!< SAI block x status register,              Address offset: 0x18 */
+  __IO uint32_t CLRFR;    /*!< SAI block x clear flag register,          Address offset: 0x1C */
+  __IO uint32_t DR;       /*!< SAI block x data register,                Address offset: 0x20 */
+} SAI_Block_TypeDef;
+
+
+/**
+  * @brief SD host Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t POWER;          /*!< SDMMC power control register,    Address offset: 0x00 */
+  __IO uint32_t CLKCR;          /*!< SDMMClock control register,     Address offset: 0x04 */
+  __IO uint32_t ARG;            /*!< SDMMC argument register,         Address offset: 0x08 */
+  __IO uint32_t CMD;            /*!< SDMMC command register,          Address offset: 0x0C */
+  __I uint32_t  RESPCMD;        /*!< SDMMC command response register, Address offset: 0x10 */
+  __I uint32_t  RESP1;          /*!< SDMMC response 1 register,       Address offset: 0x14 */
+  __I uint32_t  RESP2;          /*!< SDMMC response 2 register,       Address offset: 0x18 */
+  __I uint32_t  RESP3;          /*!< SDMMC response 3 register,       Address offset: 0x1C */
+  __I uint32_t  RESP4;          /*!< SDMMC response 4 register,       Address offset: 0x20 */
+  __IO uint32_t DTIMER;         /*!< SDMMC data timer register,       Address offset: 0x24 */
+  __IO uint32_t DLEN;           /*!< SDMMC data length register,      Address offset: 0x28 */
+  __IO uint32_t DCTRL;          /*!< SDMMC data control register,     Address offset: 0x2C */
+  __I uint32_t  DCOUNT;         /*!< SDMMC data counter register,     Address offset: 0x30 */
+  __I uint32_t  STA;            /*!< SDMMC status register,           Address offset: 0x34 */
+  __IO uint32_t ICR;            /*!< SDMMC interrupt clear register,  Address offset: 0x38 */
+  __IO uint32_t MASK;           /*!< SDMMC mask register,             Address offset: 0x3C */
+  uint32_t      RESERVED0[2];   /*!< Reserved, 0x40-0x44                                  */
+  __I uint32_t  FIFOCNT;        /*!< SDMMC FIFO counter register,     Address offset: 0x48 */
+  uint32_t      RESERVED1[13];  /*!< Reserved, 0x4C-0x7C                                  */
+  __IO uint32_t FIFO;           /*!< SDMMC data FIFO register,        Address offset: 0x80 */
+} SDMMC_TypeDef;
+
+/**
+  * @brief Serial Peripheral Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;        /*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */
+  __IO uint32_t CR2;        /*!< SPI control register 2,                             Address offset: 0x04 */
+  __IO uint32_t SR;         /*!< SPI status register,                                Address offset: 0x08 */
+  __IO uint32_t DR;         /*!< SPI data register,                                  Address offset: 0x0C */
+  __IO uint32_t CRCPR;      /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
+  __IO uint32_t RXCRCR;     /*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */
+  __IO uint32_t TXCRCR;     /*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;    /*!< SPI_I2S configuration register,                     Address offset: 0x1C */
+  __IO uint32_t I2SPR;      /*!< SPI_I2S prescaler register,                         Address offset: 0x20 */
+} SPI_TypeDef;
+
+/**
+  * @brief QUAD Serial Peripheral Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;       /*!< QUADSPI Control register,                           Address offset: 0x00 */
+  __IO uint32_t DCR;      /*!< QUADSPI Device Configuration register,              Address offset: 0x04 */
+  __IO uint32_t SR;       /*!< QUADSPI Status register,                            Address offset: 0x08 */
+  __IO uint32_t FCR;      /*!< QUADSPI Flag Clear register,                        Address offset: 0x0C */
+  __IO uint32_t DLR;      /*!< QUADSPI Data Length register,                       Address offset: 0x10 */
+  __IO uint32_t CCR;      /*!< QUADSPI Communication Configuration register,       Address offset: 0x14 */
+  __IO uint32_t AR;       /*!< QUADSPI Address register,                           Address offset: 0x18 */
+  __IO uint32_t ABR;      /*!< QUADSPI Alternate Bytes register,                   Address offset: 0x1C */
+  __IO uint32_t DR;       /*!< QUADSPI Data register,                              Address offset: 0x20 */
+  __IO uint32_t PSMKR;    /*!< QUADSPI Polling Status Mask register,               Address offset: 0x24 */
+  __IO uint32_t PSMAR;    /*!< QUADSPI Polling Status Match register,              Address offset: 0x28 */
+  __IO uint32_t PIR;      /*!< QUADSPI Polling Interval register,                  Address offset: 0x2C */
+  __IO uint32_t LPTR;     /*!< QUADSPI Low Power Timeout register,                 Address offset: 0x30 */
+} QUADSPI_TypeDef;
+
+/**
+  * @brief TIM
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
+  __IO uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
+  __IO uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
+  __IO uint32_t CCR5;        /*!< TIM capture/compare mode register5,       Address offset: 0x58 */
+  __IO uint32_t CCR6;        /*!< TIM capture/compare mode register6,       Address offset: 0x5C */
+
+} TIM_TypeDef;
+
+/**
+  * @brief LPTIMIMER
+  */
+typedef struct
+{
+  __IO uint32_t ISR;      /*!< LPTIM Interrupt and Status register,                Address offset: 0x00 */
+  __IO uint32_t ICR;      /*!< LPTIM Interrupt Clear register,                     Address offset: 0x04 */
+  __IO uint32_t IER;      /*!< LPTIM Interrupt Enable register,                    Address offset: 0x08 */
+  __IO uint32_t CFGR;     /*!< LPTIM Configuration register,                       Address offset: 0x0C */
+  __IO uint32_t CR;       /*!< LPTIM Control register,                             Address offset: 0x10 */
+  __IO uint32_t CMP;      /*!< LPTIM Compare register,                             Address offset: 0x14 */
+  __IO uint32_t ARR;      /*!< LPTIM Autoreload register,                          Address offset: 0x18 */
+  __IO uint32_t CNT;      /*!< LPTIM Counter register,                             Address offset: 0x1C */
+} LPTIM_TypeDef;
+
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;    /*!< USART Control register 1,                 Address offset: 0x00 */
+  __IO uint32_t CR2;    /*!< USART Control register 2,                 Address offset: 0x04 */
+  __IO uint32_t CR3;    /*!< USART Control register 3,                 Address offset: 0x08 */
+  __IO uint32_t BRR;    /*!< USART Baud rate register,                 Address offset: 0x0C */
+  __IO uint32_t GTPR;   /*!< USART Guard time and prescaler register,  Address offset: 0x10 */
+  __IO uint32_t RTOR;   /*!< USART Receiver Time Out register,         Address offset: 0x14 */
+  __IO uint32_t RQR;    /*!< USART Request register,                   Address offset: 0x18 */
+  __IO uint32_t ISR;    /*!< USART Interrupt and status register,      Address offset: 0x1C */
+  __IO uint32_t ICR;    /*!< USART Interrupt flag Clear register,      Address offset: 0x20 */
+  __IO uint32_t RDR;    /*!< USART Receive Data register,              Address offset: 0x24 */
+  __IO uint32_t TDR;    /*!< USART Transmit Data register,             Address offset: 0x28 */
+} USART_TypeDef;
+
+
+/**
+  * @brief Window WATCHDOG
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+
+
+/**
+  * @brief RNG
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
+  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
+  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
+} RNG_TypeDef;
+
+/**
+  * @}
+  */
+
+/**
+  * @brief USB_OTG_Core_Registers
+  */
+typedef struct
+{
+ __IO uint32_t GOTGCTL;               /*!< USB_OTG Control and Status Register          000h */
+  __IO uint32_t GOTGINT;              /*!< USB_OTG Interrupt Register                   004h */
+  __IO uint32_t GAHBCFG;              /*!< Core AHB Configuration Register              008h */
+  __IO uint32_t GUSBCFG;              /*!< Core USB Configuration Register              00Ch */
+  __IO uint32_t GRSTCTL;              /*!< Core Reset Register                          010h */
+  __IO uint32_t GINTSTS;              /*!< Core Interrupt Register                      014h */
+  __IO uint32_t GINTMSK;              /*!< Core Interrupt Mask Register                 018h */
+  __IO uint32_t GRXSTSR;              /*!< Receive Sts Q Read Register                  01Ch */
+  __IO uint32_t GRXSTSP;              /*!< Receive Sts Q Read & POP Register            020h */
+  __IO uint32_t GRXFSIZ;              /*!< Receive FIFO Size Register                   024h */
+  __IO uint32_t DIEPTXF0_HNPTXFSIZ;   /*!< EP0 / Non Periodic Tx FIFO Size Register     028h */
+  __IO uint32_t HNPTXSTS;             /*!< Non Periodic Tx FIFO/Queue Sts reg           02Ch */
+  uint32_t Reserved30[2];             /*!< Reserved                                     030h */
+  __IO uint32_t GCCFG;                /*!< General Purpose IO Register                  038h */
+  __IO uint32_t CID;                  /*!< User ID Register                             03Ch */
+  uint32_t  Reserved5[3];             /*!< Reserved                                040h-048h */
+  __IO uint32_t GHWCFG3;              /*!< User HW config3                              04Ch */
+  uint32_t  Reserved6;                /*!< Reserved                                     050h */
+  __IO uint32_t GLPMCFG;              /*!< LPM Register                                 054h */
+  uint32_t  Reserved7;                /*!< Reserved                                     058h */
+  __IO uint32_t GDFIFOCFG;            /*!< DFIFO Software Config Register               05Ch */
+  uint32_t  Reserved43[40];           /*!< Reserved                                 60h-0FFh */
+  __IO uint32_t HPTXFSIZ;             /*!< Host Periodic Tx FIFO Size Reg               100h */
+  __IO uint32_t DIEPTXF[0x0F];        /*!< dev Periodic Transmit FIFO              104h-13Ch */
+} USB_OTG_GlobalTypeDef;
+
+
+/**
+  * @brief USB_OTG_device_Registers
+  */
+typedef struct
+{
+  __IO uint32_t DCFG;            /*!< dev Configuration Register   800h */
+  __IO uint32_t DCTL;            /*!< dev Control Register         804h */
+  __IO uint32_t DSTS;            /*!< dev Status Register (RO)     808h */
+  uint32_t Reserved0C;           /*!< Reserved                     80Ch */
+  __IO uint32_t DIEPMSK;         /*!< dev IN Endpoint Mask         810h */
+  __IO uint32_t DOEPMSK;         /*!< dev OUT Endpoint Mask        814h */
+  __IO uint32_t DAINT;           /*!< dev All Endpoints Itr Reg    818h */
+  __IO uint32_t DAINTMSK;        /*!< dev All Endpoints Itr Mask   81Ch */
+  uint32_t  Reserved20;          /*!< Reserved                     820h */
+  uint32_t Reserved9;            /*!< Reserved                     824h */
+  __IO uint32_t DVBUSDIS;        /*!< dev VBUS discharge Register  828h */
+  __IO uint32_t DVBUSPULSE;      /*!< dev VBUS Pulse Register      82Ch */
+  __IO uint32_t DTHRCTL;         /*!< dev threshold                830h */
+  __IO uint32_t DIEPEMPMSK;      /*!< dev empty msk                834h */
+  __IO uint32_t DEACHINT;        /*!< dedicated EP interrupt       838h */
+  __IO uint32_t DEACHMSK;        /*!< dedicated EP msk             83Ch */
+  uint32_t Reserved40;           /*!< dedicated EP mask            840h */
+  __IO uint32_t DINEP1MSK;       /*!< dedicated EP mask            844h */
+  uint32_t  Reserved44[15];      /*!< Reserved                 844-87Ch */
+  __IO uint32_t DOUTEP1MSK;      /*!< dedicated EP msk             884h */
+} USB_OTG_DeviceTypeDef;
+
+
+/**
+  * @brief USB_OTG_IN_Endpoint-Specific_Register
+  */
+typedef struct
+{
+  __IO uint32_t DIEPCTL;           /*!< dev IN Endpoint Control Reg    900h + (ep_num * 20h) + 00h */
+  uint32_t Reserved04;             /*!< Reserved                       900h + (ep_num * 20h) + 04h */
+  __IO uint32_t DIEPINT;           /*!< dev IN Endpoint Itr Reg        900h + (ep_num * 20h) + 08h */
+  uint32_t Reserved0C;             /*!< Reserved                       900h + (ep_num * 20h) + 0Ch */
+  __IO uint32_t DIEPTSIZ;          /*!< IN Endpoint Txfer Size         900h + (ep_num * 20h) + 10h */
+  __IO uint32_t DIEPDMA;           /*!< IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h */
+  __IO uint32_t DTXFSTS;           /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
+  uint32_t Reserved18;             /*!< Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
+} USB_OTG_INEndpointTypeDef;
+
+
+/**
+  * @brief USB_OTG_OUT_Endpoint-Specific_Registers
+  */
+typedef struct
+{
+  __IO uint32_t DOEPCTL;       /*!< dev OUT Endpoint Control Reg           B00h + (ep_num * 20h) + 00h */
+  uint32_t Reserved04;         /*!< Reserved                               B00h + (ep_num * 20h) + 04h */
+  __IO uint32_t DOEPINT;       /*!< dev OUT Endpoint Itr Reg               B00h + (ep_num * 20h) + 08h */
+  uint32_t Reserved0C;         /*!< Reserved                               B00h + (ep_num * 20h) + 0Ch */
+  __IO uint32_t DOEPTSIZ;      /*!< dev OUT Endpoint Txfer Size            B00h + (ep_num * 20h) + 10h */
+  __IO uint32_t DOEPDMA;       /*!< dev OUT Endpoint DMA Address           B00h + (ep_num * 20h) + 14h */
+  uint32_t Reserved18[2];      /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
+} USB_OTG_OUTEndpointTypeDef;
+
+
+/**
+  * @brief USB_OTG_Host_Mode_Register_Structures
+  */
+typedef struct
+{
+  __IO uint32_t HCFG;             /*!< Host Configuration Register          400h */
+  __IO uint32_t HFIR;             /*!< Host Frame Interval Register         404h */
+  __IO uint32_t HFNUM;            /*!< Host Frame Nbr/Frame Remaining       408h */
+  uint32_t Reserved40C;           /*!< Reserved                             40Ch */
+  __IO uint32_t HPTXSTS;          /*!< Host Periodic Tx FIFO/ Queue Status  410h */
+  __IO uint32_t HAINT;            /*!< Host All Channels Interrupt Register 414h */
+  __IO uint32_t HAINTMSK;         /*!< Host All Channels Interrupt Mask     418h */
+} USB_OTG_HostTypeDef;
+
+/**
+  * @brief USB_OTG_Host_Channel_Specific_Registers
+  */
+typedef struct
+{
+  __IO uint32_t HCCHAR;           /*!< Host Channel Characteristics Register    500h */
+  __IO uint32_t HCSPLT;           /*!< Host Channel Split Control Register      504h */
+  __IO uint32_t HCINT;            /*!< Host Channel Interrupt Register          508h */
+  __IO uint32_t HCINTMSK;         /*!< Host Channel Interrupt Mask Register     50Ch */
+  __IO uint32_t HCTSIZ;           /*!< Host Channel Transfer Size Register      510h */
+  __IO uint32_t HCDMA;            /*!< Host Channel DMA Address Register        514h */
+  uint32_t Reserved[2];           /*!< Reserved                                      */
+} USB_OTG_HostChannelTypeDef;
+/**
+  * @}
+  */
+
+
+
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define RAMITCM_BASE           0x00000000UL /*!< Base address of : 16KB RAM reserved for CPU execution/instruction accessible over ITCM  */
+#define FLASHITCM_BASE         0x00200000UL /*!< Base address of : (up to 512 KB) embedded FLASH memory  accessible over ITCM            */
+#define FLASHAXI_BASE          0x08000000UL /*!< Base address of : (up to 512 KB) embedded FLASH memory accessible over AXI              */
+#define RAMDTCM_BASE           0x20000000UL /*!< Base address of : 64KB system data RAM accessible over DTCM                             */
+#define PERIPH_BASE            0x40000000UL /*!< Base address of : AHB/ABP Peripherals                                                   */
+#define BKPSRAM_BASE           0x40024000UL /*!< Base address of : Backup SRAM(4 KB)                                                     */
+#define QSPI_BASE              0x90000000UL /*!< Base address of : QSPI memories  accessible over AXI                                    */
+#define FMC_R_BASE             0xA0000000UL /*!< Base address of : FMC Control registers                                                 */
+#define QSPI_R_BASE            0xA0001000UL /*!< Base address of : QSPI Control  registers                                               */
+#define SRAM1_BASE             0x20010000UL /*!< Base address of : 176KB RAM1 accessible over AXI/AHB                                    */
+#define SRAM2_BASE             0x2003C000UL /*!< Base address of : 16KB RAM2 accessible over AXI/AHB                                     */
+#define FLASH_END              0x0807FFFFUL /*!< FLASH end address */
+#define FLASH_OTP_BASE         0x1FF07800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area                             */
+#define FLASH_OTP_END          0x1FF07A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area                              */
+
+/* Legacy define */
+#define FLASH_BASE     FLASHAXI_BASE
+
+/*!< Peripheral memory map */
+#define APB1PERIPH_BASE        PERIPH_BASE
+#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)
+#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)
+#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000UL)
+
+/*!< APB1 peripherals */
+#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)
+#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400UL)
+#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800UL)
+#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00UL)
+#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000UL)
+#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400UL)
+#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800UL)
+#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00UL)
+#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000UL)
+#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x2400UL)
+#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)
+#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)
+#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)
+#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)
+#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)
+#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)
+#define USART3_BASE           (APB1PERIPH_BASE + 0x4800UL)
+#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00UL)
+#define UART5_BASE            (APB1PERIPH_BASE + 0x5000UL)
+#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)
+#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)
+#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00UL)
+#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400UL)
+#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)
+#define DAC_BASE              (APB1PERIPH_BASE + 0x7400UL)
+#define UART7_BASE            (APB1PERIPH_BASE + 0x7800UL)
+#define UART8_BASE            (APB1PERIPH_BASE + 0x7C00UL)
+
+/*!< APB2 peripherals */
+#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000UL)
+#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400UL)
+#define USART1_BASE           (APB2PERIPH_BASE + 0x1000UL)
+#define USART6_BASE           (APB2PERIPH_BASE + 0x1400UL)
+#define SDMMC2_BASE           (APB2PERIPH_BASE + 0x1C00UL)
+#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000UL)
+#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100UL)
+#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200UL)
+#define ADC_BASE              (APB2PERIPH_BASE + 0x2300UL)
+#define SDMMC1_BASE           (APB2PERIPH_BASE + 0x2C00UL)
+#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)
+#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400UL)
+#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800UL)
+#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00UL)
+#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000UL)
+#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400UL)
+#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800UL)
+#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000UL)
+#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800UL)
+#define SAI2_BASE             (APB2PERIPH_BASE + 0x5C00UL)
+#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004UL)
+#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024UL)
+#define SAI2_Block_A_BASE     (SAI2_BASE + 0x004UL)
+#define SAI2_Block_B_BASE     (SAI2_BASE + 0x024UL)
+/*!< AHB1 peripherals */
+#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000UL)
+#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400UL)
+#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800UL)
+#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00UL)
+#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000UL)
+#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400UL)
+#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800UL)
+#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00UL)
+#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000UL)
+#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)
+#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)
+#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00UL)
+#define UID_BASE              0x1FF07A10UL                   /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE        0x1FF07A22UL                   /*!< FLASH Size register base address */
+#define PACKAGE_BASE          0x1FF07BF0UL                   /*!< Package size register base address */
+/* Legacy define */
+#define PACKAGESIZE_BASE      PACKAGE_BASE
+
+#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000UL)
+#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010UL)
+#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028UL)
+#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040UL)
+#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058UL)
+#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070UL)
+#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088UL)
+#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0UL)
+#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8UL)
+#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400UL)
+#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010UL)
+#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028UL)
+#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040UL)
+#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058UL)
+#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070UL)
+#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088UL)
+#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0UL)
+#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8UL)
+/*!< AHB2 peripherals */
+#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800UL)
+/*!< FMC Bankx registers base address */
+#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000UL)
+#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104UL)
+#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080UL)
+#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140UL)
+
+/* Debug MCU registers base address */
+#define DBGMCU_BASE           0xE0042000UL
+
+/*!< USB registers base address */
+#define USB_OTG_HS_PERIPH_BASE               0x40040000UL
+#define USB_OTG_FS_PERIPH_BASE               0x50000000UL
+
+#define USB_OTG_GLOBAL_BASE                  0x0000UL
+#define USB_OTG_DEVICE_BASE                  0x0800UL
+#define USB_OTG_IN_ENDPOINT_BASE             0x0900UL
+#define USB_OTG_OUT_ENDPOINT_BASE            0x0B00UL
+#define USB_OTG_EP_REG_SIZE                  0x0020UL
+#define USB_OTG_HOST_BASE                    0x0400UL
+#define USB_OTG_HOST_PORT_BASE               0x0440UL
+#define USB_OTG_HOST_CHANNEL_BASE            0x0500UL
+#define USB_OTG_HOST_CHANNEL_SIZE            0x0020UL
+#define USB_OTG_PCGCCTL_BASE                 0x0E00UL
+#define USB_OTG_FIFO_BASE                    0x1000UL
+#define USB_OTG_FIFO_SIZE                    0x1000UL
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
+#define TIM5                ((TIM_TypeDef *) TIM5_BASE)
+#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
+#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
+#define TIM12               ((TIM_TypeDef *) TIM12_BASE)
+#define TIM13               ((TIM_TypeDef *) TIM13_BASE)
+#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
+#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define USART3              ((USART_TypeDef *) USART3_BASE)
+#define UART4               ((USART_TypeDef *) UART4_BASE)
+#define UART5               ((USART_TypeDef *) UART5_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
+#define CAN1                ((CAN_TypeDef *) CAN1_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define DAC1                ((DAC_TypeDef *) DAC_BASE)
+#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
+#define UART7               ((USART_TypeDef *) UART7_BASE)
+#define UART8               ((USART_TypeDef *) UART8_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define TIM8                ((TIM_TypeDef *) TIM8_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define USART6              ((USART_TypeDef *) USART6_BASE)
+#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC2                ((ADC_TypeDef *) ADC2_BASE)
+#define ADC3                ((ADC_TypeDef *) ADC3_BASE)
+#define ADC123_COMMON       ((ADC_Common_TypeDef *) ADC_BASE)
+#define SDMMC1              ((SDMMC_TypeDef *) SDMMC1_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define SPI4                ((SPI_TypeDef *) SPI4_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define TIM9                ((TIM_TypeDef *) TIM9_BASE)
+#define TIM10               ((TIM_TypeDef *) TIM10_BASE)
+#define TIM11               ((TIM_TypeDef *) TIM11_BASE)
+#define SPI5                ((SPI_TypeDef *) SPI5_BASE)
+#define SAI1                ((SAI_TypeDef *) SAI1_BASE)
+#define SAI2                ((SAI_TypeDef *) SAI2_BASE)
+#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
+#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
+#define SAI2_Block_A        ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)
+#define SAI2_Block_B        ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
+#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
+#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
+#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)
+#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
+#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
+#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
+#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
+#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
+#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
+#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
+#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
+#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
+#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
+#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
+#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
+#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
+#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
+#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
+#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
+#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
+#define RNG                 ((RNG_TypeDef *) RNG_BASE)
+#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
+#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
+#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
+#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
+#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)
+#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
+#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
+#define USB_OTG_HS          ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
+#define SDMMC2              ((SDMMC_TypeDef *) SDMMC2_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+  /** @addtogroup Peripheral_Registers_Bits_Definition
+  * @{
+  */
+
+/******************************************************************************/
+/*                         Peripheral Registers_Bits_Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Analog to Digital Converter                         */
+/*                                                                            */
+/******************************************************************************/
+#define VREFINT_CAL_ADDR_CMSIS                   ((uint16_t*) (0x1FF07A2A))     /*!<Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV).                      */
+#define TEMPSENSOR_CAL1_ADDR_CMSIS               ((uint16_t*) (0x1FF07A2C))     /*!<Internal temperature sensor, address of parameter TS_CAL1: On STM32F7, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */
+#define TEMPSENSOR_CAL2_ADDR_CMSIS               ((uint16_t*) (0x1FF07A2E))     /*!<Internal temperature sensor, address of parameter TS_CAL2: On STM32F7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */
+
+/********************  Bit definition for ADC_SR register  ********************/
+#define ADC_SR_AWD_Pos            (0U)
+#define ADC_SR_AWD_Msk            (0x1UL << ADC_SR_AWD_Pos)                     /*!< 0x00000001 */
+#define ADC_SR_AWD                ADC_SR_AWD_Msk                               /*!<Analog watchdog flag                                 */
+#define ADC_SR_EOC_Pos            (1U)
+#define ADC_SR_EOC_Msk            (0x1UL << ADC_SR_EOC_Pos)                     /*!< 0x00000002 */
+#define ADC_SR_EOC                ADC_SR_EOC_Msk                               /*!<End of conversion                                    */
+#define ADC_SR_JEOC_Pos           (2U)
+#define ADC_SR_JEOC_Msk           (0x1UL << ADC_SR_JEOC_Pos)                    /*!< 0x00000004 */
+#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              /*!<Injected channel end of conversion                   */
+#define ADC_SR_JSTRT_Pos          (3U)
+#define ADC_SR_JSTRT_Msk          (0x1UL << ADC_SR_JSTRT_Pos)                   /*!< 0x00000008 */
+#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             /*!<Injected channel Start flag                          */
+#define ADC_SR_STRT_Pos           (4U)
+#define ADC_SR_STRT_Msk           (0x1UL << ADC_SR_STRT_Pos)                    /*!< 0x00000010 */
+#define ADC_SR_STRT               ADC_SR_STRT_Msk                              /*!<Regular channel Start flag                           */
+#define ADC_SR_OVR_Pos            (5U)
+#define ADC_SR_OVR_Msk            (0x1UL << ADC_SR_OVR_Pos)                     /*!< 0x00000020 */
+#define ADC_SR_OVR                ADC_SR_OVR_Msk                               /*!<Overrun flag                                         */
+
+/*******************  Bit definition for ADC_CR1 register  ********************/
+#define ADC_CR1_AWDCH_Pos         (0U)
+#define ADC_CR1_AWDCH_Msk         (0x1FUL << ADC_CR1_AWDCH_Pos)                 /*!< 0x0000001F */
+#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
+#define ADC_CR1_AWDCH_0           (0x01UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000001 */
+#define ADC_CR1_AWDCH_1           (0x02UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000002 */
+#define ADC_CR1_AWDCH_2           (0x04UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000004 */
+#define ADC_CR1_AWDCH_3           (0x08UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000008 */
+#define ADC_CR1_AWDCH_4           (0x10UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000010 */
+#define ADC_CR1_EOCIE_Pos         (5U)
+#define ADC_CR1_EOCIE_Msk         (0x1UL << ADC_CR1_EOCIE_Pos)                  /*!< 0x00000020 */
+#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            /*!<Interrupt enable for EOC                             */
+#define ADC_CR1_AWDIE_Pos         (6U)
+#define ADC_CR1_AWDIE_Msk         (0x1UL << ADC_CR1_AWDIE_Pos)                  /*!< 0x00000040 */
+#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            /*!<AAnalog Watchdog interrupt enable                    */
+#define ADC_CR1_JEOCIE_Pos        (7U)
+#define ADC_CR1_JEOCIE_Msk        (0x1UL << ADC_CR1_JEOCIE_Pos)                 /*!< 0x00000080 */
+#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           /*!<Interrupt enable for injected channels               */
+#define ADC_CR1_SCAN_Pos          (8U)
+#define ADC_CR1_SCAN_Msk          (0x1UL << ADC_CR1_SCAN_Pos)                   /*!< 0x00000100 */
+#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             /*!<Scan mode */
+#define ADC_CR1_AWDSGL_Pos        (9U)
+#define ADC_CR1_AWDSGL_Msk        (0x1UL << ADC_CR1_AWDSGL_Pos)                 /*!< 0x00000200 */
+#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           /*!<Enable the watchdog on a single channel in scan mode */
+#define ADC_CR1_JAUTO_Pos         (10U)
+#define ADC_CR1_JAUTO_Msk         (0x1UL << ADC_CR1_JAUTO_Pos)                  /*!< 0x00000400 */
+#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            /*!<Automatic injected group conversion                  */
+#define ADC_CR1_DISCEN_Pos        (11U)
+#define ADC_CR1_DISCEN_Msk        (0x1UL << ADC_CR1_DISCEN_Pos)                 /*!< 0x00000800 */
+#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           /*!<Discontinuous mode on regular channels               */
+#define ADC_CR1_JDISCEN_Pos       (12U)
+#define ADC_CR1_JDISCEN_Msk       (0x1UL << ADC_CR1_JDISCEN_Pos)                /*!< 0x00001000 */
+#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          /*!<Discontinuous mode on injected channels              */
+#define ADC_CR1_DISCNUM_Pos       (13U)
+#define ADC_CR1_DISCNUM_Msk       (0x7UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x0000E000 */
+#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
+#define ADC_CR1_DISCNUM_0         (0x1UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00002000 */
+#define ADC_CR1_DISCNUM_1         (0x2UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00004000 */
+#define ADC_CR1_DISCNUM_2         (0x4UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00008000 */
+#define ADC_CR1_JAWDEN_Pos        (22U)
+#define ADC_CR1_JAWDEN_Msk        (0x1UL << ADC_CR1_JAWDEN_Pos)                 /*!< 0x00400000 */
+#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           /*!<Analog watchdog enable on injected channels          */
+#define ADC_CR1_AWDEN_Pos         (23U)
+#define ADC_CR1_AWDEN_Msk         (0x1UL << ADC_CR1_AWDEN_Pos)                  /*!< 0x00800000 */
+#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            /*!<Analog watchdog enable on regular channels           */
+#define ADC_CR1_RES_Pos           (24U)
+#define ADC_CR1_RES_Msk           (0x3UL << ADC_CR1_RES_Pos)                    /*!< 0x03000000 */
+#define ADC_CR1_RES               ADC_CR1_RES_Msk                              /*!<RES[2:0] bits (Resolution)                           */
+#define ADC_CR1_RES_0             (0x1UL << ADC_CR1_RES_Pos)                    /*!< 0x01000000 */
+#define ADC_CR1_RES_1             (0x2UL << ADC_CR1_RES_Pos)                    /*!< 0x02000000 */
+#define ADC_CR1_OVRIE_Pos         (26U)
+#define ADC_CR1_OVRIE_Msk         (0x1UL << ADC_CR1_OVRIE_Pos)                  /*!< 0x04000000 */
+#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            /*!<overrun interrupt enable */
+
+/*******************  Bit definition for ADC_CR2 register  ********************/
+#define ADC_CR2_ADON_Pos          (0U)
+#define ADC_CR2_ADON_Msk          (0x1UL << ADC_CR2_ADON_Pos)                   /*!< 0x00000001 */
+#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             /*!<A/D Converter ON / OFF                                       */
+#define ADC_CR2_CONT_Pos          (1U)
+#define ADC_CR2_CONT_Msk          (0x1UL << ADC_CR2_CONT_Pos)                   /*!< 0x00000002 */
+#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             /*!<Continuous Conversion                                        */
+#define ADC_CR2_DMA_Pos           (8U)
+#define ADC_CR2_DMA_Msk           (0x1UL << ADC_CR2_DMA_Pos)                    /*!< 0x00000100 */
+#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              /*!<Direct Memory access mode                                    */
+#define ADC_CR2_DDS_Pos           (9U)
+#define ADC_CR2_DDS_Msk           (0x1UL << ADC_CR2_DDS_Pos)                    /*!< 0x00000200 */
+#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              /*!<DMA disable selection (Single ADC)                           */
+#define ADC_CR2_EOCS_Pos          (10U)
+#define ADC_CR2_EOCS_Msk          (0x1UL << ADC_CR2_EOCS_Pos)                   /*!< 0x00000400 */
+#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             /*!<End of conversion selection                                  */
+#define ADC_CR2_ALIGN_Pos         (11U)
+#define ADC_CR2_ALIGN_Msk         (0x1UL << ADC_CR2_ALIGN_Pos)                  /*!< 0x00000800 */
+#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            /*!<Data Alignment                                               */
+#define ADC_CR2_JEXTSEL_Pos       (16U)
+#define ADC_CR2_JEXTSEL_Msk       (0xFUL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x000F0000 */
+#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          /*!<JEXTSEL[3:0] bits (External event select for injected group) */
+#define ADC_CR2_JEXTSEL_0         (0x1UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00010000 */
+#define ADC_CR2_JEXTSEL_1         (0x2UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00020000 */
+#define ADC_CR2_JEXTSEL_2         (0x4UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00040000 */
+#define ADC_CR2_JEXTSEL_3         (0x8UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00080000 */
+#define ADC_CR2_JEXTEN_Pos        (20U)
+#define ADC_CR2_JEXTEN_Msk        (0x3UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00300000 */
+#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
+#define ADC_CR2_JEXTEN_0          (0x1UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00100000 */
+#define ADC_CR2_JEXTEN_1          (0x2UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00200000 */
+#define ADC_CR2_JSWSTART_Pos      (22U)
+#define ADC_CR2_JSWSTART_Msk      (0x1UL << ADC_CR2_JSWSTART_Pos)               /*!< 0x00400000 */
+#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         /*!<Start Conversion of injected channels */
+#define ADC_CR2_EXTSEL_Pos        (24U)
+#define ADC_CR2_EXTSEL_Msk        (0xFUL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x0F000000 */
+#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
+#define ADC_CR2_EXTSEL_0          (0x1UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x01000000 */
+#define ADC_CR2_EXTSEL_1          (0x2UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x02000000 */
+#define ADC_CR2_EXTSEL_2          (0x4UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x04000000 */
+#define ADC_CR2_EXTSEL_3          (0x8UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x08000000 */
+#define ADC_CR2_EXTEN_Pos         (28U)
+#define ADC_CR2_EXTEN_Msk         (0x3UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x30000000 */
+#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
+#define ADC_CR2_EXTEN_0           (0x1UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x10000000 */
+#define ADC_CR2_EXTEN_1           (0x2UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x20000000 */
+#define ADC_CR2_SWSTART_Pos       (30U)
+#define ADC_CR2_SWSTART_Msk       (0x1UL << ADC_CR2_SWSTART_Pos)                /*!< 0x40000000 */
+#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          /*!<Start Conversion of regular channels */
+
+/******************  Bit definition for ADC_SMPR1 register  *******************/
+#define ADC_SMPR1_SMP10_Pos       (0U)
+#define ADC_SMPR1_SMP10_Msk       (0x7UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000007 */
+#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
+#define ADC_SMPR1_SMP10_0         (0x1UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000001 */
+#define ADC_SMPR1_SMP10_1         (0x2UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000002 */
+#define ADC_SMPR1_SMP10_2         (0x4UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000004 */
+#define ADC_SMPR1_SMP11_Pos       (3U)
+#define ADC_SMPR1_SMP11_Msk       (0x7UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000038 */
+#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
+#define ADC_SMPR1_SMP11_0         (0x1UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000008 */
+#define ADC_SMPR1_SMP11_1         (0x2UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000010 */
+#define ADC_SMPR1_SMP11_2         (0x4UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000020 */
+#define ADC_SMPR1_SMP12_Pos       (6U)
+#define ADC_SMPR1_SMP12_Msk       (0x7UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x000001C0 */
+#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
+#define ADC_SMPR1_SMP12_0         (0x1UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000040 */
+#define ADC_SMPR1_SMP12_1         (0x2UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000080 */
+#define ADC_SMPR1_SMP12_2         (0x4UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000100 */
+#define ADC_SMPR1_SMP13_Pos       (9U)
+#define ADC_SMPR1_SMP13_Msk       (0x7UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000E00 */
+#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
+#define ADC_SMPR1_SMP13_0         (0x1UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000200 */
+#define ADC_SMPR1_SMP13_1         (0x2UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000400 */
+#define ADC_SMPR1_SMP13_2         (0x4UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000800 */
+#define ADC_SMPR1_SMP14_Pos       (12U)
+#define ADC_SMPR1_SMP14_Msk       (0x7UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00007000 */
+#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
+#define ADC_SMPR1_SMP14_0         (0x1UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00001000 */
+#define ADC_SMPR1_SMP14_1         (0x2UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00002000 */
+#define ADC_SMPR1_SMP14_2         (0x4UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00004000 */
+#define ADC_SMPR1_SMP15_Pos       (15U)
+#define ADC_SMPR1_SMP15_Msk       (0x7UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00038000 */
+#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
+#define ADC_SMPR1_SMP15_0         (0x1UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00008000 */
+#define ADC_SMPR1_SMP15_1         (0x2UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00010000 */
+#define ADC_SMPR1_SMP15_2         (0x4UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00020000 */
+#define ADC_SMPR1_SMP16_Pos       (18U)
+#define ADC_SMPR1_SMP16_Msk       (0x7UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x001C0000 */
+#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
+#define ADC_SMPR1_SMP16_0         (0x1UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00040000 */
+#define ADC_SMPR1_SMP16_1         (0x2UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00080000 */
+#define ADC_SMPR1_SMP16_2         (0x4UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00100000 */
+#define ADC_SMPR1_SMP17_Pos       (21U)
+#define ADC_SMPR1_SMP17_Msk       (0x7UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00E00000 */
+#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
+#define ADC_SMPR1_SMP17_0         (0x1UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00200000 */
+#define ADC_SMPR1_SMP17_1         (0x2UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00400000 */
+#define ADC_SMPR1_SMP17_2         (0x4UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00800000 */
+#define ADC_SMPR1_SMP18_Pos       (24U)
+#define ADC_SMPR1_SMP18_Msk       (0x7UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x07000000 */
+#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
+#define ADC_SMPR1_SMP18_0         (0x1UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x01000000 */
+#define ADC_SMPR1_SMP18_1         (0x2UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x02000000 */
+#define ADC_SMPR1_SMP18_2         (0x4UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x04000000 */
+
+/******************  Bit definition for ADC_SMPR2 register  *******************/
+#define ADC_SMPR2_SMP0_Pos        (0U)
+#define ADC_SMPR2_SMP0_Msk        (0x7UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000007 */
+#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
+#define ADC_SMPR2_SMP0_0          (0x1UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000001 */
+#define ADC_SMPR2_SMP0_1          (0x2UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000002 */
+#define ADC_SMPR2_SMP0_2          (0x4UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000004 */
+#define ADC_SMPR2_SMP1_Pos        (3U)
+#define ADC_SMPR2_SMP1_Msk        (0x7UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000038 */
+#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
+#define ADC_SMPR2_SMP1_0          (0x1UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000008 */
+#define ADC_SMPR2_SMP1_1          (0x2UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000010 */
+#define ADC_SMPR2_SMP1_2          (0x4UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000020 */
+#define ADC_SMPR2_SMP2_Pos        (6U)
+#define ADC_SMPR2_SMP2_Msk        (0x7UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x000001C0 */
+#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
+#define ADC_SMPR2_SMP2_0          (0x1UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000040 */
+#define ADC_SMPR2_SMP2_1          (0x2UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000080 */
+#define ADC_SMPR2_SMP2_2          (0x4UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000100 */
+#define ADC_SMPR2_SMP3_Pos        (9U)
+#define ADC_SMPR2_SMP3_Msk        (0x7UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000E00 */
+#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
+#define ADC_SMPR2_SMP3_0          (0x1UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000200 */
+#define ADC_SMPR2_SMP3_1          (0x2UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000400 */
+#define ADC_SMPR2_SMP3_2          (0x4UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000800 */
+#define ADC_SMPR2_SMP4_Pos        (12U)
+#define ADC_SMPR2_SMP4_Msk        (0x7UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00007000 */
+#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
+#define ADC_SMPR2_SMP4_0          (0x1UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00001000 */
+#define ADC_SMPR2_SMP4_1          (0x2UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00002000 */
+#define ADC_SMPR2_SMP4_2          (0x4UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00004000 */
+#define ADC_SMPR2_SMP5_Pos        (15U)
+#define ADC_SMPR2_SMP5_Msk        (0x7UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00038000 */
+#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
+#define ADC_SMPR2_SMP5_0          (0x1UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00008000 */
+#define ADC_SMPR2_SMP5_1          (0x2UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00010000 */
+#define ADC_SMPR2_SMP5_2          (0x4UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00020000 */
+#define ADC_SMPR2_SMP6_Pos        (18U)
+#define ADC_SMPR2_SMP6_Msk        (0x7UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x001C0000 */
+#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
+#define ADC_SMPR2_SMP6_0          (0x1UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00040000 */
+#define ADC_SMPR2_SMP6_1          (0x2UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00080000 */
+#define ADC_SMPR2_SMP6_2          (0x4UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00100000 */
+#define ADC_SMPR2_SMP7_Pos        (21U)
+#define ADC_SMPR2_SMP7_Msk        (0x7UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00E00000 */
+#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
+#define ADC_SMPR2_SMP7_0          (0x1UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00200000 */
+#define ADC_SMPR2_SMP7_1          (0x2UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00400000 */
+#define ADC_SMPR2_SMP7_2          (0x4UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00800000 */
+#define ADC_SMPR2_SMP8_Pos        (24U)
+#define ADC_SMPR2_SMP8_Msk        (0x7UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x07000000 */
+#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
+#define ADC_SMPR2_SMP8_0          (0x1UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x01000000 */
+#define ADC_SMPR2_SMP8_1          (0x2UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x02000000 */
+#define ADC_SMPR2_SMP8_2          (0x4UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x04000000 */
+#define ADC_SMPR2_SMP9_Pos        (27U)
+#define ADC_SMPR2_SMP9_Msk        (0x7UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x38000000 */
+#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
+#define ADC_SMPR2_SMP9_0          (0x1UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x08000000 */
+#define ADC_SMPR2_SMP9_1          (0x2UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x10000000 */
+#define ADC_SMPR2_SMP9_2          (0x4UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x20000000 */
+
+/******************  Bit definition for ADC_JOFR1 register  *******************/
+#define ADC_JOFR1_JOFFSET1_Pos    (0U)
+#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       /*!<Data offset for injected channel 1 */
+
+/******************  Bit definition for ADC_JOFR2 register  *******************/
+#define ADC_JOFR2_JOFFSET2_Pos    (0U)
+#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       /*!<Data offset for injected channel 2 */
+
+/******************  Bit definition for ADC_JOFR3 register  *******************/
+#define ADC_JOFR3_JOFFSET3_Pos    (0U)
+#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       /*!<Data offset for injected channel 3 */
+
+/******************  Bit definition for ADC_JOFR4 register  *******************/
+#define ADC_JOFR4_JOFFSET4_Pos    (0U)
+#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       /*!<Data offset for injected channel 4 */
+
+/*******************  Bit definition for ADC_HTR register  ********************/
+#define ADC_HTR_HT_Pos            (0U)
+#define ADC_HTR_HT_Msk            (0xFFFUL << ADC_HTR_HT_Pos)                   /*!< 0x00000FFF */
+#define ADC_HTR_HT                ADC_HTR_HT_Msk                               /*!<Analog watchdog high threshold */
+
+/*******************  Bit definition for ADC_LTR register  ********************/
+#define ADC_LTR_LT_Pos            (0U)
+#define ADC_LTR_LT_Msk            (0xFFFUL << ADC_LTR_LT_Pos)                   /*!< 0x00000FFF */
+#define ADC_LTR_LT                ADC_LTR_LT_Msk                               /*!<Analog watchdog low threshold */
+
+/*******************  Bit definition for ADC_SQR1 register  *******************/
+#define ADC_SQR1_SQ13_Pos         (0U)
+#define ADC_SQR1_SQ13_Msk         (0x1FUL << ADC_SQR1_SQ13_Pos)                 /*!< 0x0000001F */
+#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
+#define ADC_SQR1_SQ13_0           (0x01UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000001 */
+#define ADC_SQR1_SQ13_1           (0x02UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000002 */
+#define ADC_SQR1_SQ13_2           (0x04UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000004 */
+#define ADC_SQR1_SQ13_3           (0x08UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000008 */
+#define ADC_SQR1_SQ13_4           (0x10UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000010 */
+#define ADC_SQR1_SQ14_Pos         (5U)
+#define ADC_SQR1_SQ14_Msk         (0x1FUL << ADC_SQR1_SQ14_Pos)                 /*!< 0x000003E0 */
+#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
+#define ADC_SQR1_SQ14_0           (0x01UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000020 */
+#define ADC_SQR1_SQ14_1           (0x02UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000040 */
+#define ADC_SQR1_SQ14_2           (0x04UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000080 */
+#define ADC_SQR1_SQ14_3           (0x08UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000100 */
+#define ADC_SQR1_SQ14_4           (0x10UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000200 */
+#define ADC_SQR1_SQ15_Pos         (10U)
+#define ADC_SQR1_SQ15_Msk         (0x1FUL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00007C00 */
+#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
+#define ADC_SQR1_SQ15_0           (0x01UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000400 */
+#define ADC_SQR1_SQ15_1           (0x02UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000800 */
+#define ADC_SQR1_SQ15_2           (0x04UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00001000 */
+#define ADC_SQR1_SQ15_3           (0x08UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00002000 */
+#define ADC_SQR1_SQ15_4           (0x10UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00004000 */
+#define ADC_SQR1_SQ16_Pos         (15U)
+#define ADC_SQR1_SQ16_Msk         (0x1FUL << ADC_SQR1_SQ16_Pos)                 /*!< 0x000F8000 */
+#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
+#define ADC_SQR1_SQ16_0           (0x01UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00008000 */
+#define ADC_SQR1_SQ16_1           (0x02UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00010000 */
+#define ADC_SQR1_SQ16_2           (0x04UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00020000 */
+#define ADC_SQR1_SQ16_3           (0x08UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00040000 */
+#define ADC_SQR1_SQ16_4           (0x10UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00080000 */
+#define ADC_SQR1_L_Pos            (20U)
+#define ADC_SQR1_L_Msk            (0xFUL << ADC_SQR1_L_Pos)                     /*!< 0x00F00000 */
+#define ADC_SQR1_L                ADC_SQR1_L_Msk                               /*!<L[3:0] bits (Regular channel sequence length) */
+#define ADC_SQR1_L_0              (0x1UL << ADC_SQR1_L_Pos)                     /*!< 0x00100000 */
+#define ADC_SQR1_L_1              (0x2UL << ADC_SQR1_L_Pos)                     /*!< 0x00200000 */
+#define ADC_SQR1_L_2              (0x4UL << ADC_SQR1_L_Pos)                     /*!< 0x00400000 */
+#define ADC_SQR1_L_3              (0x8UL << ADC_SQR1_L_Pos)                     /*!< 0x00800000 */
+
+/*******************  Bit definition for ADC_SQR2 register  *******************/
+#define ADC_SQR2_SQ7_Pos          (0U)
+#define ADC_SQR2_SQ7_Msk          (0x1FUL << ADC_SQR2_SQ7_Pos)                  /*!< 0x0000001F */
+#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
+#define ADC_SQR2_SQ7_0            (0x01UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000001 */
+#define ADC_SQR2_SQ7_1            (0x02UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000002 */
+#define ADC_SQR2_SQ7_2            (0x04UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000004 */
+#define ADC_SQR2_SQ7_3            (0x08UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000008 */
+#define ADC_SQR2_SQ7_4            (0x10UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000010 */
+#define ADC_SQR2_SQ8_Pos          (5U)
+#define ADC_SQR2_SQ8_Msk          (0x1FUL << ADC_SQR2_SQ8_Pos)                  /*!< 0x000003E0 */
+#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
+#define ADC_SQR2_SQ8_0            (0x01UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000020 */
+#define ADC_SQR2_SQ8_1            (0x02UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000040 */
+#define ADC_SQR2_SQ8_2            (0x04UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000080 */
+#define ADC_SQR2_SQ8_3            (0x08UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000100 */
+#define ADC_SQR2_SQ8_4            (0x10UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000200 */
+#define ADC_SQR2_SQ9_Pos          (10U)
+#define ADC_SQR2_SQ9_Msk          (0x1FUL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00007C00 */
+#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
+#define ADC_SQR2_SQ9_0            (0x01UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000400 */
+#define ADC_SQR2_SQ9_1            (0x02UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000800 */
+#define ADC_SQR2_SQ9_2            (0x04UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00001000 */
+#define ADC_SQR2_SQ9_3            (0x08UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00002000 */
+#define ADC_SQR2_SQ9_4            (0x10UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00004000 */
+#define ADC_SQR2_SQ10_Pos         (15U)
+#define ADC_SQR2_SQ10_Msk         (0x1FUL << ADC_SQR2_SQ10_Pos)                 /*!< 0x000F8000 */
+#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
+#define ADC_SQR2_SQ10_0           (0x01UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00008000 */
+#define ADC_SQR2_SQ10_1           (0x02UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00010000 */
+#define ADC_SQR2_SQ10_2           (0x04UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00020000 */
+#define ADC_SQR2_SQ10_3           (0x08UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00040000 */
+#define ADC_SQR2_SQ10_4           (0x10UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00080000 */
+#define ADC_SQR2_SQ11_Pos         (20U)
+#define ADC_SQR2_SQ11_Msk         (0x1FUL << ADC_SQR2_SQ11_Pos)                 /*!< 0x01F00000 */
+#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
+#define ADC_SQR2_SQ11_0           (0x01UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00100000 */
+#define ADC_SQR2_SQ11_1           (0x02UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00200000 */
+#define ADC_SQR2_SQ11_2           (0x04UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00400000 */
+#define ADC_SQR2_SQ11_3           (0x08UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00800000 */
+#define ADC_SQR2_SQ11_4           (0x10UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x01000000 */
+#define ADC_SQR2_SQ12_Pos         (25U)
+#define ADC_SQR2_SQ12_Msk         (0x1FUL << ADC_SQR2_SQ12_Pos)                 /*!< 0x3E000000 */
+#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
+#define ADC_SQR2_SQ12_0           (0x01UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x02000000 */
+#define ADC_SQR2_SQ12_1           (0x02UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x04000000 */
+#define ADC_SQR2_SQ12_2           (0x04UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x08000000 */
+#define ADC_SQR2_SQ12_3           (0x08UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x10000000 */
+#define ADC_SQR2_SQ12_4           (0x10UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x20000000 */
+
+/*******************  Bit definition for ADC_SQR3 register  *******************/
+#define ADC_SQR3_SQ1_Pos          (0U)
+#define ADC_SQR3_SQ1_Msk          (0x1FUL << ADC_SQR3_SQ1_Pos)                  /*!< 0x0000001F */
+#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
+#define ADC_SQR3_SQ1_0            (0x01UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000001 */
+#define ADC_SQR3_SQ1_1            (0x02UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000002 */
+#define ADC_SQR3_SQ1_2            (0x04UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000004 */
+#define ADC_SQR3_SQ1_3            (0x08UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000008 */
+#define ADC_SQR3_SQ1_4            (0x10UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000010 */
+#define ADC_SQR3_SQ2_Pos          (5U)
+#define ADC_SQR3_SQ2_Msk          (0x1FUL << ADC_SQR3_SQ2_Pos)                  /*!< 0x000003E0 */
+#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
+#define ADC_SQR3_SQ2_0            (0x01UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000020 */
+#define ADC_SQR3_SQ2_1            (0x02UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000040 */
+#define ADC_SQR3_SQ2_2            (0x04UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000080 */
+#define ADC_SQR3_SQ2_3            (0x08UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000100 */
+#define ADC_SQR3_SQ2_4            (0x10UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000200 */
+#define ADC_SQR3_SQ3_Pos          (10U)
+#define ADC_SQR3_SQ3_Msk          (0x1FUL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00007C00 */
+#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
+#define ADC_SQR3_SQ3_0            (0x01UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000400 */
+#define ADC_SQR3_SQ3_1            (0x02UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000800 */
+#define ADC_SQR3_SQ3_2            (0x04UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00001000 */
+#define ADC_SQR3_SQ3_3            (0x08UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00002000 */
+#define ADC_SQR3_SQ3_4            (0x10UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00004000 */
+#define ADC_SQR3_SQ4_Pos          (15U)
+#define ADC_SQR3_SQ4_Msk          (0x1FUL << ADC_SQR3_SQ4_Pos)                  /*!< 0x000F8000 */
+#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
+#define ADC_SQR3_SQ4_0            (0x01UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00008000 */
+#define ADC_SQR3_SQ4_1            (0x02UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00010000 */
+#define ADC_SQR3_SQ4_2            (0x04UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00020000 */
+#define ADC_SQR3_SQ4_3            (0x08UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00040000 */
+#define ADC_SQR3_SQ4_4            (0x10UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00080000 */
+#define ADC_SQR3_SQ5_Pos          (20U)
+#define ADC_SQR3_SQ5_Msk          (0x1FUL << ADC_SQR3_SQ5_Pos)                  /*!< 0x01F00000 */
+#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
+#define ADC_SQR3_SQ5_0            (0x01UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00100000 */
+#define ADC_SQR3_SQ5_1            (0x02UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00200000 */
+#define ADC_SQR3_SQ5_2            (0x04UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00400000 */
+#define ADC_SQR3_SQ5_3            (0x08UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00800000 */
+#define ADC_SQR3_SQ5_4            (0x10UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x01000000 */
+#define ADC_SQR3_SQ6_Pos          (25U)
+#define ADC_SQR3_SQ6_Msk          (0x1FUL << ADC_SQR3_SQ6_Pos)                  /*!< 0x3E000000 */
+#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
+#define ADC_SQR3_SQ6_0            (0x01UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x02000000 */
+#define ADC_SQR3_SQ6_1            (0x02UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x04000000 */
+#define ADC_SQR3_SQ6_2            (0x04UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x08000000 */
+#define ADC_SQR3_SQ6_3            (0x08UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x10000000 */
+#define ADC_SQR3_SQ6_4            (0x10UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x20000000 */
+
+/*******************  Bit definition for ADC_JSQR register  *******************/
+#define ADC_JSQR_JSQ1_Pos         (0U)
+#define ADC_JSQR_JSQ1_Msk         (0x1FUL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x0000001F */
+#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
+#define ADC_JSQR_JSQ1_0           (0x01UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000001 */
+#define ADC_JSQR_JSQ1_1           (0x02UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000002 */
+#define ADC_JSQR_JSQ1_2           (0x04UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000004 */
+#define ADC_JSQR_JSQ1_3           (0x08UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000008 */
+#define ADC_JSQR_JSQ1_4           (0x10UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000010 */
+#define ADC_JSQR_JSQ2_Pos         (5U)
+#define ADC_JSQR_JSQ2_Msk         (0x1FUL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x000003E0 */
+#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
+#define ADC_JSQR_JSQ2_0           (0x01UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000020 */
+#define ADC_JSQR_JSQ2_1           (0x02UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000040 */
+#define ADC_JSQR_JSQ2_2           (0x04UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000080 */
+#define ADC_JSQR_JSQ2_3           (0x08UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000100 */
+#define ADC_JSQR_JSQ2_4           (0x10UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000200 */
+#define ADC_JSQR_JSQ3_Pos         (10U)
+#define ADC_JSQR_JSQ3_Msk         (0x1FUL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00007C00 */
+#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
+#define ADC_JSQR_JSQ3_0           (0x01UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000400 */
+#define ADC_JSQR_JSQ3_1           (0x02UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000800 */
+#define ADC_JSQR_JSQ3_2           (0x04UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00001000 */
+#define ADC_JSQR_JSQ3_3           (0x08UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00002000 */
+#define ADC_JSQR_JSQ3_4           (0x10UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00004000 */
+#define ADC_JSQR_JSQ4_Pos         (15U)
+#define ADC_JSQR_JSQ4_Msk         (0x1FUL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x000F8000 */
+#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
+#define ADC_JSQR_JSQ4_0           (0x01UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00008000 */
+#define ADC_JSQR_JSQ4_1           (0x02UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00010000 */
+#define ADC_JSQR_JSQ4_2           (0x04UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00020000 */
+#define ADC_JSQR_JSQ4_3           (0x08UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00040000 */
+#define ADC_JSQR_JSQ4_4           (0x10UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00080000 */
+#define ADC_JSQR_JL_Pos           (20U)
+#define ADC_JSQR_JL_Msk           (0x3UL << ADC_JSQR_JL_Pos)                    /*!< 0x00300000 */
+#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              /*!<JL[1:0] bits (Injected Sequence length) */
+#define ADC_JSQR_JL_0             (0x1UL << ADC_JSQR_JL_Pos)                    /*!< 0x00100000 */
+#define ADC_JSQR_JL_1             (0x2UL << ADC_JSQR_JL_Pos)                    /*!< 0x00200000 */
+
+/*******************  Bit definition for ADC_JDR1 register  *******************/
+#define ADC_JDR1_JDATA            ((uint16_t)0xFFFFU)                          /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR2 register  *******************/
+#define ADC_JDR2_JDATA            ((uint16_t)0xFFFFU)                          /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR3 register  *******************/
+#define ADC_JDR3_JDATA            ((uint16_t)0xFFFFU)                          /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR4 register  *******************/
+#define ADC_JDR4_JDATA            ((uint16_t)0xFFFFU)                          /*!<Injected data */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos           (0U)
+#define ADC_DR_DATA_Msk           (0xFFFFUL << ADC_DR_DATA_Pos)                 /*!< 0x0000FFFF */
+#define ADC_DR_DATA               ADC_DR_DATA_Msk                              /*!<Regular data */
+#define ADC_DR_ADC2DATA_Pos       (16U)
+#define ADC_DR_ADC2DATA_Msk       (0xFFFFUL << ADC_DR_ADC2DATA_Pos)             /*!< 0xFFFF0000 */
+#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          /*!<ADC2 data */
+
+/*******************  Bit definition for ADC_CSR register  ********************/
+#define ADC_CSR_AWD1_Pos          (0U)
+#define ADC_CSR_AWD1_Msk          (0x1UL << ADC_CSR_AWD1_Pos)                   /*!< 0x00000001 */
+#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             /*!<ADC1 Analog watchdog flag               */
+#define ADC_CSR_EOC1_Pos          (1U)
+#define ADC_CSR_EOC1_Msk          (0x1UL << ADC_CSR_EOC1_Pos)                   /*!< 0x00000002 */
+#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             /*!<ADC1 End of conversion                  */
+#define ADC_CSR_JEOC1_Pos         (2U)
+#define ADC_CSR_JEOC1_Msk         (0x1UL << ADC_CSR_JEOC1_Pos)                  /*!< 0x00000004 */
+#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            /*!<ADC1 Injected channel end of conversion */
+#define ADC_CSR_JSTRT1_Pos        (3U)
+#define ADC_CSR_JSTRT1_Msk        (0x1UL << ADC_CSR_JSTRT1_Pos)                 /*!< 0x00000008 */
+#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           /*!<ADC1 Injected channel Start flag        */
+#define ADC_CSR_STRT1_Pos         (4U)
+#define ADC_CSR_STRT1_Msk         (0x1UL << ADC_CSR_STRT1_Pos)                  /*!< 0x00000010 */
+#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            /*!<ADC1 Regular channel Start flag         */
+#define ADC_CSR_OVR1_Pos          (5U)
+#define ADC_CSR_OVR1_Msk          (0x1UL << ADC_CSR_OVR1_Pos)                   /*!< 0x00000020 */
+#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             /*!<ADC1 Overrun flag                       */
+#define ADC_CSR_AWD2_Pos          (8U)
+#define ADC_CSR_AWD2_Msk          (0x1UL << ADC_CSR_AWD2_Pos)                   /*!< 0x00000100 */
+#define ADC_CSR_AWD2              ADC_CSR_AWD2_Msk                             /*!<ADC2 Analog watchdog flag               */
+#define ADC_CSR_EOC2_Pos          (9U)
+#define ADC_CSR_EOC2_Msk          (0x1UL << ADC_CSR_EOC2_Pos)                   /*!< 0x00000200 */
+#define ADC_CSR_EOC2              ADC_CSR_EOC2_Msk                             /*!<ADC2 End of conversion                  */
+#define ADC_CSR_JEOC2_Pos         (10U)
+#define ADC_CSR_JEOC2_Msk         (0x1UL << ADC_CSR_JEOC2_Pos)                  /*!< 0x00000400 */
+#define ADC_CSR_JEOC2             ADC_CSR_JEOC2_Msk                            /*!<ADC2 Injected channel end of conversion */
+#define ADC_CSR_JSTRT2_Pos        (11U)
+#define ADC_CSR_JSTRT2_Msk        (0x1UL << ADC_CSR_JSTRT2_Pos)                 /*!< 0x00000800 */
+#define ADC_CSR_JSTRT2            ADC_CSR_JSTRT2_Msk                           /*!<ADC2 Injected channel Start flag        */
+#define ADC_CSR_STRT2_Pos         (12U)
+#define ADC_CSR_STRT2_Msk         (0x1UL << ADC_CSR_STRT2_Pos)                  /*!< 0x00001000 */
+#define ADC_CSR_STRT2             ADC_CSR_STRT2_Msk                            /*!<ADC2 Regular channel Start flag         */
+#define ADC_CSR_OVR2_Pos          (13U)
+#define ADC_CSR_OVR2_Msk          (0x1UL << ADC_CSR_OVR2_Pos)                   /*!< 0x00002000 */
+#define ADC_CSR_OVR2              ADC_CSR_OVR2_Msk                             /*!<ADC2 Overrun flag                       */
+#define ADC_CSR_AWD3_Pos          (16U)
+#define ADC_CSR_AWD3_Msk          (0x1UL << ADC_CSR_AWD3_Pos)                   /*!< 0x00010000 */
+#define ADC_CSR_AWD3              ADC_CSR_AWD3_Msk                             /*!<ADC3 Analog watchdog flag               */
+#define ADC_CSR_EOC3_Pos          (17U)
+#define ADC_CSR_EOC3_Msk          (0x1UL << ADC_CSR_EOC3_Pos)                   /*!< 0x00020000 */
+#define ADC_CSR_EOC3              ADC_CSR_EOC3_Msk                             /*!<ADC3 End of conversion                  */
+#define ADC_CSR_JEOC3_Pos         (18U)
+#define ADC_CSR_JEOC3_Msk         (0x1UL << ADC_CSR_JEOC3_Pos)                  /*!< 0x00040000 */
+#define ADC_CSR_JEOC3             ADC_CSR_JEOC3_Msk                            /*!<ADC3 Injected channel end of conversion */
+#define ADC_CSR_JSTRT3_Pos        (19U)
+#define ADC_CSR_JSTRT3_Msk        (0x1UL << ADC_CSR_JSTRT3_Pos)                 /*!< 0x00080000 */
+#define ADC_CSR_JSTRT3            ADC_CSR_JSTRT3_Msk                           /*!<ADC3 Injected channel Start flag        */
+#define ADC_CSR_STRT3_Pos         (20U)
+#define ADC_CSR_STRT3_Msk         (0x1UL << ADC_CSR_STRT3_Pos)                  /*!< 0x00100000 */
+#define ADC_CSR_STRT3             ADC_CSR_STRT3_Msk                            /*!<ADC3 Regular channel Start flag         */
+#define ADC_CSR_OVR3_Pos          (21U)
+#define ADC_CSR_OVR3_Msk          (0x1UL << ADC_CSR_OVR3_Pos)                   /*!< 0x00200000 */
+#define ADC_CSR_OVR3              ADC_CSR_OVR3_Msk                             /*!<ADC3 Overrun flag                       */
+
+/* Legacy defines */
+#define  ADC_CSR_DOVR1                       ADC_CSR_OVR1
+#define  ADC_CSR_DOVR2                       ADC_CSR_OVR2
+#define  ADC_CSR_DOVR3                       ADC_CSR_OVR3
+
+
+/*******************  Bit definition for ADC_CCR register  ********************/
+#define ADC_CCR_MULTI_Pos         (0U)
+#define ADC_CCR_MULTI_Msk         (0x1FUL << ADC_CCR_MULTI_Pos)                 /*!< 0x0000001F */
+#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
+#define ADC_CCR_MULTI_0           (0x01UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000001 */
+#define ADC_CCR_MULTI_1           (0x02UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000002 */
+#define ADC_CCR_MULTI_2           (0x04UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000004 */
+#define ADC_CCR_MULTI_3           (0x08UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000008 */
+#define ADC_CCR_MULTI_4           (0x10UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000010 */
+#define ADC_CCR_DELAY_Pos         (8U)
+#define ADC_CCR_DELAY_Msk         (0xFUL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000F00 */
+#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
+#define ADC_CCR_DELAY_0           (0x1UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000100 */
+#define ADC_CCR_DELAY_1           (0x2UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000200 */
+#define ADC_CCR_DELAY_2           (0x4UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000400 */
+#define ADC_CCR_DELAY_3           (0x8UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000800 */
+#define ADC_CCR_DDS_Pos           (13U)
+#define ADC_CCR_DDS_Msk           (0x1UL << ADC_CCR_DDS_Pos)                    /*!< 0x00002000 */
+#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              /*!<DMA disable selection (Multi-ADC mode) */
+#define ADC_CCR_DMA_Pos           (14U)
+#define ADC_CCR_DMA_Msk           (0x3UL << ADC_CCR_DMA_Pos)                    /*!< 0x0000C000 */
+#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
+#define ADC_CCR_DMA_0             (0x1UL << ADC_CCR_DMA_Pos)                    /*!< 0x00004000 */
+#define ADC_CCR_DMA_1             (0x2UL << ADC_CCR_DMA_Pos)                    /*!< 0x00008000 */
+#define ADC_CCR_ADCPRE_Pos        (16U)
+#define ADC_CCR_ADCPRE_Msk        (0x3UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00030000 */
+#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           /*!<ADCPRE[1:0] bits (ADC prescaler) */
+#define ADC_CCR_ADCPRE_0          (0x1UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00010000 */
+#define ADC_CCR_ADCPRE_1          (0x2UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00020000 */
+#define ADC_CCR_VBATE_Pos         (22U)
+#define ADC_CCR_VBATE_Msk         (0x1UL << ADC_CCR_VBATE_Pos)                  /*!< 0x00400000 */
+#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            /*!<VBAT Enable */
+#define ADC_CCR_TSVREFE_Pos       (23U)
+#define ADC_CCR_TSVREFE_Msk       (0x1UL << ADC_CCR_TSVREFE_Pos)                /*!< 0x00800000 */
+#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          /*!<Temperature Sensor and VREFINT Enable */
+
+/*******************  Bit definition for ADC_CDR register  ********************/
+#define ADC_CDR_DATA1_Pos         (0U)
+#define ADC_CDR_DATA1_Msk         (0xFFFFUL << ADC_CDR_DATA1_Pos)               /*!< 0x0000FFFF */
+#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            /*!<1st data of a pair of regular conversions */
+#define ADC_CDR_DATA2_Pos         (16U)
+#define ADC_CDR_DATA2_Msk         (0xFFFFUL << ADC_CDR_DATA2_Pos)               /*!< 0xFFFF0000 */
+#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            /*!<2nd data of a pair of regular conversions */
+
+/* Legacy defines */
+#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1
+#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Controller Area Network                            */
+/*                                                                            */
+/******************************************************************************/
+/*!<CAN control and status registers */
+/*******************  Bit definition for CAN_MCR register  ********************/
+#define CAN_MCR_INRQ_Pos       (0U)
+#define CAN_MCR_INRQ_Msk       (0x1UL << CAN_MCR_INRQ_Pos)                      /*!< 0x00000001 */
+#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                /*!<Initialization Request            */
+#define CAN_MCR_SLEEP_Pos      (1U)
+#define CAN_MCR_SLEEP_Msk      (0x1UL << CAN_MCR_SLEEP_Pos)                     /*!< 0x00000002 */
+#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               /*!<Sleep Mode Request                */
+#define CAN_MCR_TXFP_Pos       (2U)
+#define CAN_MCR_TXFP_Msk       (0x1UL << CAN_MCR_TXFP_Pos)                      /*!< 0x00000004 */
+#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                /*!<Transmit FIFO Priority            */
+#define CAN_MCR_RFLM_Pos       (3U)
+#define CAN_MCR_RFLM_Msk       (0x1UL << CAN_MCR_RFLM_Pos)                      /*!< 0x00000008 */
+#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                /*!<Receive FIFO Locked Mode          */
+#define CAN_MCR_NART_Pos       (4U)
+#define CAN_MCR_NART_Msk       (0x1UL << CAN_MCR_NART_Pos)                      /*!< 0x00000010 */
+#define CAN_MCR_NART           CAN_MCR_NART_Msk                                /*!<No Automatic Retransmission       */
+#define CAN_MCR_AWUM_Pos       (5U)
+#define CAN_MCR_AWUM_Msk       (0x1UL << CAN_MCR_AWUM_Pos)                      /*!< 0x00000020 */
+#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                /*!<Automatic Wakeup Mode             */
+#define CAN_MCR_ABOM_Pos       (6U)
+#define CAN_MCR_ABOM_Msk       (0x1UL << CAN_MCR_ABOM_Pos)                      /*!< 0x00000040 */
+#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                /*!<Automatic Bus-Off Management      */
+#define CAN_MCR_TTCM_Pos       (7U)
+#define CAN_MCR_TTCM_Msk       (0x1UL << CAN_MCR_TTCM_Pos)                      /*!< 0x00000080 */
+#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                /*!<Time Triggered Communication Mode */
+#define CAN_MCR_RESET_Pos      (15U)
+#define CAN_MCR_RESET_Msk      (0x1UL << CAN_MCR_RESET_Pos)                     /*!< 0x00008000 */
+#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               /*!<bxCAN software master reset       */
+
+/*******************  Bit definition for CAN_MSR register  ********************/
+#define CAN_MSR_INAK_Pos       (0U)
+#define CAN_MSR_INAK_Msk       (0x1UL << CAN_MSR_INAK_Pos)                      /*!< 0x00000001 */
+#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                /*!<Initialization Acknowledge  */
+#define CAN_MSR_SLAK_Pos       (1U)
+#define CAN_MSR_SLAK_Msk       (0x1UL << CAN_MSR_SLAK_Pos)                      /*!< 0x00000002 */
+#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                /*!<Sleep Acknowledge           */
+#define CAN_MSR_ERRI_Pos       (2U)
+#define CAN_MSR_ERRI_Msk       (0x1UL << CAN_MSR_ERRI_Pos)                      /*!< 0x00000004 */
+#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                /*!<Error Interrupt             */
+#define CAN_MSR_WKUI_Pos       (3U)
+#define CAN_MSR_WKUI_Msk       (0x1UL << CAN_MSR_WKUI_Pos)                      /*!< 0x00000008 */
+#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                /*!<Wakeup Interrupt            */
+#define CAN_MSR_SLAKI_Pos      (4U)
+#define CAN_MSR_SLAKI_Msk      (0x1UL << CAN_MSR_SLAKI_Pos)                     /*!< 0x00000010 */
+#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               /*!<Sleep Acknowledge Interrupt */
+#define CAN_MSR_TXM_Pos        (8U)
+#define CAN_MSR_TXM_Msk        (0x1UL << CAN_MSR_TXM_Pos)                       /*!< 0x00000100 */
+#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 /*!<Transmit Mode               */
+#define CAN_MSR_RXM_Pos        (9U)
+#define CAN_MSR_RXM_Msk        (0x1UL << CAN_MSR_RXM_Pos)                       /*!< 0x00000200 */
+#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 /*!<Receive Mode                */
+#define CAN_MSR_SAMP_Pos       (10U)
+#define CAN_MSR_SAMP_Msk       (0x1UL << CAN_MSR_SAMP_Pos)                      /*!< 0x00000400 */
+#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                /*!<Last Sample Point           */
+#define CAN_MSR_RX_Pos         (11U)
+#define CAN_MSR_RX_Msk         (0x1UL << CAN_MSR_RX_Pos)                        /*!< 0x00000800 */
+#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  /*!<CAN Rx Signal               */
+
+/*******************  Bit definition for CAN_TSR register  ********************/
+#define CAN_TSR_RQCP0_Pos      (0U)
+#define CAN_TSR_RQCP0_Msk      (0x1UL << CAN_TSR_RQCP0_Pos)                     /*!< 0x00000001 */
+#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               /*!<Request Completed Mailbox0      */
+#define CAN_TSR_TXOK0_Pos      (1U)
+#define CAN_TSR_TXOK0_Msk      (0x1UL << CAN_TSR_TXOK0_Pos)                     /*!< 0x00000002 */
+#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               /*!<Transmission OK of Mailbox0     */
+#define CAN_TSR_ALST0_Pos      (2U)
+#define CAN_TSR_ALST0_Msk      (0x1UL << CAN_TSR_ALST0_Pos)                     /*!< 0x00000004 */
+#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               /*!<Arbitration Lost for Mailbox0   */
+#define CAN_TSR_TERR0_Pos      (3U)
+#define CAN_TSR_TERR0_Msk      (0x1UL << CAN_TSR_TERR0_Pos)                     /*!< 0x00000008 */
+#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               /*!<Transmission Error of Mailbox0  */
+#define CAN_TSR_ABRQ0_Pos      (7U)
+#define CAN_TSR_ABRQ0_Msk      (0x1UL << CAN_TSR_ABRQ0_Pos)                     /*!< 0x00000080 */
+#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               /*!<Abort Request for Mailbox0      */
+#define CAN_TSR_RQCP1_Pos      (8U)
+#define CAN_TSR_RQCP1_Msk      (0x1UL << CAN_TSR_RQCP1_Pos)                     /*!< 0x00000100 */
+#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               /*!<Request Completed Mailbox1      */
+#define CAN_TSR_TXOK1_Pos      (9U)
+#define CAN_TSR_TXOK1_Msk      (0x1UL << CAN_TSR_TXOK1_Pos)                     /*!< 0x00000200 */
+#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               /*!<Transmission OK of Mailbox1     */
+#define CAN_TSR_ALST1_Pos      (10U)
+#define CAN_TSR_ALST1_Msk      (0x1UL << CAN_TSR_ALST1_Pos)                     /*!< 0x00000400 */
+#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               /*!<Arbitration Lost for Mailbox1   */
+#define CAN_TSR_TERR1_Pos      (11U)
+#define CAN_TSR_TERR1_Msk      (0x1UL << CAN_TSR_TERR1_Pos)                     /*!< 0x00000800 */
+#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               /*!<Transmission Error of Mailbox1  */
+#define CAN_TSR_ABRQ1_Pos      (15U)
+#define CAN_TSR_ABRQ1_Msk      (0x1UL << CAN_TSR_ABRQ1_Pos)                     /*!< 0x00008000 */
+#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               /*!<Abort Request for Mailbox 1     */
+#define CAN_TSR_RQCP2_Pos      (16U)
+#define CAN_TSR_RQCP2_Msk      (0x1UL << CAN_TSR_RQCP2_Pos)                     /*!< 0x00010000 */
+#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               /*!<Request Completed Mailbox2      */
+#define CAN_TSR_TXOK2_Pos      (17U)
+#define CAN_TSR_TXOK2_Msk      (0x1UL << CAN_TSR_TXOK2_Pos)                     /*!< 0x00020000 */
+#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               /*!<Transmission OK of Mailbox 2    */
+#define CAN_TSR_ALST2_Pos      (18U)
+#define CAN_TSR_ALST2_Msk      (0x1UL << CAN_TSR_ALST2_Pos)                     /*!< 0x00040000 */
+#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               /*!<Arbitration Lost for mailbox 2  */
+#define CAN_TSR_TERR2_Pos      (19U)
+#define CAN_TSR_TERR2_Msk      (0x1UL << CAN_TSR_TERR2_Pos)                     /*!< 0x00080000 */
+#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               /*!<Transmission Error of Mailbox 2 */
+#define CAN_TSR_ABRQ2_Pos      (23U)
+#define CAN_TSR_ABRQ2_Msk      (0x1UL << CAN_TSR_ABRQ2_Pos)                     /*!< 0x00800000 */
+#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               /*!<Abort Request for Mailbox 2     */
+#define CAN_TSR_CODE_Pos       (24U)
+#define CAN_TSR_CODE_Msk       (0x3UL << CAN_TSR_CODE_Pos)                      /*!< 0x03000000 */
+#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                /*!<Mailbox Code                    */
+
+#define CAN_TSR_TME_Pos        (26U)
+#define CAN_TSR_TME_Msk        (0x7UL << CAN_TSR_TME_Pos)                       /*!< 0x1C000000 */
+#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 /*!<TME[2:0] bits */
+#define CAN_TSR_TME0_Pos       (26U)
+#define CAN_TSR_TME0_Msk       (0x1UL << CAN_TSR_TME0_Pos)                      /*!< 0x04000000 */
+#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                /*!<Transmit Mailbox 0 Empty */
+#define CAN_TSR_TME1_Pos       (27U)
+#define CAN_TSR_TME1_Msk       (0x1UL << CAN_TSR_TME1_Pos)                      /*!< 0x08000000 */
+#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                /*!<Transmit Mailbox 1 Empty */
+#define CAN_TSR_TME2_Pos       (28U)
+#define CAN_TSR_TME2_Msk       (0x1UL << CAN_TSR_TME2_Pos)                      /*!< 0x10000000 */
+#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                /*!<Transmit Mailbox 2 Empty */
+
+#define CAN_TSR_LOW_Pos        (29U)
+#define CAN_TSR_LOW_Msk        (0x7UL << CAN_TSR_LOW_Pos)                       /*!< 0xE0000000 */
+#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 /*!<LOW[2:0] bits */
+#define CAN_TSR_LOW0_Pos       (29U)
+#define CAN_TSR_LOW0_Msk       (0x1UL << CAN_TSR_LOW0_Pos)                      /*!< 0x20000000 */
+#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                /*!<Lowest Priority Flag for Mailbox 0 */
+#define CAN_TSR_LOW1_Pos       (30U)
+#define CAN_TSR_LOW1_Msk       (0x1UL << CAN_TSR_LOW1_Pos)                      /*!< 0x40000000 */
+#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                /*!<Lowest Priority Flag for Mailbox 1 */
+#define CAN_TSR_LOW2_Pos       (31U)
+#define CAN_TSR_LOW2_Msk       (0x1UL << CAN_TSR_LOW2_Pos)                      /*!< 0x80000000 */
+#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                /*!<Lowest Priority Flag for Mailbox 2 */
+
+/*******************  Bit definition for CAN_RF0R register  *******************/
+#define CAN_RF0R_FMP0_Pos      (0U)
+#define CAN_RF0R_FMP0_Msk      (0x3UL << CAN_RF0R_FMP0_Pos)                     /*!< 0x00000003 */
+#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               /*!<FIFO 0 Message Pending        */
+#define CAN_RF0R_FULL0_Pos     (3U)
+#define CAN_RF0R_FULL0_Msk     (0x1UL << CAN_RF0R_FULL0_Pos)                    /*!< 0x00000008 */
+#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              /*!<FIFO 0 Full                   */
+#define CAN_RF0R_FOVR0_Pos     (4U)
+#define CAN_RF0R_FOVR0_Msk     (0x1UL << CAN_RF0R_FOVR0_Pos)                    /*!< 0x00000010 */
+#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              /*!<FIFO 0 Overrun                */
+#define CAN_RF0R_RFOM0_Pos     (5U)
+#define CAN_RF0R_RFOM0_Msk     (0x1UL << CAN_RF0R_RFOM0_Pos)                    /*!< 0x00000020 */
+#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              /*!<Release FIFO 0 Output Mailbox */
+
+/*******************  Bit definition for CAN_RF1R register  *******************/
+#define CAN_RF1R_FMP1_Pos      (0U)
+#define CAN_RF1R_FMP1_Msk      (0x3UL << CAN_RF1R_FMP1_Pos)                     /*!< 0x00000003 */
+#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               /*!<FIFO 1 Message Pending        */
+#define CAN_RF1R_FULL1_Pos     (3U)
+#define CAN_RF1R_FULL1_Msk     (0x1UL << CAN_RF1R_FULL1_Pos)                    /*!< 0x00000008 */
+#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              /*!<FIFO 1 Full                   */
+#define CAN_RF1R_FOVR1_Pos     (4U)
+#define CAN_RF1R_FOVR1_Msk     (0x1UL << CAN_RF1R_FOVR1_Pos)                    /*!< 0x00000010 */
+#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              /*!<FIFO 1 Overrun                */
+#define CAN_RF1R_RFOM1_Pos     (5U)
+#define CAN_RF1R_RFOM1_Msk     (0x1UL << CAN_RF1R_RFOM1_Pos)                    /*!< 0x00000020 */
+#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              /*!<Release FIFO 1 Output Mailbox */
+
+/********************  Bit definition for CAN_IER register  *******************/
+#define CAN_IER_TMEIE_Pos      (0U)
+#define CAN_IER_TMEIE_Msk      (0x1UL << CAN_IER_TMEIE_Pos)                     /*!< 0x00000001 */
+#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               /*!<Transmit Mailbox Empty Interrupt Enable */
+#define CAN_IER_FMPIE0_Pos     (1U)
+#define CAN_IER_FMPIE0_Msk     (0x1UL << CAN_IER_FMPIE0_Pos)                    /*!< 0x00000002 */
+#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              /*!<FIFO Message Pending Interrupt Enable   */
+#define CAN_IER_FFIE0_Pos      (2U)
+#define CAN_IER_FFIE0_Msk      (0x1UL << CAN_IER_FFIE0_Pos)                     /*!< 0x00000004 */
+#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               /*!<FIFO Full Interrupt Enable              */
+#define CAN_IER_FOVIE0_Pos     (3U)
+#define CAN_IER_FOVIE0_Msk     (0x1UL << CAN_IER_FOVIE0_Pos)                    /*!< 0x00000008 */
+#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              /*!<FIFO Overrun Interrupt Enable           */
+#define CAN_IER_FMPIE1_Pos     (4U)
+#define CAN_IER_FMPIE1_Msk     (0x1UL << CAN_IER_FMPIE1_Pos)                    /*!< 0x00000010 */
+#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              /*!<FIFO Message Pending Interrupt Enable   */
+#define CAN_IER_FFIE1_Pos      (5U)
+#define CAN_IER_FFIE1_Msk      (0x1UL << CAN_IER_FFIE1_Pos)                     /*!< 0x00000020 */
+#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               /*!<FIFO Full Interrupt Enable              */
+#define CAN_IER_FOVIE1_Pos     (6U)
+#define CAN_IER_FOVIE1_Msk     (0x1UL << CAN_IER_FOVIE1_Pos)                    /*!< 0x00000040 */
+#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              /*!<FIFO Overrun Interrupt Enable           */
+#define CAN_IER_EWGIE_Pos      (8U)
+#define CAN_IER_EWGIE_Msk      (0x1UL << CAN_IER_EWGIE_Pos)                     /*!< 0x00000100 */
+#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               /*!<Error Warning Interrupt Enable          */
+#define CAN_IER_EPVIE_Pos      (9U)
+#define CAN_IER_EPVIE_Msk      (0x1UL << CAN_IER_EPVIE_Pos)                     /*!< 0x00000200 */
+#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               /*!<Error Passive Interrupt Enable          */
+#define CAN_IER_BOFIE_Pos      (10U)
+#define CAN_IER_BOFIE_Msk      (0x1UL << CAN_IER_BOFIE_Pos)                     /*!< 0x00000400 */
+#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               /*!<Bus-Off Interrupt Enable                */
+#define CAN_IER_LECIE_Pos      (11U)
+#define CAN_IER_LECIE_Msk      (0x1UL << CAN_IER_LECIE_Pos)                     /*!< 0x00000800 */
+#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               /*!<Last Error Code Interrupt Enable        */
+#define CAN_IER_ERRIE_Pos      (15U)
+#define CAN_IER_ERRIE_Msk      (0x1UL << CAN_IER_ERRIE_Pos)                     /*!< 0x00008000 */
+#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               /*!<Error Interrupt Enable                  */
+#define CAN_IER_WKUIE_Pos      (16U)
+#define CAN_IER_WKUIE_Msk      (0x1UL << CAN_IER_WKUIE_Pos)                     /*!< 0x00010000 */
+#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               /*!<Wakeup Interrupt Enable                 */
+#define CAN_IER_SLKIE_Pos      (17U)
+#define CAN_IER_SLKIE_Msk      (0x1UL << CAN_IER_SLKIE_Pos)                     /*!< 0x00020000 */
+#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               /*!<Sleep Interrupt Enable                  */
+
+/********************  Bit definition for CAN_ESR register  *******************/
+#define CAN_ESR_EWGF_Pos       (0U)
+#define CAN_ESR_EWGF_Msk       (0x1UL << CAN_ESR_EWGF_Pos)                      /*!< 0x00000001 */
+#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                /*!<Error Warning Flag */
+#define CAN_ESR_EPVF_Pos       (1U)
+#define CAN_ESR_EPVF_Msk       (0x1UL << CAN_ESR_EPVF_Pos)                      /*!< 0x00000002 */
+#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                /*!<Error Passive Flag */
+#define CAN_ESR_BOFF_Pos       (2U)
+#define CAN_ESR_BOFF_Msk       (0x1UL << CAN_ESR_BOFF_Pos)                      /*!< 0x00000004 */
+#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                /*!<Bus-Off Flag */
+
+#define CAN_ESR_LEC_Pos        (4U)
+#define CAN_ESR_LEC_Msk        (0x7UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000070 */
+#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 /*!<LEC[2:0] bits (Last Error Code) */
+#define CAN_ESR_LEC_0          (0x1UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000010 */
+#define CAN_ESR_LEC_1          (0x2UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000020 */
+#define CAN_ESR_LEC_2          (0x4UL << CAN_ESR_LEC_Pos)                       /*!< 0x00000040 */
+
+#define CAN_ESR_TEC_Pos        (16U)
+#define CAN_ESR_TEC_Msk        (0xFFUL << CAN_ESR_TEC_Pos)                      /*!< 0x00FF0000 */
+#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 /*!<Least significant byte of the 9-bit Transmit Error Counter */
+#define CAN_ESR_REC_Pos        (24U)
+#define CAN_ESR_REC_Msk        (0xFFUL << CAN_ESR_REC_Pos)                      /*!< 0xFF000000 */
+#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 /*!<Receive Error Counter */
+
+/*******************  Bit definition for CAN_BTR register  ********************/
+#define CAN_BTR_BRP_Pos        (0U)
+#define CAN_BTR_BRP_Msk        (0x3FFUL << CAN_BTR_BRP_Pos)                     /*!< 0x000003FF */
+#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 /*!<Baud Rate Prescaler           */
+#define CAN_BTR_TS1_Pos        (16U)
+#define CAN_BTR_TS1_Msk        (0xFUL << CAN_BTR_TS1_Pos)                       /*!< 0x000F0000 */
+#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 /*!<Time Segment 1                */
+#define CAN_BTR_TS1_0          (0x1UL << CAN_BTR_TS1_Pos)                       /*!< 0x00010000 */
+#define CAN_BTR_TS1_1          (0x2UL << CAN_BTR_TS1_Pos)                       /*!< 0x00020000 */
+#define CAN_BTR_TS1_2          (0x4UL << CAN_BTR_TS1_Pos)                       /*!< 0x00040000 */
+#define CAN_BTR_TS1_3          (0x8UL << CAN_BTR_TS1_Pos)                       /*!< 0x00080000 */
+#define CAN_BTR_TS2_Pos        (20U)
+#define CAN_BTR_TS2_Msk        (0x7UL << CAN_BTR_TS2_Pos)                       /*!< 0x00700000 */
+#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 /*!<Time Segment 2                */
+#define CAN_BTR_TS2_0          (0x1UL << CAN_BTR_TS2_Pos)                       /*!< 0x00100000 */
+#define CAN_BTR_TS2_1          (0x2UL << CAN_BTR_TS2_Pos)                       /*!< 0x00200000 */
+#define CAN_BTR_TS2_2          (0x4UL << CAN_BTR_TS2_Pos)                       /*!< 0x00400000 */
+#define CAN_BTR_SJW_Pos        (24U)
+#define CAN_BTR_SJW_Msk        (0x3UL << CAN_BTR_SJW_Pos)                       /*!< 0x03000000 */
+#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 /*!<Resynchronization Jump Width  */
+#define CAN_BTR_SJW_0          (0x1UL << CAN_BTR_SJW_Pos)                       /*!< 0x01000000 */
+#define CAN_BTR_SJW_1          (0x2UL << CAN_BTR_SJW_Pos)                       /*!< 0x02000000 */
+#define CAN_BTR_LBKM_Pos       (30U)
+#define CAN_BTR_LBKM_Msk       (0x1UL << CAN_BTR_LBKM_Pos)                      /*!< 0x40000000 */
+#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                /*!<Loop Back Mode (Debug)        */
+#define CAN_BTR_SILM_Pos       (31U)
+#define CAN_BTR_SILM_Msk       (0x1UL << CAN_BTR_SILM_Pos)                      /*!< 0x80000000 */
+#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                /*!<Silent Mode                   */
+
+/*!<Mailbox registers */
+/******************  Bit definition for CAN_TI0R register  ********************/
+#define CAN_TI0R_TXRQ_Pos      (0U)
+#define CAN_TI0R_TXRQ_Msk      (0x1UL << CAN_TI0R_TXRQ_Pos)                     /*!< 0x00000001 */
+#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               /*!<Transmit Mailbox Request                   */
+#define CAN_TI0R_RTR_Pos       (1U)
+#define CAN_TI0R_RTR_Msk       (0x1UL << CAN_TI0R_RTR_Pos)                      /*!< 0x00000002 */
+#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                /*!<Remote Transmission Request                */
+#define CAN_TI0R_IDE_Pos       (2U)
+#define CAN_TI0R_IDE_Msk       (0x1UL << CAN_TI0R_IDE_Pos)                      /*!< 0x00000004 */
+#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                /*!<Identifier Extension                       */
+#define CAN_TI0R_EXID_Pos      (3U)
+#define CAN_TI0R_EXID_Msk      (0x3FFFFUL << CAN_TI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
+#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               /*!<Extended Identifier                        */
+#define CAN_TI0R_STID_Pos      (21U)
+#define CAN_TI0R_STID_Msk      (0x7FFUL << CAN_TI0R_STID_Pos)                   /*!< 0xFFE00000 */
+#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
+
+/******************  Bit definition for CAN_TDT0R register  *******************/
+#define CAN_TDT0R_DLC_Pos      (0U)
+#define CAN_TDT0R_DLC_Msk      (0xFUL << CAN_TDT0R_DLC_Pos)                     /*!< 0x0000000F */
+#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               /*!<Data Length Code     */
+#define CAN_TDT0R_TGT_Pos      (8U)
+#define CAN_TDT0R_TGT_Msk      (0x1UL << CAN_TDT0R_TGT_Pos)                     /*!< 0x00000100 */
+#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               /*!<Transmit Global Time */
+#define CAN_TDT0R_TIME_Pos     (16U)
+#define CAN_TDT0R_TIME_Msk     (0xFFFFUL << CAN_TDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
+#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              /*!<Message Time Stamp   */
+
+/******************  Bit definition for CAN_TDL0R register  *******************/
+#define CAN_TDL0R_DATA0_Pos    (0U)
+#define CAN_TDL0R_DATA0_Msk    (0xFFUL << CAN_TDL0R_DATA0_Pos)                  /*!< 0x000000FF */
+#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             /*!<Data byte 0 */
+#define CAN_TDL0R_DATA1_Pos    (8U)
+#define CAN_TDL0R_DATA1_Msk    (0xFFUL << CAN_TDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             /*!<Data byte 1 */
+#define CAN_TDL0R_DATA2_Pos    (16U)
+#define CAN_TDL0R_DATA2_Msk    (0xFFUL << CAN_TDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             /*!<Data byte 2 */
+#define CAN_TDL0R_DATA3_Pos    (24U)
+#define CAN_TDL0R_DATA3_Msk    (0xFFUL << CAN_TDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             /*!<Data byte 3 */
+
+/******************  Bit definition for CAN_TDH0R register  *******************/
+#define CAN_TDH0R_DATA4_Pos    (0U)
+#define CAN_TDH0R_DATA4_Msk    (0xFFUL << CAN_TDH0R_DATA4_Pos)                  /*!< 0x000000FF */
+#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             /*!<Data byte 4 */
+#define CAN_TDH0R_DATA5_Pos    (8U)
+#define CAN_TDH0R_DATA5_Msk    (0xFFUL << CAN_TDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             /*!<Data byte 5 */
+#define CAN_TDH0R_DATA6_Pos    (16U)
+#define CAN_TDH0R_DATA6_Msk    (0xFFUL << CAN_TDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             /*!<Data byte 6 */
+#define CAN_TDH0R_DATA7_Pos    (24U)
+#define CAN_TDH0R_DATA7_Msk    (0xFFUL << CAN_TDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             /*!<Data byte 7 */
+
+/*******************  Bit definition for CAN_TI1R register  *******************/
+#define CAN_TI1R_TXRQ_Pos      (0U)
+#define CAN_TI1R_TXRQ_Msk      (0x1UL << CAN_TI1R_TXRQ_Pos)                     /*!< 0x00000001 */
+#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               /*!<Transmit Mailbox Request                   */
+#define CAN_TI1R_RTR_Pos       (1U)
+#define CAN_TI1R_RTR_Msk       (0x1UL << CAN_TI1R_RTR_Pos)                      /*!< 0x00000002 */
+#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                /*!<Remote Transmission Request                */
+#define CAN_TI1R_IDE_Pos       (2U)
+#define CAN_TI1R_IDE_Msk       (0x1UL << CAN_TI1R_IDE_Pos)                      /*!< 0x00000004 */
+#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                /*!<Identifier Extension                       */
+#define CAN_TI1R_EXID_Pos      (3U)
+#define CAN_TI1R_EXID_Msk      (0x3FFFFUL << CAN_TI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
+#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               /*!<Extended Identifier                        */
+#define CAN_TI1R_STID_Pos      (21U)
+#define CAN_TI1R_STID_Msk      (0x7FFUL << CAN_TI1R_STID_Pos)                   /*!< 0xFFE00000 */
+#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
+
+/*******************  Bit definition for CAN_TDT1R register  ******************/
+#define CAN_TDT1R_DLC_Pos      (0U)
+#define CAN_TDT1R_DLC_Msk      (0xFUL << CAN_TDT1R_DLC_Pos)                     /*!< 0x0000000F */
+#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               /*!<Data Length Code     */
+#define CAN_TDT1R_TGT_Pos      (8U)
+#define CAN_TDT1R_TGT_Msk      (0x1UL << CAN_TDT1R_TGT_Pos)                     /*!< 0x00000100 */
+#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               /*!<Transmit Global Time */
+#define CAN_TDT1R_TIME_Pos     (16U)
+#define CAN_TDT1R_TIME_Msk     (0xFFFFUL << CAN_TDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
+#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              /*!<Message Time Stamp   */
+
+/*******************  Bit definition for CAN_TDL1R register  ******************/
+#define CAN_TDL1R_DATA0_Pos    (0U)
+#define CAN_TDL1R_DATA0_Msk    (0xFFUL << CAN_TDL1R_DATA0_Pos)                  /*!< 0x000000FF */
+#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             /*!<Data byte 0 */
+#define CAN_TDL1R_DATA1_Pos    (8U)
+#define CAN_TDL1R_DATA1_Msk    (0xFFUL << CAN_TDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             /*!<Data byte 1 */
+#define CAN_TDL1R_DATA2_Pos    (16U)
+#define CAN_TDL1R_DATA2_Msk    (0xFFUL << CAN_TDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             /*!<Data byte 2 */
+#define CAN_TDL1R_DATA3_Pos    (24U)
+#define CAN_TDL1R_DATA3_Msk    (0xFFUL << CAN_TDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             /*!<Data byte 3 */
+
+/*******************  Bit definition for CAN_TDH1R register  ******************/
+#define CAN_TDH1R_DATA4_Pos    (0U)
+#define CAN_TDH1R_DATA4_Msk    (0xFFUL << CAN_TDH1R_DATA4_Pos)                  /*!< 0x000000FF */
+#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             /*!<Data byte 4 */
+#define CAN_TDH1R_DATA5_Pos    (8U)
+#define CAN_TDH1R_DATA5_Msk    (0xFFUL << CAN_TDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             /*!<Data byte 5 */
+#define CAN_TDH1R_DATA6_Pos    (16U)
+#define CAN_TDH1R_DATA6_Msk    (0xFFUL << CAN_TDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             /*!<Data byte 6 */
+#define CAN_TDH1R_DATA7_Pos    (24U)
+#define CAN_TDH1R_DATA7_Msk    (0xFFUL << CAN_TDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             /*!<Data byte 7 */
+
+/*******************  Bit definition for CAN_TI2R register  *******************/
+#define CAN_TI2R_TXRQ_Pos      (0U)
+#define CAN_TI2R_TXRQ_Msk      (0x1UL << CAN_TI2R_TXRQ_Pos)                     /*!< 0x00000001 */
+#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               /*!<Transmit Mailbox Request                   */
+#define CAN_TI2R_RTR_Pos       (1U)
+#define CAN_TI2R_RTR_Msk       (0x1UL << CAN_TI2R_RTR_Pos)                      /*!< 0x00000002 */
+#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                /*!<Remote Transmission Request                */
+#define CAN_TI2R_IDE_Pos       (2U)
+#define CAN_TI2R_IDE_Msk       (0x1UL << CAN_TI2R_IDE_Pos)                      /*!< 0x00000004 */
+#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                /*!<Identifier Extension                       */
+#define CAN_TI2R_EXID_Pos      (3U)
+#define CAN_TI2R_EXID_Msk      (0x3FFFFUL << CAN_TI2R_EXID_Pos)                 /*!< 0x001FFFF8 */
+#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               /*!<Extended identifier                        */
+#define CAN_TI2R_STID_Pos      (21U)
+#define CAN_TI2R_STID_Msk      (0x7FFUL << CAN_TI2R_STID_Pos)                   /*!< 0xFFE00000 */
+#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
+
+/*******************  Bit definition for CAN_TDT2R register  ******************/
+#define CAN_TDT2R_DLC_Pos      (0U)
+#define CAN_TDT2R_DLC_Msk      (0xFUL << CAN_TDT2R_DLC_Pos)                     /*!< 0x0000000F */
+#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               /*!<Data Length Code      */
+#define CAN_TDT2R_TGT_Pos      (8U)
+#define CAN_TDT2R_TGT_Msk      (0x1UL << CAN_TDT2R_TGT_Pos)                     /*!< 0x00000100 */
+#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               /*!<Transmit Global Time  */
+#define CAN_TDT2R_TIME_Pos     (16U)
+#define CAN_TDT2R_TIME_Msk     (0xFFFFUL << CAN_TDT2R_TIME_Pos)                 /*!< 0xFFFF0000 */
+#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              /*!<Message Time Stamp    */
+
+/*******************  Bit definition for CAN_TDL2R register  ******************/
+#define CAN_TDL2R_DATA0_Pos    (0U)
+#define CAN_TDL2R_DATA0_Msk    (0xFFUL << CAN_TDL2R_DATA0_Pos)                  /*!< 0x000000FF */
+#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             /*!<Data byte 0 */
+#define CAN_TDL2R_DATA1_Pos    (8U)
+#define CAN_TDL2R_DATA1_Msk    (0xFFUL << CAN_TDL2R_DATA1_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             /*!<Data byte 1 */
+#define CAN_TDL2R_DATA2_Pos    (16U)
+#define CAN_TDL2R_DATA2_Msk    (0xFFUL << CAN_TDL2R_DATA2_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             /*!<Data byte 2 */
+#define CAN_TDL2R_DATA3_Pos    (24U)
+#define CAN_TDL2R_DATA3_Msk    (0xFFUL << CAN_TDL2R_DATA3_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             /*!<Data byte 3 */
+
+/*******************  Bit definition for CAN_TDH2R register  ******************/
+#define CAN_TDH2R_DATA4_Pos    (0U)
+#define CAN_TDH2R_DATA4_Msk    (0xFFUL << CAN_TDH2R_DATA4_Pos)                  /*!< 0x000000FF */
+#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             /*!<Data byte 4 */
+#define CAN_TDH2R_DATA5_Pos    (8U)
+#define CAN_TDH2R_DATA5_Msk    (0xFFUL << CAN_TDH2R_DATA5_Pos)                  /*!< 0x0000FF00 */
+#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             /*!<Data byte 5 */
+#define CAN_TDH2R_DATA6_Pos    (16U)
+#define CAN_TDH2R_DATA6_Msk    (0xFFUL << CAN_TDH2R_DATA6_Pos)                  /*!< 0x00FF0000 */
+#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             /*!<Data byte 6 */
+#define CAN_TDH2R_DATA7_Pos    (24U)
+#define CAN_TDH2R_DATA7_Msk    (0xFFUL << CAN_TDH2R_DATA7_Pos)                  /*!< 0xFF000000 */
+#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             /*!<Data byte 7 */
+
+/*******************  Bit definition for CAN_RI0R register  *******************/
+#define CAN_RI0R_RTR_Pos       (1U)
+#define CAN_RI0R_RTR_Msk       (0x1UL << CAN_RI0R_RTR_Pos)                      /*!< 0x00000002 */
+#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                /*!<Remote Transmission Request                */
+#define CAN_RI0R_IDE_Pos       (2U)
+#define CAN_RI0R_IDE_Msk       (0x1UL << CAN_RI0R_IDE_Pos)                      /*!< 0x00000004 */
+#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                /*!<Identifier Extension                       */
+#define CAN_RI0R_EXID_Pos      (3U)
+#define CAN_RI0R_EXID_Msk      (0x3FFFFUL << CAN_RI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
+#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               /*!<Extended Identifier                        */
+#define CAN_RI0R_STID_Pos      (21U)
+#define CAN_RI0R_STID_Msk      (0x7FFUL << CAN_RI0R_STID_Pos)                   /*!< 0xFFE00000 */
+#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
+
+/*******************  Bit definition for CAN_RDT0R register  ******************/
+#define CAN_RDT0R_DLC_Pos      (0U)
+#define CAN_RDT0R_DLC_Msk      (0xFUL << CAN_RDT0R_DLC_Pos)                     /*!< 0x0000000F */
+#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               /*!<Data Length Code */
+#define CAN_RDT0R_FMI_Pos      (8U)
+#define CAN_RDT0R_FMI_Msk      (0xFFUL << CAN_RDT0R_FMI_Pos)                    /*!< 0x0000FF00 */
+#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               /*!<Filter Match Index */
+#define CAN_RDT0R_TIME_Pos     (16U)
+#define CAN_RDT0R_TIME_Msk     (0xFFFFUL << CAN_RDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
+#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              /*!<Message Time Stamp */
+
+/*******************  Bit definition for CAN_RDL0R register  ******************/
+#define CAN_RDL0R_DATA0_Pos    (0U)
+#define CAN_RDL0R_DATA0_Msk    (0xFFUL << CAN_RDL0R_DATA0_Pos)                  /*!< 0x000000FF */
+#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             /*!<Data byte 0 */
+#define CAN_RDL0R_DATA1_Pos    (8U)
+#define CAN_RDL0R_DATA1_Msk    (0xFFUL << CAN_RDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
+#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             /*!<Data byte 1 */
+#define CAN_RDL0R_DATA2_Pos    (16U)
+#define CAN_RDL0R_DATA2_Msk    (0xFFUL << CAN_RDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
+#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             /*!<Data byte 2 */
+#define CAN_RDL0R_DATA3_Pos    (24U)
+#define CAN_RDL0R_DATA3_Msk    (0xFFUL << CAN_RDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
+#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             /*!<Data byte 3 */
+
+/*******************  Bit definition for CAN_RDH0R register  ******************/
+#define CAN_RDH0R_DATA4_Pos    (0U)
+#define CAN_RDH0R_DATA4_Msk    (0xFFUL << CAN_RDH0R_DATA4_Pos)                  /*!< 0x000000FF */
+#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             /*!<Data byte 4 */
+#define CAN_RDH0R_DATA5_Pos    (8U)
+#define CAN_RDH0R_DATA5_Msk    (0xFFUL << CAN_RDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
+#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             /*!<Data byte 5 */
+#define CAN_RDH0R_DATA6_Pos    (16U)
+#define CAN_RDH0R_DATA6_Msk    (0xFFUL << CAN_RDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
+#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             /*!<Data byte 6 */
+#define CAN_RDH0R_DATA7_Pos    (24U)
+#define CAN_RDH0R_DATA7_Msk    (0xFFUL << CAN_RDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
+#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             /*!<Data byte 7 */
+
+/*******************  Bit definition for CAN_RI1R register  *******************/
+#define CAN_RI1R_RTR_Pos       (1U)
+#define CAN_RI1R_RTR_Msk       (0x1UL << CAN_RI1R_RTR_Pos)                      /*!< 0x00000002 */
+#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                /*!<Remote Transmission Request                */
+#define CAN_RI1R_IDE_Pos       (2U)
+#define CAN_RI1R_IDE_Msk       (0x1UL << CAN_RI1R_IDE_Pos)                      /*!< 0x00000004 */
+#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                /*!<Identifier Extension                       */
+#define CAN_RI1R_EXID_Pos      (3U)
+#define CAN_RI1R_EXID_Msk      (0x3FFFFUL << CAN_RI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
+#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               /*!<Extended identifier                        */
+#define CAN_RI1R_STID_Pos      (21U)
+#define CAN_RI1R_STID_Msk      (0x7FFUL << CAN_RI1R_STID_Pos)                   /*!< 0xFFE00000 */
+#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
+
+/*******************  Bit definition for CAN_RDT1R register  ******************/
+#define CAN_RDT1R_DLC_Pos      (0U)
+#define CAN_RDT1R_DLC_Msk      (0xFUL << CAN_RDT1R_DLC_Pos)                     /*!< 0x0000000F */
+#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               /*!<Data Length Code   */
+#define CAN_RDT1R_FMI_Pos      (8U)
+#define CAN_RDT1R_FMI_Msk      (0xFFUL << CAN_RDT1R_FMI_Pos)                    /*!< 0x0000FF00 */
+#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               /*!<Filter Match Index */
+#define CAN_RDT1R_TIME_Pos     (16U)
+#define CAN_RDT1R_TIME_Msk     (0xFFFFUL << CAN_RDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
+#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              /*!<Message Time Stamp */
+
+/*******************  Bit definition for CAN_RDL1R register  ******************/
+#define CAN_RDL1R_DATA0_Pos    (0U)
+#define CAN_RDL1R_DATA0_Msk    (0xFFUL << CAN_RDL1R_DATA0_Pos)                  /*!< 0x000000FF */
+#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             /*!<Data byte 0 */
+#define CAN_RDL1R_DATA1_Pos    (8U)
+#define CAN_RDL1R_DATA1_Msk    (0xFFUL << CAN_RDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
+#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             /*!<Data byte 1 */
+#define CAN_RDL1R_DATA2_Pos    (16U)
+#define CAN_RDL1R_DATA2_Msk    (0xFFUL << CAN_RDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
+#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             /*!<Data byte 2 */
+#define CAN_RDL1R_DATA3_Pos    (24U)
+#define CAN_RDL1R_DATA3_Msk    (0xFFUL << CAN_RDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
+#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             /*!<Data byte 3 */
+
+/*******************  Bit definition for CAN_RDH1R register  ******************/
+#define CAN_RDH1R_DATA4_Pos    (0U)
+#define CAN_RDH1R_DATA4_Msk    (0xFFUL << CAN_RDH1R_DATA4_Pos)                  /*!< 0x000000FF */
+#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             /*!<Data byte 4 */
+#define CAN_RDH1R_DATA5_Pos    (8U)
+#define CAN_RDH1R_DATA5_Msk    (0xFFUL << CAN_RDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
+#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             /*!<Data byte 5 */
+#define CAN_RDH1R_DATA6_Pos    (16U)
+#define CAN_RDH1R_DATA6_Msk    (0xFFUL << CAN_RDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
+#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             /*!<Data byte 6 */
+#define CAN_RDH1R_DATA7_Pos    (24U)
+#define CAN_RDH1R_DATA7_Msk    (0xFFUL << CAN_RDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
+#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             /*!<Data byte 7 */
+
+/*!<CAN filter registers */
+/*******************  Bit definition for CAN_FMR register  ********************/
+#define CAN_FMR_FINIT          ((uint8_t)0x01U)                                /*!<Filter Init Mode */
+
+/*******************  Bit definition for CAN_FM1R register  *******************/
+#define CAN_FM1R_FBM_Pos       (0U)
+#define CAN_FM1R_FBM_Msk       (0x3FFFUL << CAN_FM1R_FBM_Pos)                   /*!< 0x00003FFF */
+#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                /*!<Filter Mode */
+#define CAN_FM1R_FBM0_Pos      (0U)
+#define CAN_FM1R_FBM0_Msk      (0x1UL << CAN_FM1R_FBM0_Pos)                     /*!< 0x00000001 */
+#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               /*!<Filter Init Mode bit 0  */
+#define CAN_FM1R_FBM1_Pos      (1U)
+#define CAN_FM1R_FBM1_Msk      (0x1UL << CAN_FM1R_FBM1_Pos)                     /*!< 0x00000002 */
+#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               /*!<Filter Init Mode bit 1  */
+#define CAN_FM1R_FBM2_Pos      (2U)
+#define CAN_FM1R_FBM2_Msk      (0x1UL << CAN_FM1R_FBM2_Pos)                     /*!< 0x00000004 */
+#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               /*!<Filter Init Mode bit 2  */
+#define CAN_FM1R_FBM3_Pos      (3U)
+#define CAN_FM1R_FBM3_Msk      (0x1UL << CAN_FM1R_FBM3_Pos)                     /*!< 0x00000008 */
+#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               /*!<Filter Init Mode bit 3  */
+#define CAN_FM1R_FBM4_Pos      (4U)
+#define CAN_FM1R_FBM4_Msk      (0x1UL << CAN_FM1R_FBM4_Pos)                     /*!< 0x00000010 */
+#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               /*!<Filter Init Mode bit 4  */
+#define CAN_FM1R_FBM5_Pos      (5U)
+#define CAN_FM1R_FBM5_Msk      (0x1UL << CAN_FM1R_FBM5_Pos)                     /*!< 0x00000020 */
+#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               /*!<Filter Init Mode bit 5  */
+#define CAN_FM1R_FBM6_Pos      (6U)
+#define CAN_FM1R_FBM6_Msk      (0x1UL << CAN_FM1R_FBM6_Pos)                     /*!< 0x00000040 */
+#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               /*!<Filter Init Mode bit 6  */
+#define CAN_FM1R_FBM7_Pos      (7U)
+#define CAN_FM1R_FBM7_Msk      (0x1UL << CAN_FM1R_FBM7_Pos)                     /*!< 0x00000080 */
+#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               /*!<Filter Init Mode bit 7  */
+#define CAN_FM1R_FBM8_Pos      (8U)
+#define CAN_FM1R_FBM8_Msk      (0x1UL << CAN_FM1R_FBM8_Pos)                     /*!< 0x00000100 */
+#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               /*!<Filter Init Mode bit 8  */
+#define CAN_FM1R_FBM9_Pos      (9U)
+#define CAN_FM1R_FBM9_Msk      (0x1UL << CAN_FM1R_FBM9_Pos)                     /*!< 0x00000200 */
+#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               /*!<Filter Init Mode bit 9  */
+#define CAN_FM1R_FBM10_Pos     (10U)
+#define CAN_FM1R_FBM10_Msk     (0x1UL << CAN_FM1R_FBM10_Pos)                    /*!< 0x00000400 */
+#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              /*!<Filter Init Mode bit 10 */
+#define CAN_FM1R_FBM11_Pos     (11U)
+#define CAN_FM1R_FBM11_Msk     (0x1UL << CAN_FM1R_FBM11_Pos)                    /*!< 0x00000800 */
+#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              /*!<Filter Init Mode bit 11 */
+#define CAN_FM1R_FBM12_Pos     (12U)
+#define CAN_FM1R_FBM12_Msk     (0x1UL << CAN_FM1R_FBM12_Pos)                    /*!< 0x00001000 */
+#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              /*!<Filter Init Mode bit 12 */
+#define CAN_FM1R_FBM13_Pos     (13U)
+#define CAN_FM1R_FBM13_Msk     (0x1UL << CAN_FM1R_FBM13_Pos)                    /*!< 0x00002000 */
+#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              /*!<Filter Init Mode bit 13 */
+
+/*******************  Bit definition for CAN_FS1R register  *******************/
+#define CAN_FS1R_FSC_Pos       (0U)
+#define CAN_FS1R_FSC_Msk       (0x3FFFUL << CAN_FS1R_FSC_Pos)                   /*!< 0x00003FFF */
+#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                /*!<Filter Scale Configuration        */
+#define CAN_FS1R_FSC0_Pos      (0U)
+#define CAN_FS1R_FSC0_Msk      (0x1UL << CAN_FS1R_FSC0_Pos)                     /*!< 0x00000001 */
+#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               /*!<Filter Scale Configuration bit 0  */
+#define CAN_FS1R_FSC1_Pos      (1U)
+#define CAN_FS1R_FSC1_Msk      (0x1UL << CAN_FS1R_FSC1_Pos)                     /*!< 0x00000002 */
+#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               /*!<Filter Scale Configuration bit 1  */
+#define CAN_FS1R_FSC2_Pos      (2U)
+#define CAN_FS1R_FSC2_Msk      (0x1UL << CAN_FS1R_FSC2_Pos)                     /*!< 0x00000004 */
+#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               /*!<Filter Scale Configuration bit 2  */
+#define CAN_FS1R_FSC3_Pos      (3U)
+#define CAN_FS1R_FSC3_Msk      (0x1UL << CAN_FS1R_FSC3_Pos)                     /*!< 0x00000008 */
+#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               /*!<Filter Scale Configuration bit 3  */
+#define CAN_FS1R_FSC4_Pos      (4U)
+#define CAN_FS1R_FSC4_Msk      (0x1UL << CAN_FS1R_FSC4_Pos)                     /*!< 0x00000010 */
+#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               /*!<Filter Scale Configuration bit 4  */
+#define CAN_FS1R_FSC5_Pos      (5U)
+#define CAN_FS1R_FSC5_Msk      (0x1UL << CAN_FS1R_FSC5_Pos)                     /*!< 0x00000020 */
+#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               /*!<Filter Scale Configuration bit 5  */
+#define CAN_FS1R_FSC6_Pos      (6U)
+#define CAN_FS1R_FSC6_Msk      (0x1UL << CAN_FS1R_FSC6_Pos)                     /*!< 0x00000040 */
+#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               /*!<Filter Scale Configuration bit 6  */
+#define CAN_FS1R_FSC7_Pos      (7U)
+#define CAN_FS1R_FSC7_Msk      (0x1UL << CAN_FS1R_FSC7_Pos)                     /*!< 0x00000080 */
+#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               /*!<Filter Scale Configuration bit 7  */
+#define CAN_FS1R_FSC8_Pos      (8U)
+#define CAN_FS1R_FSC8_Msk      (0x1UL << CAN_FS1R_FSC8_Pos)                     /*!< 0x00000100 */
+#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               /*!<Filter Scale Configuration bit 8  */
+#define CAN_FS1R_FSC9_Pos      (9U)
+#define CAN_FS1R_FSC9_Msk      (0x1UL << CAN_FS1R_FSC9_Pos)                     /*!< 0x00000200 */
+#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               /*!<Filter Scale Configuration bit 9  */
+#define CAN_FS1R_FSC10_Pos     (10U)
+#define CAN_FS1R_FSC10_Msk     (0x1UL << CAN_FS1R_FSC10_Pos)                    /*!< 0x00000400 */
+#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              /*!<Filter Scale Configuration bit 10 */
+#define CAN_FS1R_FSC11_Pos     (11U)
+#define CAN_FS1R_FSC11_Msk     (0x1UL << CAN_FS1R_FSC11_Pos)                    /*!< 0x00000800 */
+#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              /*!<Filter Scale Configuration bit 11 */
+#define CAN_FS1R_FSC12_Pos     (12U)
+#define CAN_FS1R_FSC12_Msk     (0x1UL << CAN_FS1R_FSC12_Pos)                    /*!< 0x00001000 */
+#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              /*!<Filter Scale Configuration bit 12 */
+#define CAN_FS1R_FSC13_Pos     (13U)
+#define CAN_FS1R_FSC13_Msk     (0x1UL << CAN_FS1R_FSC13_Pos)                    /*!< 0x00002000 */
+#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              /*!<Filter Scale Configuration bit 13 */
+
+/******************  Bit definition for CAN_FFA1R register  *******************/
+#define CAN_FFA1R_FFA_Pos      (0U)
+#define CAN_FFA1R_FFA_Msk      (0x3FFFUL << CAN_FFA1R_FFA_Pos)                  /*!< 0x00003FFF */
+#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               /*!<Filter FIFO Assignment */
+#define CAN_FFA1R_FFA0_Pos     (0U)
+#define CAN_FFA1R_FFA0_Msk     (0x1UL << CAN_FFA1R_FFA0_Pos)                    /*!< 0x00000001 */
+#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              /*!<Filter FIFO Assignment for Filter 0 */
+#define CAN_FFA1R_FFA1_Pos     (1U)
+#define CAN_FFA1R_FFA1_Msk     (0x1UL << CAN_FFA1R_FFA1_Pos)                    /*!< 0x00000002 */
+#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              /*!<Filter FIFO Assignment for Filter 1 */
+#define CAN_FFA1R_FFA2_Pos     (2U)
+#define CAN_FFA1R_FFA2_Msk     (0x1UL << CAN_FFA1R_FFA2_Pos)                    /*!< 0x00000004 */
+#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              /*!<Filter FIFO Assignment for Filter 2 */
+#define CAN_FFA1R_FFA3_Pos     (3U)
+#define CAN_FFA1R_FFA3_Msk     (0x1UL << CAN_FFA1R_FFA3_Pos)                    /*!< 0x00000008 */
+#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              /*!<Filter FIFO Assignment for Filter 3 */
+#define CAN_FFA1R_FFA4_Pos     (4U)
+#define CAN_FFA1R_FFA4_Msk     (0x1UL << CAN_FFA1R_FFA4_Pos)                    /*!< 0x00000010 */
+#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              /*!<Filter FIFO Assignment for Filter 4 */
+#define CAN_FFA1R_FFA5_Pos     (5U)
+#define CAN_FFA1R_FFA5_Msk     (0x1UL << CAN_FFA1R_FFA5_Pos)                    /*!< 0x00000020 */
+#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              /*!<Filter FIFO Assignment for Filter 5 */
+#define CAN_FFA1R_FFA6_Pos     (6U)
+#define CAN_FFA1R_FFA6_Msk     (0x1UL << CAN_FFA1R_FFA6_Pos)                    /*!< 0x00000040 */
+#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              /*!<Filter FIFO Assignment for Filter 6 */
+#define CAN_FFA1R_FFA7_Pos     (7U)
+#define CAN_FFA1R_FFA7_Msk     (0x1UL << CAN_FFA1R_FFA7_Pos)                    /*!< 0x00000080 */
+#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              /*!<Filter FIFO Assignment for Filter 7 */
+#define CAN_FFA1R_FFA8_Pos     (8U)
+#define CAN_FFA1R_FFA8_Msk     (0x1UL << CAN_FFA1R_FFA8_Pos)                    /*!< 0x00000100 */
+#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              /*!<Filter FIFO Assignment for Filter 8 */
+#define CAN_FFA1R_FFA9_Pos     (9U)
+#define CAN_FFA1R_FFA9_Msk     (0x1UL << CAN_FFA1R_FFA9_Pos)                    /*!< 0x00000200 */
+#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              /*!<Filter FIFO Assignment for Filter 9 */
+#define CAN_FFA1R_FFA10_Pos    (10U)
+#define CAN_FFA1R_FFA10_Msk    (0x1UL << CAN_FFA1R_FFA10_Pos)                   /*!< 0x00000400 */
+#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             /*!<Filter FIFO Assignment for Filter 10 */
+#define CAN_FFA1R_FFA11_Pos    (11U)
+#define CAN_FFA1R_FFA11_Msk    (0x1UL << CAN_FFA1R_FFA11_Pos)                   /*!< 0x00000800 */
+#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             /*!<Filter FIFO Assignment for Filter 11 */
+#define CAN_FFA1R_FFA12_Pos    (12U)
+#define CAN_FFA1R_FFA12_Msk    (0x1UL << CAN_FFA1R_FFA12_Pos)                   /*!< 0x00001000 */
+#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             /*!<Filter FIFO Assignment for Filter 12 */
+#define CAN_FFA1R_FFA13_Pos    (13U)
+#define CAN_FFA1R_FFA13_Msk    (0x1UL << CAN_FFA1R_FFA13_Pos)                   /*!< 0x00002000 */
+#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             /*!<Filter FIFO Assignment for Filter 13 */
+
+/*******************  Bit definition for CAN_FA1R register  *******************/
+#define CAN_FA1R_FACT_Pos      (0U)
+#define CAN_FA1R_FACT_Msk      (0x3FFFUL << CAN_FA1R_FACT_Pos)                  /*!< 0x00003FFF */
+#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               /*!<Filter Active    */
+#define CAN_FA1R_FACT0_Pos     (0U)
+#define CAN_FA1R_FACT0_Msk     (0x1UL << CAN_FA1R_FACT0_Pos)                    /*!< 0x00000001 */
+#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              /*!<Filter 0 Active  */
+#define CAN_FA1R_FACT1_Pos     (1U)
+#define CAN_FA1R_FACT1_Msk     (0x1UL << CAN_FA1R_FACT1_Pos)                    /*!< 0x00000002 */
+#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              /*!<Filter 1 Active  */
+#define CAN_FA1R_FACT2_Pos     (2U)
+#define CAN_FA1R_FACT2_Msk     (0x1UL << CAN_FA1R_FACT2_Pos)                    /*!< 0x00000004 */
+#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              /*!<Filter 2 Active  */
+#define CAN_FA1R_FACT3_Pos     (3U)
+#define CAN_FA1R_FACT3_Msk     (0x1UL << CAN_FA1R_FACT3_Pos)                    /*!< 0x00000008 */
+#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              /*!<Filter 3 Active  */
+#define CAN_FA1R_FACT4_Pos     (4U)
+#define CAN_FA1R_FACT4_Msk     (0x1UL << CAN_FA1R_FACT4_Pos)                    /*!< 0x00000010 */
+#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              /*!<Filter 4 Active  */
+#define CAN_FA1R_FACT5_Pos     (5U)
+#define CAN_FA1R_FACT5_Msk     (0x1UL << CAN_FA1R_FACT5_Pos)                    /*!< 0x00000020 */
+#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              /*!<Filter 5 Active  */
+#define CAN_FA1R_FACT6_Pos     (6U)
+#define CAN_FA1R_FACT6_Msk     (0x1UL << CAN_FA1R_FACT6_Pos)                    /*!< 0x00000040 */
+#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              /*!<Filter 6 Active  */
+#define CAN_FA1R_FACT7_Pos     (7U)
+#define CAN_FA1R_FACT7_Msk     (0x1UL << CAN_FA1R_FACT7_Pos)                    /*!< 0x00000080 */
+#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              /*!<Filter 7 Active  */
+#define CAN_FA1R_FACT8_Pos     (8U)
+#define CAN_FA1R_FACT8_Msk     (0x1UL << CAN_FA1R_FACT8_Pos)                    /*!< 0x00000100 */
+#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              /*!<Filter 8 Active  */
+#define CAN_FA1R_FACT9_Pos     (9U)
+#define CAN_FA1R_FACT9_Msk     (0x1UL << CAN_FA1R_FACT9_Pos)                    /*!< 0x00000200 */
+#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              /*!<Filter 9 Active  */
+#define CAN_FA1R_FACT10_Pos    (10U)
+#define CAN_FA1R_FACT10_Msk    (0x1UL << CAN_FA1R_FACT10_Pos)                   /*!< 0x00000400 */
+#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             /*!<Filter 10 Active */
+#define CAN_FA1R_FACT11_Pos    (11U)
+#define CAN_FA1R_FACT11_Msk    (0x1UL << CAN_FA1R_FACT11_Pos)                   /*!< 0x00000800 */
+#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             /*!<Filter 11 Active */
+#define CAN_FA1R_FACT12_Pos    (12U)
+#define CAN_FA1R_FACT12_Msk    (0x1UL << CAN_FA1R_FACT12_Pos)                   /*!< 0x00001000 */
+#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             /*!<Filter 12 Active */
+#define CAN_FA1R_FACT13_Pos    (13U)
+#define CAN_FA1R_FACT13_Msk    (0x1UL << CAN_FA1R_FACT13_Pos)                   /*!< 0x00002000 */
+#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             /*!<Filter 13 Active */
+
+/*******************  Bit definition for CAN_F0R1 register  *******************/
+#define CAN_F0R1_FB0_Pos       (0U)
+#define CAN_F0R1_FB0_Msk       (0x1UL << CAN_F0R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F0R1_FB1_Pos       (1U)
+#define CAN_F0R1_FB1_Msk       (0x1UL << CAN_F0R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F0R1_FB2_Pos       (2U)
+#define CAN_F0R1_FB2_Msk       (0x1UL << CAN_F0R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F0R1_FB3_Pos       (3U)
+#define CAN_F0R1_FB3_Msk       (0x1UL << CAN_F0R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F0R1_FB4_Pos       (4U)
+#define CAN_F0R1_FB4_Msk       (0x1UL << CAN_F0R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F0R1_FB5_Pos       (5U)
+#define CAN_F0R1_FB5_Msk       (0x1UL << CAN_F0R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F0R1_FB6_Pos       (6U)
+#define CAN_F0R1_FB6_Msk       (0x1UL << CAN_F0R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F0R1_FB7_Pos       (7U)
+#define CAN_F0R1_FB7_Msk       (0x1UL << CAN_F0R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F0R1_FB8_Pos       (8U)
+#define CAN_F0R1_FB8_Msk       (0x1UL << CAN_F0R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F0R1_FB9_Pos       (9U)
+#define CAN_F0R1_FB9_Msk       (0x1UL << CAN_F0R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F0R1_FB10_Pos      (10U)
+#define CAN_F0R1_FB10_Msk      (0x1UL << CAN_F0R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F0R1_FB11_Pos      (11U)
+#define CAN_F0R1_FB11_Msk      (0x1UL << CAN_F0R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F0R1_FB12_Pos      (12U)
+#define CAN_F0R1_FB12_Msk      (0x1UL << CAN_F0R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F0R1_FB13_Pos      (13U)
+#define CAN_F0R1_FB13_Msk      (0x1UL << CAN_F0R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F0R1_FB14_Pos      (14U)
+#define CAN_F0R1_FB14_Msk      (0x1UL << CAN_F0R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F0R1_FB15_Pos      (15U)
+#define CAN_F0R1_FB15_Msk      (0x1UL << CAN_F0R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F0R1_FB16_Pos      (16U)
+#define CAN_F0R1_FB16_Msk      (0x1UL << CAN_F0R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F0R1_FB17_Pos      (17U)
+#define CAN_F0R1_FB17_Msk      (0x1UL << CAN_F0R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F0R1_FB18_Pos      (18U)
+#define CAN_F0R1_FB18_Msk      (0x1UL << CAN_F0R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F0R1_FB19_Pos      (19U)
+#define CAN_F0R1_FB19_Msk      (0x1UL << CAN_F0R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F0R1_FB20_Pos      (20U)
+#define CAN_F0R1_FB20_Msk      (0x1UL << CAN_F0R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F0R1_FB21_Pos      (21U)
+#define CAN_F0R1_FB21_Msk      (0x1UL << CAN_F0R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F0R1_FB22_Pos      (22U)
+#define CAN_F0R1_FB22_Msk      (0x1UL << CAN_F0R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F0R1_FB23_Pos      (23U)
+#define CAN_F0R1_FB23_Msk      (0x1UL << CAN_F0R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F0R1_FB24_Pos      (24U)
+#define CAN_F0R1_FB24_Msk      (0x1UL << CAN_F0R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F0R1_FB25_Pos      (25U)
+#define CAN_F0R1_FB25_Msk      (0x1UL << CAN_F0R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F0R1_FB26_Pos      (26U)
+#define CAN_F0R1_FB26_Msk      (0x1UL << CAN_F0R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F0R1_FB27_Pos      (27U)
+#define CAN_F0R1_FB27_Msk      (0x1UL << CAN_F0R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F0R1_FB28_Pos      (28U)
+#define CAN_F0R1_FB28_Msk      (0x1UL << CAN_F0R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F0R1_FB29_Pos      (29U)
+#define CAN_F0R1_FB29_Msk      (0x1UL << CAN_F0R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F0R1_FB30_Pos      (30U)
+#define CAN_F0R1_FB30_Msk      (0x1UL << CAN_F0R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F0R1_FB31_Pos      (31U)
+#define CAN_F0R1_FB31_Msk      (0x1UL << CAN_F0R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F1R1 register  *******************/
+#define CAN_F1R1_FB0_Pos       (0U)
+#define CAN_F1R1_FB0_Msk       (0x1UL << CAN_F1R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F1R1_FB1_Pos       (1U)
+#define CAN_F1R1_FB1_Msk       (0x1UL << CAN_F1R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F1R1_FB2_Pos       (2U)
+#define CAN_F1R1_FB2_Msk       (0x1UL << CAN_F1R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F1R1_FB3_Pos       (3U)
+#define CAN_F1R1_FB3_Msk       (0x1UL << CAN_F1R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F1R1_FB4_Pos       (4U)
+#define CAN_F1R1_FB4_Msk       (0x1UL << CAN_F1R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F1R1_FB5_Pos       (5U)
+#define CAN_F1R1_FB5_Msk       (0x1UL << CAN_F1R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F1R1_FB6_Pos       (6U)
+#define CAN_F1R1_FB6_Msk       (0x1UL << CAN_F1R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F1R1_FB7_Pos       (7U)
+#define CAN_F1R1_FB7_Msk       (0x1UL << CAN_F1R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F1R1_FB8_Pos       (8U)
+#define CAN_F1R1_FB8_Msk       (0x1UL << CAN_F1R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F1R1_FB9_Pos       (9U)
+#define CAN_F1R1_FB9_Msk       (0x1UL << CAN_F1R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F1R1_FB10_Pos      (10U)
+#define CAN_F1R1_FB10_Msk      (0x1UL << CAN_F1R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F1R1_FB11_Pos      (11U)
+#define CAN_F1R1_FB11_Msk      (0x1UL << CAN_F1R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F1R1_FB12_Pos      (12U)
+#define CAN_F1R1_FB12_Msk      (0x1UL << CAN_F1R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F1R1_FB13_Pos      (13U)
+#define CAN_F1R1_FB13_Msk      (0x1UL << CAN_F1R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F1R1_FB14_Pos      (14U)
+#define CAN_F1R1_FB14_Msk      (0x1UL << CAN_F1R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F1R1_FB15_Pos      (15U)
+#define CAN_F1R1_FB15_Msk      (0x1UL << CAN_F1R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F1R1_FB16_Pos      (16U)
+#define CAN_F1R1_FB16_Msk      (0x1UL << CAN_F1R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F1R1_FB17_Pos      (17U)
+#define CAN_F1R1_FB17_Msk      (0x1UL << CAN_F1R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F1R1_FB18_Pos      (18U)
+#define CAN_F1R1_FB18_Msk      (0x1UL << CAN_F1R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F1R1_FB19_Pos      (19U)
+#define CAN_F1R1_FB19_Msk      (0x1UL << CAN_F1R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F1R1_FB20_Pos      (20U)
+#define CAN_F1R1_FB20_Msk      (0x1UL << CAN_F1R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F1R1_FB21_Pos      (21U)
+#define CAN_F1R1_FB21_Msk      (0x1UL << CAN_F1R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F1R1_FB22_Pos      (22U)
+#define CAN_F1R1_FB22_Msk      (0x1UL << CAN_F1R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F1R1_FB23_Pos      (23U)
+#define CAN_F1R1_FB23_Msk      (0x1UL << CAN_F1R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F1R1_FB24_Pos      (24U)
+#define CAN_F1R1_FB24_Msk      (0x1UL << CAN_F1R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F1R1_FB25_Pos      (25U)
+#define CAN_F1R1_FB25_Msk      (0x1UL << CAN_F1R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F1R1_FB26_Pos      (26U)
+#define CAN_F1R1_FB26_Msk      (0x1UL << CAN_F1R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F1R1_FB27_Pos      (27U)
+#define CAN_F1R1_FB27_Msk      (0x1UL << CAN_F1R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F1R1_FB28_Pos      (28U)
+#define CAN_F1R1_FB28_Msk      (0x1UL << CAN_F1R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F1R1_FB29_Pos      (29U)
+#define CAN_F1R1_FB29_Msk      (0x1UL << CAN_F1R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F1R1_FB30_Pos      (30U)
+#define CAN_F1R1_FB30_Msk      (0x1UL << CAN_F1R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F1R1_FB31_Pos      (31U)
+#define CAN_F1R1_FB31_Msk      (0x1UL << CAN_F1R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F2R1 register  *******************/
+#define CAN_F2R1_FB0_Pos       (0U)
+#define CAN_F2R1_FB0_Msk       (0x1UL << CAN_F2R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F2R1_FB1_Pos       (1U)
+#define CAN_F2R1_FB1_Msk       (0x1UL << CAN_F2R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F2R1_FB2_Pos       (2U)
+#define CAN_F2R1_FB2_Msk       (0x1UL << CAN_F2R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F2R1_FB3_Pos       (3U)
+#define CAN_F2R1_FB3_Msk       (0x1UL << CAN_F2R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F2R1_FB4_Pos       (4U)
+#define CAN_F2R1_FB4_Msk       (0x1UL << CAN_F2R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F2R1_FB5_Pos       (5U)
+#define CAN_F2R1_FB5_Msk       (0x1UL << CAN_F2R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F2R1_FB6_Pos       (6U)
+#define CAN_F2R1_FB6_Msk       (0x1UL << CAN_F2R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F2R1_FB7_Pos       (7U)
+#define CAN_F2R1_FB7_Msk       (0x1UL << CAN_F2R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F2R1_FB8_Pos       (8U)
+#define CAN_F2R1_FB8_Msk       (0x1UL << CAN_F2R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F2R1_FB9_Pos       (9U)
+#define CAN_F2R1_FB9_Msk       (0x1UL << CAN_F2R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F2R1_FB10_Pos      (10U)
+#define CAN_F2R1_FB10_Msk      (0x1UL << CAN_F2R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F2R1_FB11_Pos      (11U)
+#define CAN_F2R1_FB11_Msk      (0x1UL << CAN_F2R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F2R1_FB12_Pos      (12U)
+#define CAN_F2R1_FB12_Msk      (0x1UL << CAN_F2R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F2R1_FB13_Pos      (13U)
+#define CAN_F2R1_FB13_Msk      (0x1UL << CAN_F2R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F2R1_FB14_Pos      (14U)
+#define CAN_F2R1_FB14_Msk      (0x1UL << CAN_F2R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F2R1_FB15_Pos      (15U)
+#define CAN_F2R1_FB15_Msk      (0x1UL << CAN_F2R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F2R1_FB16_Pos      (16U)
+#define CAN_F2R1_FB16_Msk      (0x1UL << CAN_F2R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F2R1_FB17_Pos      (17U)
+#define CAN_F2R1_FB17_Msk      (0x1UL << CAN_F2R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F2R1_FB18_Pos      (18U)
+#define CAN_F2R1_FB18_Msk      (0x1UL << CAN_F2R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F2R1_FB19_Pos      (19U)
+#define CAN_F2R1_FB19_Msk      (0x1UL << CAN_F2R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F2R1_FB20_Pos      (20U)
+#define CAN_F2R1_FB20_Msk      (0x1UL << CAN_F2R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F2R1_FB21_Pos      (21U)
+#define CAN_F2R1_FB21_Msk      (0x1UL << CAN_F2R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F2R1_FB22_Pos      (22U)
+#define CAN_F2R1_FB22_Msk      (0x1UL << CAN_F2R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F2R1_FB23_Pos      (23U)
+#define CAN_F2R1_FB23_Msk      (0x1UL << CAN_F2R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F2R1_FB24_Pos      (24U)
+#define CAN_F2R1_FB24_Msk      (0x1UL << CAN_F2R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F2R1_FB25_Pos      (25U)
+#define CAN_F2R1_FB25_Msk      (0x1UL << CAN_F2R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F2R1_FB26_Pos      (26U)
+#define CAN_F2R1_FB26_Msk      (0x1UL << CAN_F2R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F2R1_FB27_Pos      (27U)
+#define CAN_F2R1_FB27_Msk      (0x1UL << CAN_F2R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F2R1_FB28_Pos      (28U)
+#define CAN_F2R1_FB28_Msk      (0x1UL << CAN_F2R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F2R1_FB29_Pos      (29U)
+#define CAN_F2R1_FB29_Msk      (0x1UL << CAN_F2R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F2R1_FB30_Pos      (30U)
+#define CAN_F2R1_FB30_Msk      (0x1UL << CAN_F2R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F2R1_FB31_Pos      (31U)
+#define CAN_F2R1_FB31_Msk      (0x1UL << CAN_F2R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F3R1 register  *******************/
+#define CAN_F3R1_FB0_Pos       (0U)
+#define CAN_F3R1_FB0_Msk       (0x1UL << CAN_F3R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F3R1_FB1_Pos       (1U)
+#define CAN_F3R1_FB1_Msk       (0x1UL << CAN_F3R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F3R1_FB2_Pos       (2U)
+#define CAN_F3R1_FB2_Msk       (0x1UL << CAN_F3R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F3R1_FB3_Pos       (3U)
+#define CAN_F3R1_FB3_Msk       (0x1UL << CAN_F3R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F3R1_FB4_Pos       (4U)
+#define CAN_F3R1_FB4_Msk       (0x1UL << CAN_F3R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F3R1_FB5_Pos       (5U)
+#define CAN_F3R1_FB5_Msk       (0x1UL << CAN_F3R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F3R1_FB6_Pos       (6U)
+#define CAN_F3R1_FB6_Msk       (0x1UL << CAN_F3R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F3R1_FB7_Pos       (7U)
+#define CAN_F3R1_FB7_Msk       (0x1UL << CAN_F3R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F3R1_FB8_Pos       (8U)
+#define CAN_F3R1_FB8_Msk       (0x1UL << CAN_F3R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F3R1_FB9_Pos       (9U)
+#define CAN_F3R1_FB9_Msk       (0x1UL << CAN_F3R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F3R1_FB10_Pos      (10U)
+#define CAN_F3R1_FB10_Msk      (0x1UL << CAN_F3R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F3R1_FB11_Pos      (11U)
+#define CAN_F3R1_FB11_Msk      (0x1UL << CAN_F3R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F3R1_FB12_Pos      (12U)
+#define CAN_F3R1_FB12_Msk      (0x1UL << CAN_F3R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F3R1_FB13_Pos      (13U)
+#define CAN_F3R1_FB13_Msk      (0x1UL << CAN_F3R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F3R1_FB14_Pos      (14U)
+#define CAN_F3R1_FB14_Msk      (0x1UL << CAN_F3R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F3R1_FB15_Pos      (15U)
+#define CAN_F3R1_FB15_Msk      (0x1UL << CAN_F3R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F3R1_FB16_Pos      (16U)
+#define CAN_F3R1_FB16_Msk      (0x1UL << CAN_F3R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F3R1_FB17_Pos      (17U)
+#define CAN_F3R1_FB17_Msk      (0x1UL << CAN_F3R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F3R1_FB18_Pos      (18U)
+#define CAN_F3R1_FB18_Msk      (0x1UL << CAN_F3R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F3R1_FB19_Pos      (19U)
+#define CAN_F3R1_FB19_Msk      (0x1UL << CAN_F3R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F3R1_FB20_Pos      (20U)
+#define CAN_F3R1_FB20_Msk      (0x1UL << CAN_F3R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F3R1_FB21_Pos      (21U)
+#define CAN_F3R1_FB21_Msk      (0x1UL << CAN_F3R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F3R1_FB22_Pos      (22U)
+#define CAN_F3R1_FB22_Msk      (0x1UL << CAN_F3R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F3R1_FB23_Pos      (23U)
+#define CAN_F3R1_FB23_Msk      (0x1UL << CAN_F3R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F3R1_FB24_Pos      (24U)
+#define CAN_F3R1_FB24_Msk      (0x1UL << CAN_F3R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F3R1_FB25_Pos      (25U)
+#define CAN_F3R1_FB25_Msk      (0x1UL << CAN_F3R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F3R1_FB26_Pos      (26U)
+#define CAN_F3R1_FB26_Msk      (0x1UL << CAN_F3R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F3R1_FB27_Pos      (27U)
+#define CAN_F3R1_FB27_Msk      (0x1UL << CAN_F3R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F3R1_FB28_Pos      (28U)
+#define CAN_F3R1_FB28_Msk      (0x1UL << CAN_F3R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F3R1_FB29_Pos      (29U)
+#define CAN_F3R1_FB29_Msk      (0x1UL << CAN_F3R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F3R1_FB30_Pos      (30U)
+#define CAN_F3R1_FB30_Msk      (0x1UL << CAN_F3R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F3R1_FB31_Pos      (31U)
+#define CAN_F3R1_FB31_Msk      (0x1UL << CAN_F3R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F4R1 register  *******************/
+#define CAN_F4R1_FB0_Pos       (0U)
+#define CAN_F4R1_FB0_Msk       (0x1UL << CAN_F4R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F4R1_FB1_Pos       (1U)
+#define CAN_F4R1_FB1_Msk       (0x1UL << CAN_F4R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F4R1_FB2_Pos       (2U)
+#define CAN_F4R1_FB2_Msk       (0x1UL << CAN_F4R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F4R1_FB3_Pos       (3U)
+#define CAN_F4R1_FB3_Msk       (0x1UL << CAN_F4R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F4R1_FB4_Pos       (4U)
+#define CAN_F4R1_FB4_Msk       (0x1UL << CAN_F4R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F4R1_FB5_Pos       (5U)
+#define CAN_F4R1_FB5_Msk       (0x1UL << CAN_F4R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F4R1_FB6_Pos       (6U)
+#define CAN_F4R1_FB6_Msk       (0x1UL << CAN_F4R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F4R1_FB7_Pos       (7U)
+#define CAN_F4R1_FB7_Msk       (0x1UL << CAN_F4R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F4R1_FB8_Pos       (8U)
+#define CAN_F4R1_FB8_Msk       (0x1UL << CAN_F4R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F4R1_FB9_Pos       (9U)
+#define CAN_F4R1_FB9_Msk       (0x1UL << CAN_F4R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F4R1_FB10_Pos      (10U)
+#define CAN_F4R1_FB10_Msk      (0x1UL << CAN_F4R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F4R1_FB11_Pos      (11U)
+#define CAN_F4R1_FB11_Msk      (0x1UL << CAN_F4R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F4R1_FB12_Pos      (12U)
+#define CAN_F4R1_FB12_Msk      (0x1UL << CAN_F4R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F4R1_FB13_Pos      (13U)
+#define CAN_F4R1_FB13_Msk      (0x1UL << CAN_F4R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F4R1_FB14_Pos      (14U)
+#define CAN_F4R1_FB14_Msk      (0x1UL << CAN_F4R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F4R1_FB15_Pos      (15U)
+#define CAN_F4R1_FB15_Msk      (0x1UL << CAN_F4R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F4R1_FB16_Pos      (16U)
+#define CAN_F4R1_FB16_Msk      (0x1UL << CAN_F4R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F4R1_FB17_Pos      (17U)
+#define CAN_F4R1_FB17_Msk      (0x1UL << CAN_F4R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F4R1_FB18_Pos      (18U)
+#define CAN_F4R1_FB18_Msk      (0x1UL << CAN_F4R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F4R1_FB19_Pos      (19U)
+#define CAN_F4R1_FB19_Msk      (0x1UL << CAN_F4R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F4R1_FB20_Pos      (20U)
+#define CAN_F4R1_FB20_Msk      (0x1UL << CAN_F4R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F4R1_FB21_Pos      (21U)
+#define CAN_F4R1_FB21_Msk      (0x1UL << CAN_F4R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F4R1_FB22_Pos      (22U)
+#define CAN_F4R1_FB22_Msk      (0x1UL << CAN_F4R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F4R1_FB23_Pos      (23U)
+#define CAN_F4R1_FB23_Msk      (0x1UL << CAN_F4R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F4R1_FB24_Pos      (24U)
+#define CAN_F4R1_FB24_Msk      (0x1UL << CAN_F4R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F4R1_FB25_Pos      (25U)
+#define CAN_F4R1_FB25_Msk      (0x1UL << CAN_F4R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F4R1_FB26_Pos      (26U)
+#define CAN_F4R1_FB26_Msk      (0x1UL << CAN_F4R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F4R1_FB27_Pos      (27U)
+#define CAN_F4R1_FB27_Msk      (0x1UL << CAN_F4R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F4R1_FB28_Pos      (28U)
+#define CAN_F4R1_FB28_Msk      (0x1UL << CAN_F4R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F4R1_FB29_Pos      (29U)
+#define CAN_F4R1_FB29_Msk      (0x1UL << CAN_F4R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F4R1_FB30_Pos      (30U)
+#define CAN_F4R1_FB30_Msk      (0x1UL << CAN_F4R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F4R1_FB31_Pos      (31U)
+#define CAN_F4R1_FB31_Msk      (0x1UL << CAN_F4R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F5R1 register  *******************/
+#define CAN_F5R1_FB0_Pos       (0U)
+#define CAN_F5R1_FB0_Msk       (0x1UL << CAN_F5R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F5R1_FB1_Pos       (1U)
+#define CAN_F5R1_FB1_Msk       (0x1UL << CAN_F5R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F5R1_FB2_Pos       (2U)
+#define CAN_F5R1_FB2_Msk       (0x1UL << CAN_F5R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F5R1_FB3_Pos       (3U)
+#define CAN_F5R1_FB3_Msk       (0x1UL << CAN_F5R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F5R1_FB4_Pos       (4U)
+#define CAN_F5R1_FB4_Msk       (0x1UL << CAN_F5R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F5R1_FB5_Pos       (5U)
+#define CAN_F5R1_FB5_Msk       (0x1UL << CAN_F5R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F5R1_FB6_Pos       (6U)
+#define CAN_F5R1_FB6_Msk       (0x1UL << CAN_F5R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F5R1_FB7_Pos       (7U)
+#define CAN_F5R1_FB7_Msk       (0x1UL << CAN_F5R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F5R1_FB8_Pos       (8U)
+#define CAN_F5R1_FB8_Msk       (0x1UL << CAN_F5R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F5R1_FB9_Pos       (9U)
+#define CAN_F5R1_FB9_Msk       (0x1UL << CAN_F5R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F5R1_FB10_Pos      (10U)
+#define CAN_F5R1_FB10_Msk      (0x1UL << CAN_F5R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F5R1_FB11_Pos      (11U)
+#define CAN_F5R1_FB11_Msk      (0x1UL << CAN_F5R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F5R1_FB12_Pos      (12U)
+#define CAN_F5R1_FB12_Msk      (0x1UL << CAN_F5R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F5R1_FB13_Pos      (13U)
+#define CAN_F5R1_FB13_Msk      (0x1UL << CAN_F5R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F5R1_FB14_Pos      (14U)
+#define CAN_F5R1_FB14_Msk      (0x1UL << CAN_F5R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F5R1_FB15_Pos      (15U)
+#define CAN_F5R1_FB15_Msk      (0x1UL << CAN_F5R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F5R1_FB16_Pos      (16U)
+#define CAN_F5R1_FB16_Msk      (0x1UL << CAN_F5R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F5R1_FB17_Pos      (17U)
+#define CAN_F5R1_FB17_Msk      (0x1UL << CAN_F5R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F5R1_FB18_Pos      (18U)
+#define CAN_F5R1_FB18_Msk      (0x1UL << CAN_F5R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F5R1_FB19_Pos      (19U)
+#define CAN_F5R1_FB19_Msk      (0x1UL << CAN_F5R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F5R1_FB20_Pos      (20U)
+#define CAN_F5R1_FB20_Msk      (0x1UL << CAN_F5R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F5R1_FB21_Pos      (21U)
+#define CAN_F5R1_FB21_Msk      (0x1UL << CAN_F5R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F5R1_FB22_Pos      (22U)
+#define CAN_F5R1_FB22_Msk      (0x1UL << CAN_F5R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F5R1_FB23_Pos      (23U)
+#define CAN_F5R1_FB23_Msk      (0x1UL << CAN_F5R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F5R1_FB24_Pos      (24U)
+#define CAN_F5R1_FB24_Msk      (0x1UL << CAN_F5R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F5R1_FB25_Pos      (25U)
+#define CAN_F5R1_FB25_Msk      (0x1UL << CAN_F5R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F5R1_FB26_Pos      (26U)
+#define CAN_F5R1_FB26_Msk      (0x1UL << CAN_F5R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F5R1_FB27_Pos      (27U)
+#define CAN_F5R1_FB27_Msk      (0x1UL << CAN_F5R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F5R1_FB28_Pos      (28U)
+#define CAN_F5R1_FB28_Msk      (0x1UL << CAN_F5R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F5R1_FB29_Pos      (29U)
+#define CAN_F5R1_FB29_Msk      (0x1UL << CAN_F5R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F5R1_FB30_Pos      (30U)
+#define CAN_F5R1_FB30_Msk      (0x1UL << CAN_F5R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F5R1_FB31_Pos      (31U)
+#define CAN_F5R1_FB31_Msk      (0x1UL << CAN_F5R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F6R1 register  *******************/
+#define CAN_F6R1_FB0_Pos       (0U)
+#define CAN_F6R1_FB0_Msk       (0x1UL << CAN_F6R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F6R1_FB1_Pos       (1U)
+#define CAN_F6R1_FB1_Msk       (0x1UL << CAN_F6R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F6R1_FB2_Pos       (2U)
+#define CAN_F6R1_FB2_Msk       (0x1UL << CAN_F6R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F6R1_FB3_Pos       (3U)
+#define CAN_F6R1_FB3_Msk       (0x1UL << CAN_F6R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F6R1_FB4_Pos       (4U)
+#define CAN_F6R1_FB4_Msk       (0x1UL << CAN_F6R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F6R1_FB5_Pos       (5U)
+#define CAN_F6R1_FB5_Msk       (0x1UL << CAN_F6R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F6R1_FB6_Pos       (6U)
+#define CAN_F6R1_FB6_Msk       (0x1UL << CAN_F6R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F6R1_FB7_Pos       (7U)
+#define CAN_F6R1_FB7_Msk       (0x1UL << CAN_F6R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F6R1_FB8_Pos       (8U)
+#define CAN_F6R1_FB8_Msk       (0x1UL << CAN_F6R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F6R1_FB9_Pos       (9U)
+#define CAN_F6R1_FB9_Msk       (0x1UL << CAN_F6R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F6R1_FB10_Pos      (10U)
+#define CAN_F6R1_FB10_Msk      (0x1UL << CAN_F6R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F6R1_FB11_Pos      (11U)
+#define CAN_F6R1_FB11_Msk      (0x1UL << CAN_F6R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F6R1_FB12_Pos      (12U)
+#define CAN_F6R1_FB12_Msk      (0x1UL << CAN_F6R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F6R1_FB13_Pos      (13U)
+#define CAN_F6R1_FB13_Msk      (0x1UL << CAN_F6R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F6R1_FB14_Pos      (14U)
+#define CAN_F6R1_FB14_Msk      (0x1UL << CAN_F6R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F6R1_FB15_Pos      (15U)
+#define CAN_F6R1_FB15_Msk      (0x1UL << CAN_F6R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F6R1_FB16_Pos      (16U)
+#define CAN_F6R1_FB16_Msk      (0x1UL << CAN_F6R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F6R1_FB17_Pos      (17U)
+#define CAN_F6R1_FB17_Msk      (0x1UL << CAN_F6R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F6R1_FB18_Pos      (18U)
+#define CAN_F6R1_FB18_Msk      (0x1UL << CAN_F6R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F6R1_FB19_Pos      (19U)
+#define CAN_F6R1_FB19_Msk      (0x1UL << CAN_F6R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F6R1_FB20_Pos      (20U)
+#define CAN_F6R1_FB20_Msk      (0x1UL << CAN_F6R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F6R1_FB21_Pos      (21U)
+#define CAN_F6R1_FB21_Msk      (0x1UL << CAN_F6R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F6R1_FB22_Pos      (22U)
+#define CAN_F6R1_FB22_Msk      (0x1UL << CAN_F6R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F6R1_FB23_Pos      (23U)
+#define CAN_F6R1_FB23_Msk      (0x1UL << CAN_F6R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F6R1_FB24_Pos      (24U)
+#define CAN_F6R1_FB24_Msk      (0x1UL << CAN_F6R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F6R1_FB25_Pos      (25U)
+#define CAN_F6R1_FB25_Msk      (0x1UL << CAN_F6R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F6R1_FB26_Pos      (26U)
+#define CAN_F6R1_FB26_Msk      (0x1UL << CAN_F6R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F6R1_FB27_Pos      (27U)
+#define CAN_F6R1_FB27_Msk      (0x1UL << CAN_F6R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F6R1_FB28_Pos      (28U)
+#define CAN_F6R1_FB28_Msk      (0x1UL << CAN_F6R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F6R1_FB29_Pos      (29U)
+#define CAN_F6R1_FB29_Msk      (0x1UL << CAN_F6R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F6R1_FB30_Pos      (30U)
+#define CAN_F6R1_FB30_Msk      (0x1UL << CAN_F6R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F6R1_FB31_Pos      (31U)
+#define CAN_F6R1_FB31_Msk      (0x1UL << CAN_F6R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F7R1 register  *******************/
+#define CAN_F7R1_FB0_Pos       (0U)
+#define CAN_F7R1_FB0_Msk       (0x1UL << CAN_F7R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F7R1_FB1_Pos       (1U)
+#define CAN_F7R1_FB1_Msk       (0x1UL << CAN_F7R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F7R1_FB2_Pos       (2U)
+#define CAN_F7R1_FB2_Msk       (0x1UL << CAN_F7R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F7R1_FB3_Pos       (3U)
+#define CAN_F7R1_FB3_Msk       (0x1UL << CAN_F7R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F7R1_FB4_Pos       (4U)
+#define CAN_F7R1_FB4_Msk       (0x1UL << CAN_F7R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F7R1_FB5_Pos       (5U)
+#define CAN_F7R1_FB5_Msk       (0x1UL << CAN_F7R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F7R1_FB6_Pos       (6U)
+#define CAN_F7R1_FB6_Msk       (0x1UL << CAN_F7R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F7R1_FB7_Pos       (7U)
+#define CAN_F7R1_FB7_Msk       (0x1UL << CAN_F7R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F7R1_FB8_Pos       (8U)
+#define CAN_F7R1_FB8_Msk       (0x1UL << CAN_F7R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F7R1_FB9_Pos       (9U)
+#define CAN_F7R1_FB9_Msk       (0x1UL << CAN_F7R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F7R1_FB10_Pos      (10U)
+#define CAN_F7R1_FB10_Msk      (0x1UL << CAN_F7R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F7R1_FB11_Pos      (11U)
+#define CAN_F7R1_FB11_Msk      (0x1UL << CAN_F7R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F7R1_FB12_Pos      (12U)
+#define CAN_F7R1_FB12_Msk      (0x1UL << CAN_F7R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F7R1_FB13_Pos      (13U)
+#define CAN_F7R1_FB13_Msk      (0x1UL << CAN_F7R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F7R1_FB14_Pos      (14U)
+#define CAN_F7R1_FB14_Msk      (0x1UL << CAN_F7R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F7R1_FB15_Pos      (15U)
+#define CAN_F7R1_FB15_Msk      (0x1UL << CAN_F7R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F7R1_FB16_Pos      (16U)
+#define CAN_F7R1_FB16_Msk      (0x1UL << CAN_F7R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F7R1_FB17_Pos      (17U)
+#define CAN_F7R1_FB17_Msk      (0x1UL << CAN_F7R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F7R1_FB18_Pos      (18U)
+#define CAN_F7R1_FB18_Msk      (0x1UL << CAN_F7R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F7R1_FB19_Pos      (19U)
+#define CAN_F7R1_FB19_Msk      (0x1UL << CAN_F7R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F7R1_FB20_Pos      (20U)
+#define CAN_F7R1_FB20_Msk      (0x1UL << CAN_F7R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F7R1_FB21_Pos      (21U)
+#define CAN_F7R1_FB21_Msk      (0x1UL << CAN_F7R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F7R1_FB22_Pos      (22U)
+#define CAN_F7R1_FB22_Msk      (0x1UL << CAN_F7R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F7R1_FB23_Pos      (23U)
+#define CAN_F7R1_FB23_Msk      (0x1UL << CAN_F7R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F7R1_FB24_Pos      (24U)
+#define CAN_F7R1_FB24_Msk      (0x1UL << CAN_F7R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F7R1_FB25_Pos      (25U)
+#define CAN_F7R1_FB25_Msk      (0x1UL << CAN_F7R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F7R1_FB26_Pos      (26U)
+#define CAN_F7R1_FB26_Msk      (0x1UL << CAN_F7R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F7R1_FB27_Pos      (27U)
+#define CAN_F7R1_FB27_Msk      (0x1UL << CAN_F7R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F7R1_FB28_Pos      (28U)
+#define CAN_F7R1_FB28_Msk      (0x1UL << CAN_F7R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F7R1_FB29_Pos      (29U)
+#define CAN_F7R1_FB29_Msk      (0x1UL << CAN_F7R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F7R1_FB30_Pos      (30U)
+#define CAN_F7R1_FB30_Msk      (0x1UL << CAN_F7R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F7R1_FB31_Pos      (31U)
+#define CAN_F7R1_FB31_Msk      (0x1UL << CAN_F7R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F8R1 register  *******************/
+#define CAN_F8R1_FB0_Pos       (0U)
+#define CAN_F8R1_FB0_Msk       (0x1UL << CAN_F8R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F8R1_FB1_Pos       (1U)
+#define CAN_F8R1_FB1_Msk       (0x1UL << CAN_F8R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F8R1_FB2_Pos       (2U)
+#define CAN_F8R1_FB2_Msk       (0x1UL << CAN_F8R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F8R1_FB3_Pos       (3U)
+#define CAN_F8R1_FB3_Msk       (0x1UL << CAN_F8R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F8R1_FB4_Pos       (4U)
+#define CAN_F8R1_FB4_Msk       (0x1UL << CAN_F8R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F8R1_FB5_Pos       (5U)
+#define CAN_F8R1_FB5_Msk       (0x1UL << CAN_F8R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F8R1_FB6_Pos       (6U)
+#define CAN_F8R1_FB6_Msk       (0x1UL << CAN_F8R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F8R1_FB7_Pos       (7U)
+#define CAN_F8R1_FB7_Msk       (0x1UL << CAN_F8R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F8R1_FB8_Pos       (8U)
+#define CAN_F8R1_FB8_Msk       (0x1UL << CAN_F8R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F8R1_FB9_Pos       (9U)
+#define CAN_F8R1_FB9_Msk       (0x1UL << CAN_F8R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F8R1_FB10_Pos      (10U)
+#define CAN_F8R1_FB10_Msk      (0x1UL << CAN_F8R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F8R1_FB11_Pos      (11U)
+#define CAN_F8R1_FB11_Msk      (0x1UL << CAN_F8R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F8R1_FB12_Pos      (12U)
+#define CAN_F8R1_FB12_Msk      (0x1UL << CAN_F8R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F8R1_FB13_Pos      (13U)
+#define CAN_F8R1_FB13_Msk      (0x1UL << CAN_F8R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F8R1_FB14_Pos      (14U)
+#define CAN_F8R1_FB14_Msk      (0x1UL << CAN_F8R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F8R1_FB15_Pos      (15U)
+#define CAN_F8R1_FB15_Msk      (0x1UL << CAN_F8R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F8R1_FB16_Pos      (16U)
+#define CAN_F8R1_FB16_Msk      (0x1UL << CAN_F8R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F8R1_FB17_Pos      (17U)
+#define CAN_F8R1_FB17_Msk      (0x1UL << CAN_F8R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F8R1_FB18_Pos      (18U)
+#define CAN_F8R1_FB18_Msk      (0x1UL << CAN_F8R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F8R1_FB19_Pos      (19U)
+#define CAN_F8R1_FB19_Msk      (0x1UL << CAN_F8R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F8R1_FB20_Pos      (20U)
+#define CAN_F8R1_FB20_Msk      (0x1UL << CAN_F8R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F8R1_FB21_Pos      (21U)
+#define CAN_F8R1_FB21_Msk      (0x1UL << CAN_F8R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F8R1_FB22_Pos      (22U)
+#define CAN_F8R1_FB22_Msk      (0x1UL << CAN_F8R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F8R1_FB23_Pos      (23U)
+#define CAN_F8R1_FB23_Msk      (0x1UL << CAN_F8R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F8R1_FB24_Pos      (24U)
+#define CAN_F8R1_FB24_Msk      (0x1UL << CAN_F8R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F8R1_FB25_Pos      (25U)
+#define CAN_F8R1_FB25_Msk      (0x1UL << CAN_F8R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F8R1_FB26_Pos      (26U)
+#define CAN_F8R1_FB26_Msk      (0x1UL << CAN_F8R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F8R1_FB27_Pos      (27U)
+#define CAN_F8R1_FB27_Msk      (0x1UL << CAN_F8R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F8R1_FB28_Pos      (28U)
+#define CAN_F8R1_FB28_Msk      (0x1UL << CAN_F8R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F8R1_FB29_Pos      (29U)
+#define CAN_F8R1_FB29_Msk      (0x1UL << CAN_F8R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F8R1_FB30_Pos      (30U)
+#define CAN_F8R1_FB30_Msk      (0x1UL << CAN_F8R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F8R1_FB31_Pos      (31U)
+#define CAN_F8R1_FB31_Msk      (0x1UL << CAN_F8R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F9R1 register  *******************/
+#define CAN_F9R1_FB0_Pos       (0U)
+#define CAN_F9R1_FB0_Msk       (0x1UL << CAN_F9R1_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F9R1_FB1_Pos       (1U)
+#define CAN_F9R1_FB1_Msk       (0x1UL << CAN_F9R1_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F9R1_FB2_Pos       (2U)
+#define CAN_F9R1_FB2_Msk       (0x1UL << CAN_F9R1_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F9R1_FB3_Pos       (3U)
+#define CAN_F9R1_FB3_Msk       (0x1UL << CAN_F9R1_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F9R1_FB4_Pos       (4U)
+#define CAN_F9R1_FB4_Msk       (0x1UL << CAN_F9R1_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F9R1_FB5_Pos       (5U)
+#define CAN_F9R1_FB5_Msk       (0x1UL << CAN_F9R1_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F9R1_FB6_Pos       (6U)
+#define CAN_F9R1_FB6_Msk       (0x1UL << CAN_F9R1_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F9R1_FB7_Pos       (7U)
+#define CAN_F9R1_FB7_Msk       (0x1UL << CAN_F9R1_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F9R1_FB8_Pos       (8U)
+#define CAN_F9R1_FB8_Msk       (0x1UL << CAN_F9R1_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F9R1_FB9_Pos       (9U)
+#define CAN_F9R1_FB9_Msk       (0x1UL << CAN_F9R1_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F9R1_FB10_Pos      (10U)
+#define CAN_F9R1_FB10_Msk      (0x1UL << CAN_F9R1_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F9R1_FB11_Pos      (11U)
+#define CAN_F9R1_FB11_Msk      (0x1UL << CAN_F9R1_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F9R1_FB12_Pos      (12U)
+#define CAN_F9R1_FB12_Msk      (0x1UL << CAN_F9R1_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F9R1_FB13_Pos      (13U)
+#define CAN_F9R1_FB13_Msk      (0x1UL << CAN_F9R1_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F9R1_FB14_Pos      (14U)
+#define CAN_F9R1_FB14_Msk      (0x1UL << CAN_F9R1_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F9R1_FB15_Pos      (15U)
+#define CAN_F9R1_FB15_Msk      (0x1UL << CAN_F9R1_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F9R1_FB16_Pos      (16U)
+#define CAN_F9R1_FB16_Msk      (0x1UL << CAN_F9R1_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F9R1_FB17_Pos      (17U)
+#define CAN_F9R1_FB17_Msk      (0x1UL << CAN_F9R1_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F9R1_FB18_Pos      (18U)
+#define CAN_F9R1_FB18_Msk      (0x1UL << CAN_F9R1_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F9R1_FB19_Pos      (19U)
+#define CAN_F9R1_FB19_Msk      (0x1UL << CAN_F9R1_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F9R1_FB20_Pos      (20U)
+#define CAN_F9R1_FB20_Msk      (0x1UL << CAN_F9R1_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F9R1_FB21_Pos      (21U)
+#define CAN_F9R1_FB21_Msk      (0x1UL << CAN_F9R1_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F9R1_FB22_Pos      (22U)
+#define CAN_F9R1_FB22_Msk      (0x1UL << CAN_F9R1_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F9R1_FB23_Pos      (23U)
+#define CAN_F9R1_FB23_Msk      (0x1UL << CAN_F9R1_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F9R1_FB24_Pos      (24U)
+#define CAN_F9R1_FB24_Msk      (0x1UL << CAN_F9R1_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F9R1_FB25_Pos      (25U)
+#define CAN_F9R1_FB25_Msk      (0x1UL << CAN_F9R1_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F9R1_FB26_Pos      (26U)
+#define CAN_F9R1_FB26_Msk      (0x1UL << CAN_F9R1_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F9R1_FB27_Pos      (27U)
+#define CAN_F9R1_FB27_Msk      (0x1UL << CAN_F9R1_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F9R1_FB28_Pos      (28U)
+#define CAN_F9R1_FB28_Msk      (0x1UL << CAN_F9R1_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F9R1_FB29_Pos      (29U)
+#define CAN_F9R1_FB29_Msk      (0x1UL << CAN_F9R1_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F9R1_FB30_Pos      (30U)
+#define CAN_F9R1_FB30_Msk      (0x1UL << CAN_F9R1_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F9R1_FB31_Pos      (31U)
+#define CAN_F9R1_FB31_Msk      (0x1UL << CAN_F9R1_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F10R1 register  ******************/
+#define CAN_F10R1_FB0_Pos      (0U)
+#define CAN_F10R1_FB0_Msk      (0x1UL << CAN_F10R1_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F10R1_FB1_Pos      (1U)
+#define CAN_F10R1_FB1_Msk      (0x1UL << CAN_F10R1_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F10R1_FB2_Pos      (2U)
+#define CAN_F10R1_FB2_Msk      (0x1UL << CAN_F10R1_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F10R1_FB3_Pos      (3U)
+#define CAN_F10R1_FB3_Msk      (0x1UL << CAN_F10R1_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F10R1_FB4_Pos      (4U)
+#define CAN_F10R1_FB4_Msk      (0x1UL << CAN_F10R1_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F10R1_FB5_Pos      (5U)
+#define CAN_F10R1_FB5_Msk      (0x1UL << CAN_F10R1_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F10R1_FB6_Pos      (6U)
+#define CAN_F10R1_FB6_Msk      (0x1UL << CAN_F10R1_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F10R1_FB7_Pos      (7U)
+#define CAN_F10R1_FB7_Msk      (0x1UL << CAN_F10R1_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F10R1_FB8_Pos      (8U)
+#define CAN_F10R1_FB8_Msk      (0x1UL << CAN_F10R1_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F10R1_FB9_Pos      (9U)
+#define CAN_F10R1_FB9_Msk      (0x1UL << CAN_F10R1_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F10R1_FB10_Pos     (10U)
+#define CAN_F10R1_FB10_Msk     (0x1UL << CAN_F10R1_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F10R1_FB11_Pos     (11U)
+#define CAN_F10R1_FB11_Msk     (0x1UL << CAN_F10R1_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F10R1_FB12_Pos     (12U)
+#define CAN_F10R1_FB12_Msk     (0x1UL << CAN_F10R1_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F10R1_FB13_Pos     (13U)
+#define CAN_F10R1_FB13_Msk     (0x1UL << CAN_F10R1_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F10R1_FB14_Pos     (14U)
+#define CAN_F10R1_FB14_Msk     (0x1UL << CAN_F10R1_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F10R1_FB15_Pos     (15U)
+#define CAN_F10R1_FB15_Msk     (0x1UL << CAN_F10R1_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F10R1_FB16_Pos     (16U)
+#define CAN_F10R1_FB16_Msk     (0x1UL << CAN_F10R1_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F10R1_FB17_Pos     (17U)
+#define CAN_F10R1_FB17_Msk     (0x1UL << CAN_F10R1_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F10R1_FB18_Pos     (18U)
+#define CAN_F10R1_FB18_Msk     (0x1UL << CAN_F10R1_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F10R1_FB19_Pos     (19U)
+#define CAN_F10R1_FB19_Msk     (0x1UL << CAN_F10R1_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F10R1_FB20_Pos     (20U)
+#define CAN_F10R1_FB20_Msk     (0x1UL << CAN_F10R1_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F10R1_FB21_Pos     (21U)
+#define CAN_F10R1_FB21_Msk     (0x1UL << CAN_F10R1_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F10R1_FB22_Pos     (22U)
+#define CAN_F10R1_FB22_Msk     (0x1UL << CAN_F10R1_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F10R1_FB23_Pos     (23U)
+#define CAN_F10R1_FB23_Msk     (0x1UL << CAN_F10R1_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F10R1_FB24_Pos     (24U)
+#define CAN_F10R1_FB24_Msk     (0x1UL << CAN_F10R1_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F10R1_FB25_Pos     (25U)
+#define CAN_F10R1_FB25_Msk     (0x1UL << CAN_F10R1_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F10R1_FB26_Pos     (26U)
+#define CAN_F10R1_FB26_Msk     (0x1UL << CAN_F10R1_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F10R1_FB27_Pos     (27U)
+#define CAN_F10R1_FB27_Msk     (0x1UL << CAN_F10R1_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F10R1_FB28_Pos     (28U)
+#define CAN_F10R1_FB28_Msk     (0x1UL << CAN_F10R1_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F10R1_FB29_Pos     (29U)
+#define CAN_F10R1_FB29_Msk     (0x1UL << CAN_F10R1_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F10R1_FB30_Pos     (30U)
+#define CAN_F10R1_FB30_Msk     (0x1UL << CAN_F10R1_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F10R1_FB31_Pos     (31U)
+#define CAN_F10R1_FB31_Msk     (0x1UL << CAN_F10R1_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F11R1 register  ******************/
+#define CAN_F11R1_FB0_Pos      (0U)
+#define CAN_F11R1_FB0_Msk      (0x1UL << CAN_F11R1_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F11R1_FB1_Pos      (1U)
+#define CAN_F11R1_FB1_Msk      (0x1UL << CAN_F11R1_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F11R1_FB2_Pos      (2U)
+#define CAN_F11R1_FB2_Msk      (0x1UL << CAN_F11R1_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F11R1_FB3_Pos      (3U)
+#define CAN_F11R1_FB3_Msk      (0x1UL << CAN_F11R1_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F11R1_FB4_Pos      (4U)
+#define CAN_F11R1_FB4_Msk      (0x1UL << CAN_F11R1_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F11R1_FB5_Pos      (5U)
+#define CAN_F11R1_FB5_Msk      (0x1UL << CAN_F11R1_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F11R1_FB6_Pos      (6U)
+#define CAN_F11R1_FB6_Msk      (0x1UL << CAN_F11R1_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F11R1_FB7_Pos      (7U)
+#define CAN_F11R1_FB7_Msk      (0x1UL << CAN_F11R1_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F11R1_FB8_Pos      (8U)
+#define CAN_F11R1_FB8_Msk      (0x1UL << CAN_F11R1_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F11R1_FB9_Pos      (9U)
+#define CAN_F11R1_FB9_Msk      (0x1UL << CAN_F11R1_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F11R1_FB10_Pos     (10U)
+#define CAN_F11R1_FB10_Msk     (0x1UL << CAN_F11R1_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F11R1_FB11_Pos     (11U)
+#define CAN_F11R1_FB11_Msk     (0x1UL << CAN_F11R1_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F11R1_FB12_Pos     (12U)
+#define CAN_F11R1_FB12_Msk     (0x1UL << CAN_F11R1_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F11R1_FB13_Pos     (13U)
+#define CAN_F11R1_FB13_Msk     (0x1UL << CAN_F11R1_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F11R1_FB14_Pos     (14U)
+#define CAN_F11R1_FB14_Msk     (0x1UL << CAN_F11R1_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F11R1_FB15_Pos     (15U)
+#define CAN_F11R1_FB15_Msk     (0x1UL << CAN_F11R1_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F11R1_FB16_Pos     (16U)
+#define CAN_F11R1_FB16_Msk     (0x1UL << CAN_F11R1_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F11R1_FB17_Pos     (17U)
+#define CAN_F11R1_FB17_Msk     (0x1UL << CAN_F11R1_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F11R1_FB18_Pos     (18U)
+#define CAN_F11R1_FB18_Msk     (0x1UL << CAN_F11R1_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F11R1_FB19_Pos     (19U)
+#define CAN_F11R1_FB19_Msk     (0x1UL << CAN_F11R1_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F11R1_FB20_Pos     (20U)
+#define CAN_F11R1_FB20_Msk     (0x1UL << CAN_F11R1_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F11R1_FB21_Pos     (21U)
+#define CAN_F11R1_FB21_Msk     (0x1UL << CAN_F11R1_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F11R1_FB22_Pos     (22U)
+#define CAN_F11R1_FB22_Msk     (0x1UL << CAN_F11R1_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F11R1_FB23_Pos     (23U)
+#define CAN_F11R1_FB23_Msk     (0x1UL << CAN_F11R1_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F11R1_FB24_Pos     (24U)
+#define CAN_F11R1_FB24_Msk     (0x1UL << CAN_F11R1_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F11R1_FB25_Pos     (25U)
+#define CAN_F11R1_FB25_Msk     (0x1UL << CAN_F11R1_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F11R1_FB26_Pos     (26U)
+#define CAN_F11R1_FB26_Msk     (0x1UL << CAN_F11R1_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F11R1_FB27_Pos     (27U)
+#define CAN_F11R1_FB27_Msk     (0x1UL << CAN_F11R1_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F11R1_FB28_Pos     (28U)
+#define CAN_F11R1_FB28_Msk     (0x1UL << CAN_F11R1_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F11R1_FB29_Pos     (29U)
+#define CAN_F11R1_FB29_Msk     (0x1UL << CAN_F11R1_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F11R1_FB30_Pos     (30U)
+#define CAN_F11R1_FB30_Msk     (0x1UL << CAN_F11R1_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F11R1_FB31_Pos     (31U)
+#define CAN_F11R1_FB31_Msk     (0x1UL << CAN_F11R1_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F12R1 register  ******************/
+#define CAN_F12R1_FB0_Pos      (0U)
+#define CAN_F12R1_FB0_Msk      (0x1UL << CAN_F12R1_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F12R1_FB1_Pos      (1U)
+#define CAN_F12R1_FB1_Msk      (0x1UL << CAN_F12R1_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F12R1_FB2_Pos      (2U)
+#define CAN_F12R1_FB2_Msk      (0x1UL << CAN_F12R1_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F12R1_FB3_Pos      (3U)
+#define CAN_F12R1_FB3_Msk      (0x1UL << CAN_F12R1_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F12R1_FB4_Pos      (4U)
+#define CAN_F12R1_FB4_Msk      (0x1UL << CAN_F12R1_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F12R1_FB5_Pos      (5U)
+#define CAN_F12R1_FB5_Msk      (0x1UL << CAN_F12R1_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F12R1_FB6_Pos      (6U)
+#define CAN_F12R1_FB6_Msk      (0x1UL << CAN_F12R1_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F12R1_FB7_Pos      (7U)
+#define CAN_F12R1_FB7_Msk      (0x1UL << CAN_F12R1_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F12R1_FB8_Pos      (8U)
+#define CAN_F12R1_FB8_Msk      (0x1UL << CAN_F12R1_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F12R1_FB9_Pos      (9U)
+#define CAN_F12R1_FB9_Msk      (0x1UL << CAN_F12R1_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F12R1_FB10_Pos     (10U)
+#define CAN_F12R1_FB10_Msk     (0x1UL << CAN_F12R1_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F12R1_FB11_Pos     (11U)
+#define CAN_F12R1_FB11_Msk     (0x1UL << CAN_F12R1_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F12R1_FB12_Pos     (12U)
+#define CAN_F12R1_FB12_Msk     (0x1UL << CAN_F12R1_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F12R1_FB13_Pos     (13U)
+#define CAN_F12R1_FB13_Msk     (0x1UL << CAN_F12R1_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F12R1_FB14_Pos     (14U)
+#define CAN_F12R1_FB14_Msk     (0x1UL << CAN_F12R1_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F12R1_FB15_Pos     (15U)
+#define CAN_F12R1_FB15_Msk     (0x1UL << CAN_F12R1_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F12R1_FB16_Pos     (16U)
+#define CAN_F12R1_FB16_Msk     (0x1UL << CAN_F12R1_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F12R1_FB17_Pos     (17U)
+#define CAN_F12R1_FB17_Msk     (0x1UL << CAN_F12R1_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F12R1_FB18_Pos     (18U)
+#define CAN_F12R1_FB18_Msk     (0x1UL << CAN_F12R1_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F12R1_FB19_Pos     (19U)
+#define CAN_F12R1_FB19_Msk     (0x1UL << CAN_F12R1_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F12R1_FB20_Pos     (20U)
+#define CAN_F12R1_FB20_Msk     (0x1UL << CAN_F12R1_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F12R1_FB21_Pos     (21U)
+#define CAN_F12R1_FB21_Msk     (0x1UL << CAN_F12R1_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F12R1_FB22_Pos     (22U)
+#define CAN_F12R1_FB22_Msk     (0x1UL << CAN_F12R1_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F12R1_FB23_Pos     (23U)
+#define CAN_F12R1_FB23_Msk     (0x1UL << CAN_F12R1_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F12R1_FB24_Pos     (24U)
+#define CAN_F12R1_FB24_Msk     (0x1UL << CAN_F12R1_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F12R1_FB25_Pos     (25U)
+#define CAN_F12R1_FB25_Msk     (0x1UL << CAN_F12R1_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F12R1_FB26_Pos     (26U)
+#define CAN_F12R1_FB26_Msk     (0x1UL << CAN_F12R1_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F12R1_FB27_Pos     (27U)
+#define CAN_F12R1_FB27_Msk     (0x1UL << CAN_F12R1_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F12R1_FB28_Pos     (28U)
+#define CAN_F12R1_FB28_Msk     (0x1UL << CAN_F12R1_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F12R1_FB29_Pos     (29U)
+#define CAN_F12R1_FB29_Msk     (0x1UL << CAN_F12R1_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F12R1_FB30_Pos     (30U)
+#define CAN_F12R1_FB30_Msk     (0x1UL << CAN_F12R1_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F12R1_FB31_Pos     (31U)
+#define CAN_F12R1_FB31_Msk     (0x1UL << CAN_F12R1_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F13R1 register  ******************/
+#define CAN_F13R1_FB0_Pos      (0U)
+#define CAN_F13R1_FB0_Msk      (0x1UL << CAN_F13R1_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F13R1_FB1_Pos      (1U)
+#define CAN_F13R1_FB1_Msk      (0x1UL << CAN_F13R1_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F13R1_FB2_Pos      (2U)
+#define CAN_F13R1_FB2_Msk      (0x1UL << CAN_F13R1_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F13R1_FB3_Pos      (3U)
+#define CAN_F13R1_FB3_Msk      (0x1UL << CAN_F13R1_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F13R1_FB4_Pos      (4U)
+#define CAN_F13R1_FB4_Msk      (0x1UL << CAN_F13R1_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F13R1_FB5_Pos      (5U)
+#define CAN_F13R1_FB5_Msk      (0x1UL << CAN_F13R1_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F13R1_FB6_Pos      (6U)
+#define CAN_F13R1_FB6_Msk      (0x1UL << CAN_F13R1_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F13R1_FB7_Pos      (7U)
+#define CAN_F13R1_FB7_Msk      (0x1UL << CAN_F13R1_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F13R1_FB8_Pos      (8U)
+#define CAN_F13R1_FB8_Msk      (0x1UL << CAN_F13R1_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F13R1_FB9_Pos      (9U)
+#define CAN_F13R1_FB9_Msk      (0x1UL << CAN_F13R1_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F13R1_FB10_Pos     (10U)
+#define CAN_F13R1_FB10_Msk     (0x1UL << CAN_F13R1_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F13R1_FB11_Pos     (11U)
+#define CAN_F13R1_FB11_Msk     (0x1UL << CAN_F13R1_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F13R1_FB12_Pos     (12U)
+#define CAN_F13R1_FB12_Msk     (0x1UL << CAN_F13R1_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F13R1_FB13_Pos     (13U)
+#define CAN_F13R1_FB13_Msk     (0x1UL << CAN_F13R1_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F13R1_FB14_Pos     (14U)
+#define CAN_F13R1_FB14_Msk     (0x1UL << CAN_F13R1_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F13R1_FB15_Pos     (15U)
+#define CAN_F13R1_FB15_Msk     (0x1UL << CAN_F13R1_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F13R1_FB16_Pos     (16U)
+#define CAN_F13R1_FB16_Msk     (0x1UL << CAN_F13R1_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F13R1_FB17_Pos     (17U)
+#define CAN_F13R1_FB17_Msk     (0x1UL << CAN_F13R1_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F13R1_FB18_Pos     (18U)
+#define CAN_F13R1_FB18_Msk     (0x1UL << CAN_F13R1_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F13R1_FB19_Pos     (19U)
+#define CAN_F13R1_FB19_Msk     (0x1UL << CAN_F13R1_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F13R1_FB20_Pos     (20U)
+#define CAN_F13R1_FB20_Msk     (0x1UL << CAN_F13R1_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F13R1_FB21_Pos     (21U)
+#define CAN_F13R1_FB21_Msk     (0x1UL << CAN_F13R1_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F13R1_FB22_Pos     (22U)
+#define CAN_F13R1_FB22_Msk     (0x1UL << CAN_F13R1_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F13R1_FB23_Pos     (23U)
+#define CAN_F13R1_FB23_Msk     (0x1UL << CAN_F13R1_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F13R1_FB24_Pos     (24U)
+#define CAN_F13R1_FB24_Msk     (0x1UL << CAN_F13R1_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F13R1_FB25_Pos     (25U)
+#define CAN_F13R1_FB25_Msk     (0x1UL << CAN_F13R1_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F13R1_FB26_Pos     (26U)
+#define CAN_F13R1_FB26_Msk     (0x1UL << CAN_F13R1_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F13R1_FB27_Pos     (27U)
+#define CAN_F13R1_FB27_Msk     (0x1UL << CAN_F13R1_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F13R1_FB28_Pos     (28U)
+#define CAN_F13R1_FB28_Msk     (0x1UL << CAN_F13R1_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F13R1_FB29_Pos     (29U)
+#define CAN_F13R1_FB29_Msk     (0x1UL << CAN_F13R1_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F13R1_FB30_Pos     (30U)
+#define CAN_F13R1_FB30_Msk     (0x1UL << CAN_F13R1_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F13R1_FB31_Pos     (31U)
+#define CAN_F13R1_FB31_Msk     (0x1UL << CAN_F13R1_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F0R2 register  *******************/
+#define CAN_F0R2_FB0_Pos       (0U)
+#define CAN_F0R2_FB0_Msk       (0x1UL << CAN_F0R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F0R2_FB1_Pos       (1U)
+#define CAN_F0R2_FB1_Msk       (0x1UL << CAN_F0R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F0R2_FB2_Pos       (2U)
+#define CAN_F0R2_FB2_Msk       (0x1UL << CAN_F0R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F0R2_FB3_Pos       (3U)
+#define CAN_F0R2_FB3_Msk       (0x1UL << CAN_F0R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F0R2_FB4_Pos       (4U)
+#define CAN_F0R2_FB4_Msk       (0x1UL << CAN_F0R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F0R2_FB5_Pos       (5U)
+#define CAN_F0R2_FB5_Msk       (0x1UL << CAN_F0R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F0R2_FB6_Pos       (6U)
+#define CAN_F0R2_FB6_Msk       (0x1UL << CAN_F0R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F0R2_FB7_Pos       (7U)
+#define CAN_F0R2_FB7_Msk       (0x1UL << CAN_F0R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F0R2_FB8_Pos       (8U)
+#define CAN_F0R2_FB8_Msk       (0x1UL << CAN_F0R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F0R2_FB9_Pos       (9U)
+#define CAN_F0R2_FB9_Msk       (0x1UL << CAN_F0R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F0R2_FB10_Pos      (10U)
+#define CAN_F0R2_FB10_Msk      (0x1UL << CAN_F0R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F0R2_FB11_Pos      (11U)
+#define CAN_F0R2_FB11_Msk      (0x1UL << CAN_F0R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F0R2_FB12_Pos      (12U)
+#define CAN_F0R2_FB12_Msk      (0x1UL << CAN_F0R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F0R2_FB13_Pos      (13U)
+#define CAN_F0R2_FB13_Msk      (0x1UL << CAN_F0R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F0R2_FB14_Pos      (14U)
+#define CAN_F0R2_FB14_Msk      (0x1UL << CAN_F0R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F0R2_FB15_Pos      (15U)
+#define CAN_F0R2_FB15_Msk      (0x1UL << CAN_F0R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F0R2_FB16_Pos      (16U)
+#define CAN_F0R2_FB16_Msk      (0x1UL << CAN_F0R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F0R2_FB17_Pos      (17U)
+#define CAN_F0R2_FB17_Msk      (0x1UL << CAN_F0R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F0R2_FB18_Pos      (18U)
+#define CAN_F0R2_FB18_Msk      (0x1UL << CAN_F0R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F0R2_FB19_Pos      (19U)
+#define CAN_F0R2_FB19_Msk      (0x1UL << CAN_F0R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F0R2_FB20_Pos      (20U)
+#define CAN_F0R2_FB20_Msk      (0x1UL << CAN_F0R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F0R2_FB21_Pos      (21U)
+#define CAN_F0R2_FB21_Msk      (0x1UL << CAN_F0R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F0R2_FB22_Pos      (22U)
+#define CAN_F0R2_FB22_Msk      (0x1UL << CAN_F0R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F0R2_FB23_Pos      (23U)
+#define CAN_F0R2_FB23_Msk      (0x1UL << CAN_F0R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F0R2_FB24_Pos      (24U)
+#define CAN_F0R2_FB24_Msk      (0x1UL << CAN_F0R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F0R2_FB25_Pos      (25U)
+#define CAN_F0R2_FB25_Msk      (0x1UL << CAN_F0R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F0R2_FB26_Pos      (26U)
+#define CAN_F0R2_FB26_Msk      (0x1UL << CAN_F0R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F0R2_FB27_Pos      (27U)
+#define CAN_F0R2_FB27_Msk      (0x1UL << CAN_F0R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F0R2_FB28_Pos      (28U)
+#define CAN_F0R2_FB28_Msk      (0x1UL << CAN_F0R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F0R2_FB29_Pos      (29U)
+#define CAN_F0R2_FB29_Msk      (0x1UL << CAN_F0R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F0R2_FB30_Pos      (30U)
+#define CAN_F0R2_FB30_Msk      (0x1UL << CAN_F0R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F0R2_FB31_Pos      (31U)
+#define CAN_F0R2_FB31_Msk      (0x1UL << CAN_F0R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F1R2 register  *******************/
+#define CAN_F1R2_FB0_Pos       (0U)
+#define CAN_F1R2_FB0_Msk       (0x1UL << CAN_F1R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F1R2_FB1_Pos       (1U)
+#define CAN_F1R2_FB1_Msk       (0x1UL << CAN_F1R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F1R2_FB2_Pos       (2U)
+#define CAN_F1R2_FB2_Msk       (0x1UL << CAN_F1R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F1R2_FB3_Pos       (3U)
+#define CAN_F1R2_FB3_Msk       (0x1UL << CAN_F1R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F1R2_FB4_Pos       (4U)
+#define CAN_F1R2_FB4_Msk       (0x1UL << CAN_F1R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F1R2_FB5_Pos       (5U)
+#define CAN_F1R2_FB5_Msk       (0x1UL << CAN_F1R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F1R2_FB6_Pos       (6U)
+#define CAN_F1R2_FB6_Msk       (0x1UL << CAN_F1R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F1R2_FB7_Pos       (7U)
+#define CAN_F1R2_FB7_Msk       (0x1UL << CAN_F1R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F1R2_FB8_Pos       (8U)
+#define CAN_F1R2_FB8_Msk       (0x1UL << CAN_F1R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F1R2_FB9_Pos       (9U)
+#define CAN_F1R2_FB9_Msk       (0x1UL << CAN_F1R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F1R2_FB10_Pos      (10U)
+#define CAN_F1R2_FB10_Msk      (0x1UL << CAN_F1R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F1R2_FB11_Pos      (11U)
+#define CAN_F1R2_FB11_Msk      (0x1UL << CAN_F1R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F1R2_FB12_Pos      (12U)
+#define CAN_F1R2_FB12_Msk      (0x1UL << CAN_F1R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F1R2_FB13_Pos      (13U)
+#define CAN_F1R2_FB13_Msk      (0x1UL << CAN_F1R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F1R2_FB14_Pos      (14U)
+#define CAN_F1R2_FB14_Msk      (0x1UL << CAN_F1R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F1R2_FB15_Pos      (15U)
+#define CAN_F1R2_FB15_Msk      (0x1UL << CAN_F1R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F1R2_FB16_Pos      (16U)
+#define CAN_F1R2_FB16_Msk      (0x1UL << CAN_F1R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F1R2_FB17_Pos      (17U)
+#define CAN_F1R2_FB17_Msk      (0x1UL << CAN_F1R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F1R2_FB18_Pos      (18U)
+#define CAN_F1R2_FB18_Msk      (0x1UL << CAN_F1R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F1R2_FB19_Pos      (19U)
+#define CAN_F1R2_FB19_Msk      (0x1UL << CAN_F1R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F1R2_FB20_Pos      (20U)
+#define CAN_F1R2_FB20_Msk      (0x1UL << CAN_F1R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F1R2_FB21_Pos      (21U)
+#define CAN_F1R2_FB21_Msk      (0x1UL << CAN_F1R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F1R2_FB22_Pos      (22U)
+#define CAN_F1R2_FB22_Msk      (0x1UL << CAN_F1R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F1R2_FB23_Pos      (23U)
+#define CAN_F1R2_FB23_Msk      (0x1UL << CAN_F1R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F1R2_FB24_Pos      (24U)
+#define CAN_F1R2_FB24_Msk      (0x1UL << CAN_F1R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F1R2_FB25_Pos      (25U)
+#define CAN_F1R2_FB25_Msk      (0x1UL << CAN_F1R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F1R2_FB26_Pos      (26U)
+#define CAN_F1R2_FB26_Msk      (0x1UL << CAN_F1R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F1R2_FB27_Pos      (27U)
+#define CAN_F1R2_FB27_Msk      (0x1UL << CAN_F1R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F1R2_FB28_Pos      (28U)
+#define CAN_F1R2_FB28_Msk      (0x1UL << CAN_F1R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F1R2_FB29_Pos      (29U)
+#define CAN_F1R2_FB29_Msk      (0x1UL << CAN_F1R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F1R2_FB30_Pos      (30U)
+#define CAN_F1R2_FB30_Msk      (0x1UL << CAN_F1R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F1R2_FB31_Pos      (31U)
+#define CAN_F1R2_FB31_Msk      (0x1UL << CAN_F1R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F2R2 register  *******************/
+#define CAN_F2R2_FB0_Pos       (0U)
+#define CAN_F2R2_FB0_Msk       (0x1UL << CAN_F2R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F2R2_FB1_Pos       (1U)
+#define CAN_F2R2_FB1_Msk       (0x1UL << CAN_F2R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F2R2_FB2_Pos       (2U)
+#define CAN_F2R2_FB2_Msk       (0x1UL << CAN_F2R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F2R2_FB3_Pos       (3U)
+#define CAN_F2R2_FB3_Msk       (0x1UL << CAN_F2R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F2R2_FB4_Pos       (4U)
+#define CAN_F2R2_FB4_Msk       (0x1UL << CAN_F2R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F2R2_FB5_Pos       (5U)
+#define CAN_F2R2_FB5_Msk       (0x1UL << CAN_F2R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F2R2_FB6_Pos       (6U)
+#define CAN_F2R2_FB6_Msk       (0x1UL << CAN_F2R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F2R2_FB7_Pos       (7U)
+#define CAN_F2R2_FB7_Msk       (0x1UL << CAN_F2R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F2R2_FB8_Pos       (8U)
+#define CAN_F2R2_FB8_Msk       (0x1UL << CAN_F2R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F2R2_FB9_Pos       (9U)
+#define CAN_F2R2_FB9_Msk       (0x1UL << CAN_F2R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F2R2_FB10_Pos      (10U)
+#define CAN_F2R2_FB10_Msk      (0x1UL << CAN_F2R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F2R2_FB11_Pos      (11U)
+#define CAN_F2R2_FB11_Msk      (0x1UL << CAN_F2R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F2R2_FB12_Pos      (12U)
+#define CAN_F2R2_FB12_Msk      (0x1UL << CAN_F2R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F2R2_FB13_Pos      (13U)
+#define CAN_F2R2_FB13_Msk      (0x1UL << CAN_F2R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F2R2_FB14_Pos      (14U)
+#define CAN_F2R2_FB14_Msk      (0x1UL << CAN_F2R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F2R2_FB15_Pos      (15U)
+#define CAN_F2R2_FB15_Msk      (0x1UL << CAN_F2R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F2R2_FB16_Pos      (16U)
+#define CAN_F2R2_FB16_Msk      (0x1UL << CAN_F2R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F2R2_FB17_Pos      (17U)
+#define CAN_F2R2_FB17_Msk      (0x1UL << CAN_F2R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F2R2_FB18_Pos      (18U)
+#define CAN_F2R2_FB18_Msk      (0x1UL << CAN_F2R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F2R2_FB19_Pos      (19U)
+#define CAN_F2R2_FB19_Msk      (0x1UL << CAN_F2R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F2R2_FB20_Pos      (20U)
+#define CAN_F2R2_FB20_Msk      (0x1UL << CAN_F2R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F2R2_FB21_Pos      (21U)
+#define CAN_F2R2_FB21_Msk      (0x1UL << CAN_F2R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F2R2_FB22_Pos      (22U)
+#define CAN_F2R2_FB22_Msk      (0x1UL << CAN_F2R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F2R2_FB23_Pos      (23U)
+#define CAN_F2R2_FB23_Msk      (0x1UL << CAN_F2R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F2R2_FB24_Pos      (24U)
+#define CAN_F2R2_FB24_Msk      (0x1UL << CAN_F2R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F2R2_FB25_Pos      (25U)
+#define CAN_F2R2_FB25_Msk      (0x1UL << CAN_F2R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F2R2_FB26_Pos      (26U)
+#define CAN_F2R2_FB26_Msk      (0x1UL << CAN_F2R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F2R2_FB27_Pos      (27U)
+#define CAN_F2R2_FB27_Msk      (0x1UL << CAN_F2R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F2R2_FB28_Pos      (28U)
+#define CAN_F2R2_FB28_Msk      (0x1UL << CAN_F2R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F2R2_FB29_Pos      (29U)
+#define CAN_F2R2_FB29_Msk      (0x1UL << CAN_F2R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F2R2_FB30_Pos      (30U)
+#define CAN_F2R2_FB30_Msk      (0x1UL << CAN_F2R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F2R2_FB31_Pos      (31U)
+#define CAN_F2R2_FB31_Msk      (0x1UL << CAN_F2R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F3R2 register  *******************/
+#define CAN_F3R2_FB0_Pos       (0U)
+#define CAN_F3R2_FB0_Msk       (0x1UL << CAN_F3R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F3R2_FB1_Pos       (1U)
+#define CAN_F3R2_FB1_Msk       (0x1UL << CAN_F3R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F3R2_FB2_Pos       (2U)
+#define CAN_F3R2_FB2_Msk       (0x1UL << CAN_F3R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F3R2_FB3_Pos       (3U)
+#define CAN_F3R2_FB3_Msk       (0x1UL << CAN_F3R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F3R2_FB4_Pos       (4U)
+#define CAN_F3R2_FB4_Msk       (0x1UL << CAN_F3R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F3R2_FB5_Pos       (5U)
+#define CAN_F3R2_FB5_Msk       (0x1UL << CAN_F3R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F3R2_FB6_Pos       (6U)
+#define CAN_F3R2_FB6_Msk       (0x1UL << CAN_F3R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F3R2_FB7_Pos       (7U)
+#define CAN_F3R2_FB7_Msk       (0x1UL << CAN_F3R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F3R2_FB8_Pos       (8U)
+#define CAN_F3R2_FB8_Msk       (0x1UL << CAN_F3R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F3R2_FB9_Pos       (9U)
+#define CAN_F3R2_FB9_Msk       (0x1UL << CAN_F3R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F3R2_FB10_Pos      (10U)
+#define CAN_F3R2_FB10_Msk      (0x1UL << CAN_F3R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F3R2_FB11_Pos      (11U)
+#define CAN_F3R2_FB11_Msk      (0x1UL << CAN_F3R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F3R2_FB12_Pos      (12U)
+#define CAN_F3R2_FB12_Msk      (0x1UL << CAN_F3R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F3R2_FB13_Pos      (13U)
+#define CAN_F3R2_FB13_Msk      (0x1UL << CAN_F3R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F3R2_FB14_Pos      (14U)
+#define CAN_F3R2_FB14_Msk      (0x1UL << CAN_F3R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F3R2_FB15_Pos      (15U)
+#define CAN_F3R2_FB15_Msk      (0x1UL << CAN_F3R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F3R2_FB16_Pos      (16U)
+#define CAN_F3R2_FB16_Msk      (0x1UL << CAN_F3R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F3R2_FB17_Pos      (17U)
+#define CAN_F3R2_FB17_Msk      (0x1UL << CAN_F3R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F3R2_FB18_Pos      (18U)
+#define CAN_F3R2_FB18_Msk      (0x1UL << CAN_F3R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F3R2_FB19_Pos      (19U)
+#define CAN_F3R2_FB19_Msk      (0x1UL << CAN_F3R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F3R2_FB20_Pos      (20U)
+#define CAN_F3R2_FB20_Msk      (0x1UL << CAN_F3R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F3R2_FB21_Pos      (21U)
+#define CAN_F3R2_FB21_Msk      (0x1UL << CAN_F3R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F3R2_FB22_Pos      (22U)
+#define CAN_F3R2_FB22_Msk      (0x1UL << CAN_F3R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F3R2_FB23_Pos      (23U)
+#define CAN_F3R2_FB23_Msk      (0x1UL << CAN_F3R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F3R2_FB24_Pos      (24U)
+#define CAN_F3R2_FB24_Msk      (0x1UL << CAN_F3R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F3R2_FB25_Pos      (25U)
+#define CAN_F3R2_FB25_Msk      (0x1UL << CAN_F3R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F3R2_FB26_Pos      (26U)
+#define CAN_F3R2_FB26_Msk      (0x1UL << CAN_F3R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F3R2_FB27_Pos      (27U)
+#define CAN_F3R2_FB27_Msk      (0x1UL << CAN_F3R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F3R2_FB28_Pos      (28U)
+#define CAN_F3R2_FB28_Msk      (0x1UL << CAN_F3R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F3R2_FB29_Pos      (29U)
+#define CAN_F3R2_FB29_Msk      (0x1UL << CAN_F3R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F3R2_FB30_Pos      (30U)
+#define CAN_F3R2_FB30_Msk      (0x1UL << CAN_F3R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F3R2_FB31_Pos      (31U)
+#define CAN_F3R2_FB31_Msk      (0x1UL << CAN_F3R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F4R2 register  *******************/
+#define CAN_F4R2_FB0_Pos       (0U)
+#define CAN_F4R2_FB0_Msk       (0x1UL << CAN_F4R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F4R2_FB1_Pos       (1U)
+#define CAN_F4R2_FB1_Msk       (0x1UL << CAN_F4R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F4R2_FB2_Pos       (2U)
+#define CAN_F4R2_FB2_Msk       (0x1UL << CAN_F4R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F4R2_FB3_Pos       (3U)
+#define CAN_F4R2_FB3_Msk       (0x1UL << CAN_F4R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F4R2_FB4_Pos       (4U)
+#define CAN_F4R2_FB4_Msk       (0x1UL << CAN_F4R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F4R2_FB5_Pos       (5U)
+#define CAN_F4R2_FB5_Msk       (0x1UL << CAN_F4R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F4R2_FB6_Pos       (6U)
+#define CAN_F4R2_FB6_Msk       (0x1UL << CAN_F4R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F4R2_FB7_Pos       (7U)
+#define CAN_F4R2_FB7_Msk       (0x1UL << CAN_F4R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F4R2_FB8_Pos       (8U)
+#define CAN_F4R2_FB8_Msk       (0x1UL << CAN_F4R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F4R2_FB9_Pos       (9U)
+#define CAN_F4R2_FB9_Msk       (0x1UL << CAN_F4R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F4R2_FB10_Pos      (10U)
+#define CAN_F4R2_FB10_Msk      (0x1UL << CAN_F4R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F4R2_FB11_Pos      (11U)
+#define CAN_F4R2_FB11_Msk      (0x1UL << CAN_F4R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F4R2_FB12_Pos      (12U)
+#define CAN_F4R2_FB12_Msk      (0x1UL << CAN_F4R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F4R2_FB13_Pos      (13U)
+#define CAN_F4R2_FB13_Msk      (0x1UL << CAN_F4R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F4R2_FB14_Pos      (14U)
+#define CAN_F4R2_FB14_Msk      (0x1UL << CAN_F4R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F4R2_FB15_Pos      (15U)
+#define CAN_F4R2_FB15_Msk      (0x1UL << CAN_F4R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F4R2_FB16_Pos      (16U)
+#define CAN_F4R2_FB16_Msk      (0x1UL << CAN_F4R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F4R2_FB17_Pos      (17U)
+#define CAN_F4R2_FB17_Msk      (0x1UL << CAN_F4R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F4R2_FB18_Pos      (18U)
+#define CAN_F4R2_FB18_Msk      (0x1UL << CAN_F4R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F4R2_FB19_Pos      (19U)
+#define CAN_F4R2_FB19_Msk      (0x1UL << CAN_F4R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F4R2_FB20_Pos      (20U)
+#define CAN_F4R2_FB20_Msk      (0x1UL << CAN_F4R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F4R2_FB21_Pos      (21U)
+#define CAN_F4R2_FB21_Msk      (0x1UL << CAN_F4R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F4R2_FB22_Pos      (22U)
+#define CAN_F4R2_FB22_Msk      (0x1UL << CAN_F4R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F4R2_FB23_Pos      (23U)
+#define CAN_F4R2_FB23_Msk      (0x1UL << CAN_F4R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F4R2_FB24_Pos      (24U)
+#define CAN_F4R2_FB24_Msk      (0x1UL << CAN_F4R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F4R2_FB25_Pos      (25U)
+#define CAN_F4R2_FB25_Msk      (0x1UL << CAN_F4R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F4R2_FB26_Pos      (26U)
+#define CAN_F4R2_FB26_Msk      (0x1UL << CAN_F4R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F4R2_FB27_Pos      (27U)
+#define CAN_F4R2_FB27_Msk      (0x1UL << CAN_F4R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F4R2_FB28_Pos      (28U)
+#define CAN_F4R2_FB28_Msk      (0x1UL << CAN_F4R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F4R2_FB29_Pos      (29U)
+#define CAN_F4R2_FB29_Msk      (0x1UL << CAN_F4R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F4R2_FB30_Pos      (30U)
+#define CAN_F4R2_FB30_Msk      (0x1UL << CAN_F4R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F4R2_FB31_Pos      (31U)
+#define CAN_F4R2_FB31_Msk      (0x1UL << CAN_F4R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F5R2 register  *******************/
+#define CAN_F5R2_FB0_Pos       (0U)
+#define CAN_F5R2_FB0_Msk       (0x1UL << CAN_F5R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F5R2_FB1_Pos       (1U)
+#define CAN_F5R2_FB1_Msk       (0x1UL << CAN_F5R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F5R2_FB2_Pos       (2U)
+#define CAN_F5R2_FB2_Msk       (0x1UL << CAN_F5R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F5R2_FB3_Pos       (3U)
+#define CAN_F5R2_FB3_Msk       (0x1UL << CAN_F5R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F5R2_FB4_Pos       (4U)
+#define CAN_F5R2_FB4_Msk       (0x1UL << CAN_F5R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F5R2_FB5_Pos       (5U)
+#define CAN_F5R2_FB5_Msk       (0x1UL << CAN_F5R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F5R2_FB6_Pos       (6U)
+#define CAN_F5R2_FB6_Msk       (0x1UL << CAN_F5R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F5R2_FB7_Pos       (7U)
+#define CAN_F5R2_FB7_Msk       (0x1UL << CAN_F5R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F5R2_FB8_Pos       (8U)
+#define CAN_F5R2_FB8_Msk       (0x1UL << CAN_F5R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F5R2_FB9_Pos       (9U)
+#define CAN_F5R2_FB9_Msk       (0x1UL << CAN_F5R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F5R2_FB10_Pos      (10U)
+#define CAN_F5R2_FB10_Msk      (0x1UL << CAN_F5R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F5R2_FB11_Pos      (11U)
+#define CAN_F5R2_FB11_Msk      (0x1UL << CAN_F5R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F5R2_FB12_Pos      (12U)
+#define CAN_F5R2_FB12_Msk      (0x1UL << CAN_F5R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F5R2_FB13_Pos      (13U)
+#define CAN_F5R2_FB13_Msk      (0x1UL << CAN_F5R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F5R2_FB14_Pos      (14U)
+#define CAN_F5R2_FB14_Msk      (0x1UL << CAN_F5R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F5R2_FB15_Pos      (15U)
+#define CAN_F5R2_FB15_Msk      (0x1UL << CAN_F5R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F5R2_FB16_Pos      (16U)
+#define CAN_F5R2_FB16_Msk      (0x1UL << CAN_F5R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F5R2_FB17_Pos      (17U)
+#define CAN_F5R2_FB17_Msk      (0x1UL << CAN_F5R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F5R2_FB18_Pos      (18U)
+#define CAN_F5R2_FB18_Msk      (0x1UL << CAN_F5R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F5R2_FB19_Pos      (19U)
+#define CAN_F5R2_FB19_Msk      (0x1UL << CAN_F5R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F5R2_FB20_Pos      (20U)
+#define CAN_F5R2_FB20_Msk      (0x1UL << CAN_F5R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F5R2_FB21_Pos      (21U)
+#define CAN_F5R2_FB21_Msk      (0x1UL << CAN_F5R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F5R2_FB22_Pos      (22U)
+#define CAN_F5R2_FB22_Msk      (0x1UL << CAN_F5R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F5R2_FB23_Pos      (23U)
+#define CAN_F5R2_FB23_Msk      (0x1UL << CAN_F5R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F5R2_FB24_Pos      (24U)
+#define CAN_F5R2_FB24_Msk      (0x1UL << CAN_F5R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F5R2_FB25_Pos      (25U)
+#define CAN_F5R2_FB25_Msk      (0x1UL << CAN_F5R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F5R2_FB26_Pos      (26U)
+#define CAN_F5R2_FB26_Msk      (0x1UL << CAN_F5R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F5R2_FB27_Pos      (27U)
+#define CAN_F5R2_FB27_Msk      (0x1UL << CAN_F5R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F5R2_FB28_Pos      (28U)
+#define CAN_F5R2_FB28_Msk      (0x1UL << CAN_F5R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F5R2_FB29_Pos      (29U)
+#define CAN_F5R2_FB29_Msk      (0x1UL << CAN_F5R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F5R2_FB30_Pos      (30U)
+#define CAN_F5R2_FB30_Msk      (0x1UL << CAN_F5R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F5R2_FB31_Pos      (31U)
+#define CAN_F5R2_FB31_Msk      (0x1UL << CAN_F5R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F6R2 register  *******************/
+#define CAN_F6R2_FB0_Pos       (0U)
+#define CAN_F6R2_FB0_Msk       (0x1UL << CAN_F6R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F6R2_FB1_Pos       (1U)
+#define CAN_F6R2_FB1_Msk       (0x1UL << CAN_F6R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F6R2_FB2_Pos       (2U)
+#define CAN_F6R2_FB2_Msk       (0x1UL << CAN_F6R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F6R2_FB3_Pos       (3U)
+#define CAN_F6R2_FB3_Msk       (0x1UL << CAN_F6R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F6R2_FB4_Pos       (4U)
+#define CAN_F6R2_FB4_Msk       (0x1UL << CAN_F6R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F6R2_FB5_Pos       (5U)
+#define CAN_F6R2_FB5_Msk       (0x1UL << CAN_F6R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F6R2_FB6_Pos       (6U)
+#define CAN_F6R2_FB6_Msk       (0x1UL << CAN_F6R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F6R2_FB7_Pos       (7U)
+#define CAN_F6R2_FB7_Msk       (0x1UL << CAN_F6R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F6R2_FB8_Pos       (8U)
+#define CAN_F6R2_FB8_Msk       (0x1UL << CAN_F6R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F6R2_FB9_Pos       (9U)
+#define CAN_F6R2_FB9_Msk       (0x1UL << CAN_F6R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F6R2_FB10_Pos      (10U)
+#define CAN_F6R2_FB10_Msk      (0x1UL << CAN_F6R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F6R2_FB11_Pos      (11U)
+#define CAN_F6R2_FB11_Msk      (0x1UL << CAN_F6R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F6R2_FB12_Pos      (12U)
+#define CAN_F6R2_FB12_Msk      (0x1UL << CAN_F6R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F6R2_FB13_Pos      (13U)
+#define CAN_F6R2_FB13_Msk      (0x1UL << CAN_F6R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F6R2_FB14_Pos      (14U)
+#define CAN_F6R2_FB14_Msk      (0x1UL << CAN_F6R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F6R2_FB15_Pos      (15U)
+#define CAN_F6R2_FB15_Msk      (0x1UL << CAN_F6R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F6R2_FB16_Pos      (16U)
+#define CAN_F6R2_FB16_Msk      (0x1UL << CAN_F6R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F6R2_FB17_Pos      (17U)
+#define CAN_F6R2_FB17_Msk      (0x1UL << CAN_F6R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F6R2_FB18_Pos      (18U)
+#define CAN_F6R2_FB18_Msk      (0x1UL << CAN_F6R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F6R2_FB19_Pos      (19U)
+#define CAN_F6R2_FB19_Msk      (0x1UL << CAN_F6R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F6R2_FB20_Pos      (20U)
+#define CAN_F6R2_FB20_Msk      (0x1UL << CAN_F6R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F6R2_FB21_Pos      (21U)
+#define CAN_F6R2_FB21_Msk      (0x1UL << CAN_F6R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F6R2_FB22_Pos      (22U)
+#define CAN_F6R2_FB22_Msk      (0x1UL << CAN_F6R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F6R2_FB23_Pos      (23U)
+#define CAN_F6R2_FB23_Msk      (0x1UL << CAN_F6R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F6R2_FB24_Pos      (24U)
+#define CAN_F6R2_FB24_Msk      (0x1UL << CAN_F6R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F6R2_FB25_Pos      (25U)
+#define CAN_F6R2_FB25_Msk      (0x1UL << CAN_F6R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F6R2_FB26_Pos      (26U)
+#define CAN_F6R2_FB26_Msk      (0x1UL << CAN_F6R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F6R2_FB27_Pos      (27U)
+#define CAN_F6R2_FB27_Msk      (0x1UL << CAN_F6R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F6R2_FB28_Pos      (28U)
+#define CAN_F6R2_FB28_Msk      (0x1UL << CAN_F6R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F6R2_FB29_Pos      (29U)
+#define CAN_F6R2_FB29_Msk      (0x1UL << CAN_F6R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F6R2_FB30_Pos      (30U)
+#define CAN_F6R2_FB30_Msk      (0x1UL << CAN_F6R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F6R2_FB31_Pos      (31U)
+#define CAN_F6R2_FB31_Msk      (0x1UL << CAN_F6R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F7R2 register  *******************/
+#define CAN_F7R2_FB0_Pos       (0U)
+#define CAN_F7R2_FB0_Msk       (0x1UL << CAN_F7R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F7R2_FB1_Pos       (1U)
+#define CAN_F7R2_FB1_Msk       (0x1UL << CAN_F7R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F7R2_FB2_Pos       (2U)
+#define CAN_F7R2_FB2_Msk       (0x1UL << CAN_F7R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F7R2_FB3_Pos       (3U)
+#define CAN_F7R2_FB3_Msk       (0x1UL << CAN_F7R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F7R2_FB4_Pos       (4U)
+#define CAN_F7R2_FB4_Msk       (0x1UL << CAN_F7R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F7R2_FB5_Pos       (5U)
+#define CAN_F7R2_FB5_Msk       (0x1UL << CAN_F7R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F7R2_FB6_Pos       (6U)
+#define CAN_F7R2_FB6_Msk       (0x1UL << CAN_F7R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F7R2_FB7_Pos       (7U)
+#define CAN_F7R2_FB7_Msk       (0x1UL << CAN_F7R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F7R2_FB8_Pos       (8U)
+#define CAN_F7R2_FB8_Msk       (0x1UL << CAN_F7R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F7R2_FB9_Pos       (9U)
+#define CAN_F7R2_FB9_Msk       (0x1UL << CAN_F7R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F7R2_FB10_Pos      (10U)
+#define CAN_F7R2_FB10_Msk      (0x1UL << CAN_F7R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F7R2_FB11_Pos      (11U)
+#define CAN_F7R2_FB11_Msk      (0x1UL << CAN_F7R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F7R2_FB12_Pos      (12U)
+#define CAN_F7R2_FB12_Msk      (0x1UL << CAN_F7R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F7R2_FB13_Pos      (13U)
+#define CAN_F7R2_FB13_Msk      (0x1UL << CAN_F7R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F7R2_FB14_Pos      (14U)
+#define CAN_F7R2_FB14_Msk      (0x1UL << CAN_F7R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F7R2_FB15_Pos      (15U)
+#define CAN_F7R2_FB15_Msk      (0x1UL << CAN_F7R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F7R2_FB16_Pos      (16U)
+#define CAN_F7R2_FB16_Msk      (0x1UL << CAN_F7R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F7R2_FB17_Pos      (17U)
+#define CAN_F7R2_FB17_Msk      (0x1UL << CAN_F7R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F7R2_FB18_Pos      (18U)
+#define CAN_F7R2_FB18_Msk      (0x1UL << CAN_F7R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F7R2_FB19_Pos      (19U)
+#define CAN_F7R2_FB19_Msk      (0x1UL << CAN_F7R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F7R2_FB20_Pos      (20U)
+#define CAN_F7R2_FB20_Msk      (0x1UL << CAN_F7R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F7R2_FB21_Pos      (21U)
+#define CAN_F7R2_FB21_Msk      (0x1UL << CAN_F7R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F7R2_FB22_Pos      (22U)
+#define CAN_F7R2_FB22_Msk      (0x1UL << CAN_F7R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F7R2_FB23_Pos      (23U)
+#define CAN_F7R2_FB23_Msk      (0x1UL << CAN_F7R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F7R2_FB24_Pos      (24U)
+#define CAN_F7R2_FB24_Msk      (0x1UL << CAN_F7R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F7R2_FB25_Pos      (25U)
+#define CAN_F7R2_FB25_Msk      (0x1UL << CAN_F7R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F7R2_FB26_Pos      (26U)
+#define CAN_F7R2_FB26_Msk      (0x1UL << CAN_F7R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F7R2_FB27_Pos      (27U)
+#define CAN_F7R2_FB27_Msk      (0x1UL << CAN_F7R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F7R2_FB28_Pos      (28U)
+#define CAN_F7R2_FB28_Msk      (0x1UL << CAN_F7R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F7R2_FB29_Pos      (29U)
+#define CAN_F7R2_FB29_Msk      (0x1UL << CAN_F7R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F7R2_FB30_Pos      (30U)
+#define CAN_F7R2_FB30_Msk      (0x1UL << CAN_F7R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F7R2_FB31_Pos      (31U)
+#define CAN_F7R2_FB31_Msk      (0x1UL << CAN_F7R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F8R2 register  *******************/
+#define CAN_F8R2_FB0_Pos       (0U)
+#define CAN_F8R2_FB0_Msk       (0x1UL << CAN_F8R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F8R2_FB1_Pos       (1U)
+#define CAN_F8R2_FB1_Msk       (0x1UL << CAN_F8R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F8R2_FB2_Pos       (2U)
+#define CAN_F8R2_FB2_Msk       (0x1UL << CAN_F8R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F8R2_FB3_Pos       (3U)
+#define CAN_F8R2_FB3_Msk       (0x1UL << CAN_F8R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F8R2_FB4_Pos       (4U)
+#define CAN_F8R2_FB4_Msk       (0x1UL << CAN_F8R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F8R2_FB5_Pos       (5U)
+#define CAN_F8R2_FB5_Msk       (0x1UL << CAN_F8R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F8R2_FB6_Pos       (6U)
+#define CAN_F8R2_FB6_Msk       (0x1UL << CAN_F8R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F8R2_FB7_Pos       (7U)
+#define CAN_F8R2_FB7_Msk       (0x1UL << CAN_F8R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F8R2_FB8_Pos       (8U)
+#define CAN_F8R2_FB8_Msk       (0x1UL << CAN_F8R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F8R2_FB9_Pos       (9U)
+#define CAN_F8R2_FB9_Msk       (0x1UL << CAN_F8R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F8R2_FB10_Pos      (10U)
+#define CAN_F8R2_FB10_Msk      (0x1UL << CAN_F8R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F8R2_FB11_Pos      (11U)
+#define CAN_F8R2_FB11_Msk      (0x1UL << CAN_F8R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F8R2_FB12_Pos      (12U)
+#define CAN_F8R2_FB12_Msk      (0x1UL << CAN_F8R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F8R2_FB13_Pos      (13U)
+#define CAN_F8R2_FB13_Msk      (0x1UL << CAN_F8R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F8R2_FB14_Pos      (14U)
+#define CAN_F8R2_FB14_Msk      (0x1UL << CAN_F8R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F8R2_FB15_Pos      (15U)
+#define CAN_F8R2_FB15_Msk      (0x1UL << CAN_F8R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F8R2_FB16_Pos      (16U)
+#define CAN_F8R2_FB16_Msk      (0x1UL << CAN_F8R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F8R2_FB17_Pos      (17U)
+#define CAN_F8R2_FB17_Msk      (0x1UL << CAN_F8R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F8R2_FB18_Pos      (18U)
+#define CAN_F8R2_FB18_Msk      (0x1UL << CAN_F8R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F8R2_FB19_Pos      (19U)
+#define CAN_F8R2_FB19_Msk      (0x1UL << CAN_F8R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F8R2_FB20_Pos      (20U)
+#define CAN_F8R2_FB20_Msk      (0x1UL << CAN_F8R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F8R2_FB21_Pos      (21U)
+#define CAN_F8R2_FB21_Msk      (0x1UL << CAN_F8R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F8R2_FB22_Pos      (22U)
+#define CAN_F8R2_FB22_Msk      (0x1UL << CAN_F8R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F8R2_FB23_Pos      (23U)
+#define CAN_F8R2_FB23_Msk      (0x1UL << CAN_F8R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F8R2_FB24_Pos      (24U)
+#define CAN_F8R2_FB24_Msk      (0x1UL << CAN_F8R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F8R2_FB25_Pos      (25U)
+#define CAN_F8R2_FB25_Msk      (0x1UL << CAN_F8R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F8R2_FB26_Pos      (26U)
+#define CAN_F8R2_FB26_Msk      (0x1UL << CAN_F8R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F8R2_FB27_Pos      (27U)
+#define CAN_F8R2_FB27_Msk      (0x1UL << CAN_F8R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F8R2_FB28_Pos      (28U)
+#define CAN_F8R2_FB28_Msk      (0x1UL << CAN_F8R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F8R2_FB29_Pos      (29U)
+#define CAN_F8R2_FB29_Msk      (0x1UL << CAN_F8R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F8R2_FB30_Pos      (30U)
+#define CAN_F8R2_FB30_Msk      (0x1UL << CAN_F8R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F8R2_FB31_Pos      (31U)
+#define CAN_F8R2_FB31_Msk      (0x1UL << CAN_F8R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F9R2 register  *******************/
+#define CAN_F9R2_FB0_Pos       (0U)
+#define CAN_F9R2_FB0_Msk       (0x1UL << CAN_F9R2_FB0_Pos)                      /*!< 0x00000001 */
+#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                /*!<Filter bit 0 */
+#define CAN_F9R2_FB1_Pos       (1U)
+#define CAN_F9R2_FB1_Msk       (0x1UL << CAN_F9R2_FB1_Pos)                      /*!< 0x00000002 */
+#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                /*!<Filter bit 1 */
+#define CAN_F9R2_FB2_Pos       (2U)
+#define CAN_F9R2_FB2_Msk       (0x1UL << CAN_F9R2_FB2_Pos)                      /*!< 0x00000004 */
+#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                /*!<Filter bit 2 */
+#define CAN_F9R2_FB3_Pos       (3U)
+#define CAN_F9R2_FB3_Msk       (0x1UL << CAN_F9R2_FB3_Pos)                      /*!< 0x00000008 */
+#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                /*!<Filter bit 3 */
+#define CAN_F9R2_FB4_Pos       (4U)
+#define CAN_F9R2_FB4_Msk       (0x1UL << CAN_F9R2_FB4_Pos)                      /*!< 0x00000010 */
+#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                /*!<Filter bit 4 */
+#define CAN_F9R2_FB5_Pos       (5U)
+#define CAN_F9R2_FB5_Msk       (0x1UL << CAN_F9R2_FB5_Pos)                      /*!< 0x00000020 */
+#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                /*!<Filter bit 5 */
+#define CAN_F9R2_FB6_Pos       (6U)
+#define CAN_F9R2_FB6_Msk       (0x1UL << CAN_F9R2_FB6_Pos)                      /*!< 0x00000040 */
+#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                /*!<Filter bit 6 */
+#define CAN_F9R2_FB7_Pos       (7U)
+#define CAN_F9R2_FB7_Msk       (0x1UL << CAN_F9R2_FB7_Pos)                      /*!< 0x00000080 */
+#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                /*!<Filter bit 7 */
+#define CAN_F9R2_FB8_Pos       (8U)
+#define CAN_F9R2_FB8_Msk       (0x1UL << CAN_F9R2_FB8_Pos)                      /*!< 0x00000100 */
+#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                /*!<Filter bit 8 */
+#define CAN_F9R2_FB9_Pos       (9U)
+#define CAN_F9R2_FB9_Msk       (0x1UL << CAN_F9R2_FB9_Pos)                      /*!< 0x00000200 */
+#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                /*!<Filter bit 9 */
+#define CAN_F9R2_FB10_Pos      (10U)
+#define CAN_F9R2_FB10_Msk      (0x1UL << CAN_F9R2_FB10_Pos)                     /*!< 0x00000400 */
+#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               /*!<Filter bit 10 */
+#define CAN_F9R2_FB11_Pos      (11U)
+#define CAN_F9R2_FB11_Msk      (0x1UL << CAN_F9R2_FB11_Pos)                     /*!< 0x00000800 */
+#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               /*!<Filter bit 11 */
+#define CAN_F9R2_FB12_Pos      (12U)
+#define CAN_F9R2_FB12_Msk      (0x1UL << CAN_F9R2_FB12_Pos)                     /*!< 0x00001000 */
+#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               /*!<Filter bit 12 */
+#define CAN_F9R2_FB13_Pos      (13U)
+#define CAN_F9R2_FB13_Msk      (0x1UL << CAN_F9R2_FB13_Pos)                     /*!< 0x00002000 */
+#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               /*!<Filter bit 13 */
+#define CAN_F9R2_FB14_Pos      (14U)
+#define CAN_F9R2_FB14_Msk      (0x1UL << CAN_F9R2_FB14_Pos)                     /*!< 0x00004000 */
+#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               /*!<Filter bit 14 */
+#define CAN_F9R2_FB15_Pos      (15U)
+#define CAN_F9R2_FB15_Msk      (0x1UL << CAN_F9R2_FB15_Pos)                     /*!< 0x00008000 */
+#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               /*!<Filter bit 15 */
+#define CAN_F9R2_FB16_Pos      (16U)
+#define CAN_F9R2_FB16_Msk      (0x1UL << CAN_F9R2_FB16_Pos)                     /*!< 0x00010000 */
+#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               /*!<Filter bit 16 */
+#define CAN_F9R2_FB17_Pos      (17U)
+#define CAN_F9R2_FB17_Msk      (0x1UL << CAN_F9R2_FB17_Pos)                     /*!< 0x00020000 */
+#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               /*!<Filter bit 17 */
+#define CAN_F9R2_FB18_Pos      (18U)
+#define CAN_F9R2_FB18_Msk      (0x1UL << CAN_F9R2_FB18_Pos)                     /*!< 0x00040000 */
+#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               /*!<Filter bit 18 */
+#define CAN_F9R2_FB19_Pos      (19U)
+#define CAN_F9R2_FB19_Msk      (0x1UL << CAN_F9R2_FB19_Pos)                     /*!< 0x00080000 */
+#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               /*!<Filter bit 19 */
+#define CAN_F9R2_FB20_Pos      (20U)
+#define CAN_F9R2_FB20_Msk      (0x1UL << CAN_F9R2_FB20_Pos)                     /*!< 0x00100000 */
+#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               /*!<Filter bit 20 */
+#define CAN_F9R2_FB21_Pos      (21U)
+#define CAN_F9R2_FB21_Msk      (0x1UL << CAN_F9R2_FB21_Pos)                     /*!< 0x00200000 */
+#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               /*!<Filter bit 21 */
+#define CAN_F9R2_FB22_Pos      (22U)
+#define CAN_F9R2_FB22_Msk      (0x1UL << CAN_F9R2_FB22_Pos)                     /*!< 0x00400000 */
+#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               /*!<Filter bit 22 */
+#define CAN_F9R2_FB23_Pos      (23U)
+#define CAN_F9R2_FB23_Msk      (0x1UL << CAN_F9R2_FB23_Pos)                     /*!< 0x00800000 */
+#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               /*!<Filter bit 23 */
+#define CAN_F9R2_FB24_Pos      (24U)
+#define CAN_F9R2_FB24_Msk      (0x1UL << CAN_F9R2_FB24_Pos)                     /*!< 0x01000000 */
+#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               /*!<Filter bit 24 */
+#define CAN_F9R2_FB25_Pos      (25U)
+#define CAN_F9R2_FB25_Msk      (0x1UL << CAN_F9R2_FB25_Pos)                     /*!< 0x02000000 */
+#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               /*!<Filter bit 25 */
+#define CAN_F9R2_FB26_Pos      (26U)
+#define CAN_F9R2_FB26_Msk      (0x1UL << CAN_F9R2_FB26_Pos)                     /*!< 0x04000000 */
+#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               /*!<Filter bit 26 */
+#define CAN_F9R2_FB27_Pos      (27U)
+#define CAN_F9R2_FB27_Msk      (0x1UL << CAN_F9R2_FB27_Pos)                     /*!< 0x08000000 */
+#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               /*!<Filter bit 27 */
+#define CAN_F9R2_FB28_Pos      (28U)
+#define CAN_F9R2_FB28_Msk      (0x1UL << CAN_F9R2_FB28_Pos)                     /*!< 0x10000000 */
+#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               /*!<Filter bit 28 */
+#define CAN_F9R2_FB29_Pos      (29U)
+#define CAN_F9R2_FB29_Msk      (0x1UL << CAN_F9R2_FB29_Pos)                     /*!< 0x20000000 */
+#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               /*!<Filter bit 29 */
+#define CAN_F9R2_FB30_Pos      (30U)
+#define CAN_F9R2_FB30_Msk      (0x1UL << CAN_F9R2_FB30_Pos)                     /*!< 0x40000000 */
+#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               /*!<Filter bit 30 */
+#define CAN_F9R2_FB31_Pos      (31U)
+#define CAN_F9R2_FB31_Msk      (0x1UL << CAN_F9R2_FB31_Pos)                     /*!< 0x80000000 */
+#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F10R2 register  ******************/
+#define CAN_F10R2_FB0_Pos      (0U)
+#define CAN_F10R2_FB0_Msk      (0x1UL << CAN_F10R2_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F10R2_FB1_Pos      (1U)
+#define CAN_F10R2_FB1_Msk      (0x1UL << CAN_F10R2_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F10R2_FB2_Pos      (2U)
+#define CAN_F10R2_FB2_Msk      (0x1UL << CAN_F10R2_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F10R2_FB3_Pos      (3U)
+#define CAN_F10R2_FB3_Msk      (0x1UL << CAN_F10R2_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F10R2_FB4_Pos      (4U)
+#define CAN_F10R2_FB4_Msk      (0x1UL << CAN_F10R2_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F10R2_FB5_Pos      (5U)
+#define CAN_F10R2_FB5_Msk      (0x1UL << CAN_F10R2_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F10R2_FB6_Pos      (6U)
+#define CAN_F10R2_FB6_Msk      (0x1UL << CAN_F10R2_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F10R2_FB7_Pos      (7U)
+#define CAN_F10R2_FB7_Msk      (0x1UL << CAN_F10R2_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F10R2_FB8_Pos      (8U)
+#define CAN_F10R2_FB8_Msk      (0x1UL << CAN_F10R2_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F10R2_FB9_Pos      (9U)
+#define CAN_F10R2_FB9_Msk      (0x1UL << CAN_F10R2_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F10R2_FB10_Pos     (10U)
+#define CAN_F10R2_FB10_Msk     (0x1UL << CAN_F10R2_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F10R2_FB11_Pos     (11U)
+#define CAN_F10R2_FB11_Msk     (0x1UL << CAN_F10R2_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F10R2_FB12_Pos     (12U)
+#define CAN_F10R2_FB12_Msk     (0x1UL << CAN_F10R2_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F10R2_FB13_Pos     (13U)
+#define CAN_F10R2_FB13_Msk     (0x1UL << CAN_F10R2_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F10R2_FB14_Pos     (14U)
+#define CAN_F10R2_FB14_Msk     (0x1UL << CAN_F10R2_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F10R2_FB15_Pos     (15U)
+#define CAN_F10R2_FB15_Msk     (0x1UL << CAN_F10R2_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F10R2_FB16_Pos     (16U)
+#define CAN_F10R2_FB16_Msk     (0x1UL << CAN_F10R2_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F10R2_FB17_Pos     (17U)
+#define CAN_F10R2_FB17_Msk     (0x1UL << CAN_F10R2_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F10R2_FB18_Pos     (18U)
+#define CAN_F10R2_FB18_Msk     (0x1UL << CAN_F10R2_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F10R2_FB19_Pos     (19U)
+#define CAN_F10R2_FB19_Msk     (0x1UL << CAN_F10R2_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F10R2_FB20_Pos     (20U)
+#define CAN_F10R2_FB20_Msk     (0x1UL << CAN_F10R2_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F10R2_FB21_Pos     (21U)
+#define CAN_F10R2_FB21_Msk     (0x1UL << CAN_F10R2_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F10R2_FB22_Pos     (22U)
+#define CAN_F10R2_FB22_Msk     (0x1UL << CAN_F10R2_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F10R2_FB23_Pos     (23U)
+#define CAN_F10R2_FB23_Msk     (0x1UL << CAN_F10R2_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F10R2_FB24_Pos     (24U)
+#define CAN_F10R2_FB24_Msk     (0x1UL << CAN_F10R2_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F10R2_FB25_Pos     (25U)
+#define CAN_F10R2_FB25_Msk     (0x1UL << CAN_F10R2_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F10R2_FB26_Pos     (26U)
+#define CAN_F10R2_FB26_Msk     (0x1UL << CAN_F10R2_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F10R2_FB27_Pos     (27U)
+#define CAN_F10R2_FB27_Msk     (0x1UL << CAN_F10R2_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F10R2_FB28_Pos     (28U)
+#define CAN_F10R2_FB28_Msk     (0x1UL << CAN_F10R2_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F10R2_FB29_Pos     (29U)
+#define CAN_F10R2_FB29_Msk     (0x1UL << CAN_F10R2_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F10R2_FB30_Pos     (30U)
+#define CAN_F10R2_FB30_Msk     (0x1UL << CAN_F10R2_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F10R2_FB31_Pos     (31U)
+#define CAN_F10R2_FB31_Msk     (0x1UL << CAN_F10R2_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F11R2 register  ******************/
+#define CAN_F11R2_FB0_Pos      (0U)
+#define CAN_F11R2_FB0_Msk      (0x1UL << CAN_F11R2_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F11R2_FB1_Pos      (1U)
+#define CAN_F11R2_FB1_Msk      (0x1UL << CAN_F11R2_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F11R2_FB2_Pos      (2U)
+#define CAN_F11R2_FB2_Msk      (0x1UL << CAN_F11R2_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F11R2_FB3_Pos      (3U)
+#define CAN_F11R2_FB3_Msk      (0x1UL << CAN_F11R2_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F11R2_FB4_Pos      (4U)
+#define CAN_F11R2_FB4_Msk      (0x1UL << CAN_F11R2_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F11R2_FB5_Pos      (5U)
+#define CAN_F11R2_FB5_Msk      (0x1UL << CAN_F11R2_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F11R2_FB6_Pos      (6U)
+#define CAN_F11R2_FB6_Msk      (0x1UL << CAN_F11R2_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F11R2_FB7_Pos      (7U)
+#define CAN_F11R2_FB7_Msk      (0x1UL << CAN_F11R2_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F11R2_FB8_Pos      (8U)
+#define CAN_F11R2_FB8_Msk      (0x1UL << CAN_F11R2_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F11R2_FB9_Pos      (9U)
+#define CAN_F11R2_FB9_Msk      (0x1UL << CAN_F11R2_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F11R2_FB10_Pos     (10U)
+#define CAN_F11R2_FB10_Msk     (0x1UL << CAN_F11R2_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F11R2_FB11_Pos     (11U)
+#define CAN_F11R2_FB11_Msk     (0x1UL << CAN_F11R2_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F11R2_FB12_Pos     (12U)
+#define CAN_F11R2_FB12_Msk     (0x1UL << CAN_F11R2_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F11R2_FB13_Pos     (13U)
+#define CAN_F11R2_FB13_Msk     (0x1UL << CAN_F11R2_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F11R2_FB14_Pos     (14U)
+#define CAN_F11R2_FB14_Msk     (0x1UL << CAN_F11R2_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F11R2_FB15_Pos     (15U)
+#define CAN_F11R2_FB15_Msk     (0x1UL << CAN_F11R2_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F11R2_FB16_Pos     (16U)
+#define CAN_F11R2_FB16_Msk     (0x1UL << CAN_F11R2_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F11R2_FB17_Pos     (17U)
+#define CAN_F11R2_FB17_Msk     (0x1UL << CAN_F11R2_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F11R2_FB18_Pos     (18U)
+#define CAN_F11R2_FB18_Msk     (0x1UL << CAN_F11R2_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F11R2_FB19_Pos     (19U)
+#define CAN_F11R2_FB19_Msk     (0x1UL << CAN_F11R2_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F11R2_FB20_Pos     (20U)
+#define CAN_F11R2_FB20_Msk     (0x1UL << CAN_F11R2_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F11R2_FB21_Pos     (21U)
+#define CAN_F11R2_FB21_Msk     (0x1UL << CAN_F11R2_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F11R2_FB22_Pos     (22U)
+#define CAN_F11R2_FB22_Msk     (0x1UL << CAN_F11R2_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F11R2_FB23_Pos     (23U)
+#define CAN_F11R2_FB23_Msk     (0x1UL << CAN_F11R2_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F11R2_FB24_Pos     (24U)
+#define CAN_F11R2_FB24_Msk     (0x1UL << CAN_F11R2_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F11R2_FB25_Pos     (25U)
+#define CAN_F11R2_FB25_Msk     (0x1UL << CAN_F11R2_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F11R2_FB26_Pos     (26U)
+#define CAN_F11R2_FB26_Msk     (0x1UL << CAN_F11R2_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F11R2_FB27_Pos     (27U)
+#define CAN_F11R2_FB27_Msk     (0x1UL << CAN_F11R2_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F11R2_FB28_Pos     (28U)
+#define CAN_F11R2_FB28_Msk     (0x1UL << CAN_F11R2_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F11R2_FB29_Pos     (29U)
+#define CAN_F11R2_FB29_Msk     (0x1UL << CAN_F11R2_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F11R2_FB30_Pos     (30U)
+#define CAN_F11R2_FB30_Msk     (0x1UL << CAN_F11R2_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F11R2_FB31_Pos     (31U)
+#define CAN_F11R2_FB31_Msk     (0x1UL << CAN_F11R2_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F12R2 register  ******************/
+#define CAN_F12R2_FB0_Pos      (0U)
+#define CAN_F12R2_FB0_Msk      (0x1UL << CAN_F12R2_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F12R2_FB1_Pos      (1U)
+#define CAN_F12R2_FB1_Msk      (0x1UL << CAN_F12R2_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F12R2_FB2_Pos      (2U)
+#define CAN_F12R2_FB2_Msk      (0x1UL << CAN_F12R2_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F12R2_FB3_Pos      (3U)
+#define CAN_F12R2_FB3_Msk      (0x1UL << CAN_F12R2_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F12R2_FB4_Pos      (4U)
+#define CAN_F12R2_FB4_Msk      (0x1UL << CAN_F12R2_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F12R2_FB5_Pos      (5U)
+#define CAN_F12R2_FB5_Msk      (0x1UL << CAN_F12R2_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F12R2_FB6_Pos      (6U)
+#define CAN_F12R2_FB6_Msk      (0x1UL << CAN_F12R2_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F12R2_FB7_Pos      (7U)
+#define CAN_F12R2_FB7_Msk      (0x1UL << CAN_F12R2_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F12R2_FB8_Pos      (8U)
+#define CAN_F12R2_FB8_Msk      (0x1UL << CAN_F12R2_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F12R2_FB9_Pos      (9U)
+#define CAN_F12R2_FB9_Msk      (0x1UL << CAN_F12R2_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F12R2_FB10_Pos     (10U)
+#define CAN_F12R2_FB10_Msk     (0x1UL << CAN_F12R2_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F12R2_FB11_Pos     (11U)
+#define CAN_F12R2_FB11_Msk     (0x1UL << CAN_F12R2_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F12R2_FB12_Pos     (12U)
+#define CAN_F12R2_FB12_Msk     (0x1UL << CAN_F12R2_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F12R2_FB13_Pos     (13U)
+#define CAN_F12R2_FB13_Msk     (0x1UL << CAN_F12R2_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F12R2_FB14_Pos     (14U)
+#define CAN_F12R2_FB14_Msk     (0x1UL << CAN_F12R2_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F12R2_FB15_Pos     (15U)
+#define CAN_F12R2_FB15_Msk     (0x1UL << CAN_F12R2_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F12R2_FB16_Pos     (16U)
+#define CAN_F12R2_FB16_Msk     (0x1UL << CAN_F12R2_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F12R2_FB17_Pos     (17U)
+#define CAN_F12R2_FB17_Msk     (0x1UL << CAN_F12R2_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F12R2_FB18_Pos     (18U)
+#define CAN_F12R2_FB18_Msk     (0x1UL << CAN_F12R2_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F12R2_FB19_Pos     (19U)
+#define CAN_F12R2_FB19_Msk     (0x1UL << CAN_F12R2_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F12R2_FB20_Pos     (20U)
+#define CAN_F12R2_FB20_Msk     (0x1UL << CAN_F12R2_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F12R2_FB21_Pos     (21U)
+#define CAN_F12R2_FB21_Msk     (0x1UL << CAN_F12R2_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F12R2_FB22_Pos     (22U)
+#define CAN_F12R2_FB22_Msk     (0x1UL << CAN_F12R2_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F12R2_FB23_Pos     (23U)
+#define CAN_F12R2_FB23_Msk     (0x1UL << CAN_F12R2_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F12R2_FB24_Pos     (24U)
+#define CAN_F12R2_FB24_Msk     (0x1UL << CAN_F12R2_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F12R2_FB25_Pos     (25U)
+#define CAN_F12R2_FB25_Msk     (0x1UL << CAN_F12R2_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F12R2_FB26_Pos     (26U)
+#define CAN_F12R2_FB26_Msk     (0x1UL << CAN_F12R2_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F12R2_FB27_Pos     (27U)
+#define CAN_F12R2_FB27_Msk     (0x1UL << CAN_F12R2_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F12R2_FB28_Pos     (28U)
+#define CAN_F12R2_FB28_Msk     (0x1UL << CAN_F12R2_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F12R2_FB29_Pos     (29U)
+#define CAN_F12R2_FB29_Msk     (0x1UL << CAN_F12R2_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F12R2_FB30_Pos     (30U)
+#define CAN_F12R2_FB30_Msk     (0x1UL << CAN_F12R2_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F12R2_FB31_Pos     (31U)
+#define CAN_F12R2_FB31_Msk     (0x1UL << CAN_F12R2_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              /*!<Filter bit 31 */
+
+/*******************  Bit definition for CAN_F13R2 register  ******************/
+#define CAN_F13R2_FB0_Pos      (0U)
+#define CAN_F13R2_FB0_Msk      (0x1UL << CAN_F13R2_FB0_Pos)                     /*!< 0x00000001 */
+#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               /*!<Filter bit 0 */
+#define CAN_F13R2_FB1_Pos      (1U)
+#define CAN_F13R2_FB1_Msk      (0x1UL << CAN_F13R2_FB1_Pos)                     /*!< 0x00000002 */
+#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               /*!<Filter bit 1 */
+#define CAN_F13R2_FB2_Pos      (2U)
+#define CAN_F13R2_FB2_Msk      (0x1UL << CAN_F13R2_FB2_Pos)                     /*!< 0x00000004 */
+#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               /*!<Filter bit 2 */
+#define CAN_F13R2_FB3_Pos      (3U)
+#define CAN_F13R2_FB3_Msk      (0x1UL << CAN_F13R2_FB3_Pos)                     /*!< 0x00000008 */
+#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               /*!<Filter bit 3 */
+#define CAN_F13R2_FB4_Pos      (4U)
+#define CAN_F13R2_FB4_Msk      (0x1UL << CAN_F13R2_FB4_Pos)                     /*!< 0x00000010 */
+#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               /*!<Filter bit 4 */
+#define CAN_F13R2_FB5_Pos      (5U)
+#define CAN_F13R2_FB5_Msk      (0x1UL << CAN_F13R2_FB5_Pos)                     /*!< 0x00000020 */
+#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               /*!<Filter bit 5 */
+#define CAN_F13R2_FB6_Pos      (6U)
+#define CAN_F13R2_FB6_Msk      (0x1UL << CAN_F13R2_FB6_Pos)                     /*!< 0x00000040 */
+#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               /*!<Filter bit 6 */
+#define CAN_F13R2_FB7_Pos      (7U)
+#define CAN_F13R2_FB7_Msk      (0x1UL << CAN_F13R2_FB7_Pos)                     /*!< 0x00000080 */
+#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               /*!<Filter bit 7 */
+#define CAN_F13R2_FB8_Pos      (8U)
+#define CAN_F13R2_FB8_Msk      (0x1UL << CAN_F13R2_FB8_Pos)                     /*!< 0x00000100 */
+#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               /*!<Filter bit 8 */
+#define CAN_F13R2_FB9_Pos      (9U)
+#define CAN_F13R2_FB9_Msk      (0x1UL << CAN_F13R2_FB9_Pos)                     /*!< 0x00000200 */
+#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               /*!<Filter bit 9 */
+#define CAN_F13R2_FB10_Pos     (10U)
+#define CAN_F13R2_FB10_Msk     (0x1UL << CAN_F13R2_FB10_Pos)                    /*!< 0x00000400 */
+#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              /*!<Filter bit 10 */
+#define CAN_F13R2_FB11_Pos     (11U)
+#define CAN_F13R2_FB11_Msk     (0x1UL << CAN_F13R2_FB11_Pos)                    /*!< 0x00000800 */
+#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              /*!<Filter bit 11 */
+#define CAN_F13R2_FB12_Pos     (12U)
+#define CAN_F13R2_FB12_Msk     (0x1UL << CAN_F13R2_FB12_Pos)                    /*!< 0x00001000 */
+#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              /*!<Filter bit 12 */
+#define CAN_F13R2_FB13_Pos     (13U)
+#define CAN_F13R2_FB13_Msk     (0x1UL << CAN_F13R2_FB13_Pos)                    /*!< 0x00002000 */
+#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              /*!<Filter bit 13 */
+#define CAN_F13R2_FB14_Pos     (14U)
+#define CAN_F13R2_FB14_Msk     (0x1UL << CAN_F13R2_FB14_Pos)                    /*!< 0x00004000 */
+#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              /*!<Filter bit 14 */
+#define CAN_F13R2_FB15_Pos     (15U)
+#define CAN_F13R2_FB15_Msk     (0x1UL << CAN_F13R2_FB15_Pos)                    /*!< 0x00008000 */
+#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              /*!<Filter bit 15 */
+#define CAN_F13R2_FB16_Pos     (16U)
+#define CAN_F13R2_FB16_Msk     (0x1UL << CAN_F13R2_FB16_Pos)                    /*!< 0x00010000 */
+#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              /*!<Filter bit 16 */
+#define CAN_F13R2_FB17_Pos     (17U)
+#define CAN_F13R2_FB17_Msk     (0x1UL << CAN_F13R2_FB17_Pos)                    /*!< 0x00020000 */
+#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              /*!<Filter bit 17 */
+#define CAN_F13R2_FB18_Pos     (18U)
+#define CAN_F13R2_FB18_Msk     (0x1UL << CAN_F13R2_FB18_Pos)                    /*!< 0x00040000 */
+#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              /*!<Filter bit 18 */
+#define CAN_F13R2_FB19_Pos     (19U)
+#define CAN_F13R2_FB19_Msk     (0x1UL << CAN_F13R2_FB19_Pos)                    /*!< 0x00080000 */
+#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              /*!<Filter bit 19 */
+#define CAN_F13R2_FB20_Pos     (20U)
+#define CAN_F13R2_FB20_Msk     (0x1UL << CAN_F13R2_FB20_Pos)                    /*!< 0x00100000 */
+#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              /*!<Filter bit 20 */
+#define CAN_F13R2_FB21_Pos     (21U)
+#define CAN_F13R2_FB21_Msk     (0x1UL << CAN_F13R2_FB21_Pos)                    /*!< 0x00200000 */
+#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              /*!<Filter bit 21 */
+#define CAN_F13R2_FB22_Pos     (22U)
+#define CAN_F13R2_FB22_Msk     (0x1UL << CAN_F13R2_FB22_Pos)                    /*!< 0x00400000 */
+#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              /*!<Filter bit 22 */
+#define CAN_F13R2_FB23_Pos     (23U)
+#define CAN_F13R2_FB23_Msk     (0x1UL << CAN_F13R2_FB23_Pos)                    /*!< 0x00800000 */
+#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              /*!<Filter bit 23 */
+#define CAN_F13R2_FB24_Pos     (24U)
+#define CAN_F13R2_FB24_Msk     (0x1UL << CAN_F13R2_FB24_Pos)                    /*!< 0x01000000 */
+#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              /*!<Filter bit 24 */
+#define CAN_F13R2_FB25_Pos     (25U)
+#define CAN_F13R2_FB25_Msk     (0x1UL << CAN_F13R2_FB25_Pos)                    /*!< 0x02000000 */
+#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              /*!<Filter bit 25 */
+#define CAN_F13R2_FB26_Pos     (26U)
+#define CAN_F13R2_FB26_Msk     (0x1UL << CAN_F13R2_FB26_Pos)                    /*!< 0x04000000 */
+#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              /*!<Filter bit 26 */
+#define CAN_F13R2_FB27_Pos     (27U)
+#define CAN_F13R2_FB27_Msk     (0x1UL << CAN_F13R2_FB27_Pos)                    /*!< 0x08000000 */
+#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              /*!<Filter bit 27 */
+#define CAN_F13R2_FB28_Pos     (28U)
+#define CAN_F13R2_FB28_Msk     (0x1UL << CAN_F13R2_FB28_Pos)                    /*!< 0x10000000 */
+#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              /*!<Filter bit 28 */
+#define CAN_F13R2_FB29_Pos     (29U)
+#define CAN_F13R2_FB29_Msk     (0x1UL << CAN_F13R2_FB29_Pos)                    /*!< 0x20000000 */
+#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              /*!<Filter bit 29 */
+#define CAN_F13R2_FB30_Pos     (30U)
+#define CAN_F13R2_FB30_Msk     (0x1UL << CAN_F13R2_FB30_Pos)                    /*!< 0x40000000 */
+#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              /*!<Filter bit 30 */
+#define CAN_F13R2_FB31_Pos     (31U)
+#define CAN_F13R2_FB31_Msk     (0x1UL << CAN_F13R2_FB31_Pos)                    /*!< 0x80000000 */
+#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              /*!<Filter bit 31 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos            (0U)
+#define CRC_DR_DR_Msk            (0xFFFFFFFFUL << CRC_DR_DR_Pos)                /*!< 0xFFFFFFFF */
+#define CRC_DR_DR                CRC_DR_DR_Msk                                 /*!< Data register bits */
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos          (0U)
+#define CRC_IDR_IDR_Msk          (0xFFUL << CRC_IDR_IDR_Pos)                    /*!< 0x000000FF */
+#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                               /*!< General-purpose 8-bit data register bits */
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos         (0U)
+#define CRC_CR_RESET_Msk         (0x1UL << CRC_CR_RESET_Pos)                    /*!< 0x00000001 */
+#define CRC_CR_RESET             CRC_CR_RESET_Msk                              /*!< RESET the CRC computation unit bit */
+#define CRC_CR_POLYSIZE_Pos      (3U)
+#define CRC_CR_POLYSIZE_Msk      (0x3UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000018 */
+#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           /*!< Polynomial size bits               */
+#define CRC_CR_POLYSIZE_0        (0x1UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000008 */
+#define CRC_CR_POLYSIZE_1        (0x2UL << CRC_CR_POLYSIZE_Pos)                 /*!< 0x00000010 */
+#define CRC_CR_REV_IN_Pos        (5U)
+#define CRC_CR_REV_IN_Msk        (0x3UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000060 */
+#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             /*!< REV_IN Reverse Input Data bits     */
+#define CRC_CR_REV_IN_0          (0x1UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000020 */
+#define CRC_CR_REV_IN_1          (0x2UL << CRC_CR_REV_IN_Pos)                   /*!< 0x00000040 */
+#define CRC_CR_REV_OUT_Pos       (7U)
+#define CRC_CR_REV_OUT_Msk       (0x1UL << CRC_CR_REV_OUT_Pos)                  /*!< 0x00000080 */
+#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            /*!< REV_OUT Reverse Output Data bits   */
+
+/*******************  Bit definition for CRC_INIT register  *******************/
+#define CRC_INIT_INIT_Pos        (0U)
+#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)            /*!< 0xFFFFFFFF */
+#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             /*!< Initial CRC value bits         */
+
+/*******************  Bit definition for CRC_POL register  ********************/
+#define CRC_POL_POL_Pos          (0U)
+#define CRC_POL_POL_Msk          (0xFFFFFFFFUL << CRC_POL_POL_Pos)              /*!< 0xFFFFFFFF */
+#define CRC_POL_POL              CRC_POL_POL_Msk                               /*!< Coefficients of the polynomial */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Digital to Analog Converter                           */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DAC_CR register  ********************/
+#define DAC_CR_EN1_Pos              (0U)
+#define DAC_CR_EN1_Msk              (0x1UL << DAC_CR_EN1_Pos)                   /*!< 0x00000001 */
+#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable                         */
+#define DAC_CR_BOFF1_Pos            (1U)
+#define DAC_CR_BOFF1_Msk            (0x1UL << DAC_CR_BOFF1_Pos)                 /*!< 0x00000002 */
+#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           /*!<DAC channel1 output buffer disable          */
+#define DAC_CR_TEN1_Pos             (2U)
+#define DAC_CR_TEN1_Msk             (0x1UL << DAC_CR_TEN1_Pos)                  /*!< 0x00000004 */
+#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable                 */
+#define DAC_CR_TSEL1_Pos            (3U)
+#define DAC_CR_TSEL1_Msk            (0x7UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000038 */
+#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
+#define DAC_CR_TSEL1_0              (0x1UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000008 */
+#define DAC_CR_TSEL1_1              (0x2UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000010 */
+#define DAC_CR_TSEL1_2              (0x4UL << DAC_CR_TSEL1_Pos)                 /*!< 0x00000020 */
+#define DAC_CR_WAVE1_Pos            (6U)
+#define DAC_CR_WAVE1_Msk            (0x3UL << DAC_CR_WAVE1_Pos)                 /*!< 0x000000C0 */
+#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enablEU) */
+#define DAC_CR_WAVE1_0              (0x1UL << DAC_CR_WAVE1_Pos)                 /*!< 0x00000040 */
+#define DAC_CR_WAVE1_1              (0x2UL << DAC_CR_WAVE1_Pos)                 /*!< 0x00000080 */
+#define DAC_CR_MAMP1_Pos            (8U)
+#define DAC_CR_MAMP1_Msk            (0xFUL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000F00 */
+#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
+#define DAC_CR_MAMP1_0              (0x1UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000100 */
+#define DAC_CR_MAMP1_1              (0x2UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000200 */
+#define DAC_CR_MAMP1_2              (0x4UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000400 */
+#define DAC_CR_MAMP1_3              (0x8UL << DAC_CR_MAMP1_Pos)                 /*!< 0x00000800 */
+#define DAC_CR_DMAEN1_Pos           (12U)
+#define DAC_CR_DMAEN1_Msk           (0x1UL << DAC_CR_DMAEN1_Pos)                /*!< 0x00001000 */
+#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable                     */
+#define DAC_CR_DMAUDRIE1_Pos        (13U)
+#define DAC_CR_DMAUDRIE1_Msk        (0x1UL << DAC_CR_DMAUDRIE1_Pos)             /*!< 0x00002000 */
+#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel1 DMA underrun interrupt enable  */
+#define DAC_CR_EN2_Pos              (16U)
+#define DAC_CR_EN2_Msk              (0x1UL << DAC_CR_EN2_Pos)                   /*!< 0x00010000 */
+#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable                         */
+#define DAC_CR_BOFF2_Pos            (17U)
+#define DAC_CR_BOFF2_Msk            (0x1UL << DAC_CR_BOFF2_Pos)                 /*!< 0x00020000 */
+#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           /*!<DAC channel2 output buffer disable          */
+#define DAC_CR_TEN2_Pos             (18U)
+#define DAC_CR_TEN2_Msk             (0x1UL << DAC_CR_TEN2_Pos)                  /*!< 0x00040000 */
+#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable                 */
+#define DAC_CR_TSEL2_Pos            (19U)
+#define DAC_CR_TSEL2_Msk            (0x7UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00380000 */
+#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
+#define DAC_CR_TSEL2_0              (0x1UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00080000 */
+#define DAC_CR_TSEL2_1              (0x2UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00100000 */
+#define DAC_CR_TSEL2_2              (0x4UL << DAC_CR_TSEL2_Pos)                 /*!< 0x00200000 */
+#define DAC_CR_WAVE2_Pos            (22U)
+#define DAC_CR_WAVE2_Msk            (0x3UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00C00000 */
+#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
+#define DAC_CR_WAVE2_0              (0x1UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00400000 */
+#define DAC_CR_WAVE2_1              (0x2UL << DAC_CR_WAVE2_Pos)                 /*!< 0x00800000 */
+#define DAC_CR_MAMP2_Pos            (24U)
+#define DAC_CR_MAMP2_Msk            (0xFUL << DAC_CR_MAMP2_Pos)                 /*!< 0x0F000000 */
+#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
+#define DAC_CR_MAMP2_0              (0x1UL << DAC_CR_MAMP2_Pos)                 /*!< 0x01000000 */
+#define DAC_CR_MAMP2_1              (0x2UL << DAC_CR_MAMP2_Pos)                 /*!< 0x02000000 */
+#define DAC_CR_MAMP2_2              (0x4UL << DAC_CR_MAMP2_Pos)                 /*!< 0x04000000 */
+#define DAC_CR_MAMP2_3              (0x8UL << DAC_CR_MAMP2_Pos)                 /*!< 0x08000000 */
+#define DAC_CR_DMAEN2_Pos           (28U)
+#define DAC_CR_DMAEN2_Msk           (0x1UL << DAC_CR_DMAEN2_Pos)                /*!< 0x10000000 */
+#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enable                    */
+#define DAC_CR_DMAUDRIE2_Pos        (29U)
+#define DAC_CR_DMAUDRIE2_Msk        (0x1UL << DAC_CR_DMAUDRIE2_Pos)             /*!< 0x20000000 */
+#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable */
+
+/*****************  Bit definition for DAC_SWTRIGR register  ******************/
+#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)
+#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)          /*!< 0x00000001 */
+#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
+#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)
+#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)          /*!< 0x00000002 */
+#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
+
+/*****************  Bit definition for DAC_DHR12R1 register  ******************/
+#define DAC_DHR12R1_DACC1DHR_Pos    (0U)
+#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)       /*!< 0x00000FFF */
+#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L1 register  ******************/
+#define DAC_DHR12L1_DACC1DHR_Pos    (4U)
+#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
+#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R1 register  ******************/
+#define DAC_DHR8R1_DACC1DHR_Pos     (0U)
+#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)         /*!< 0x000000FF */
+#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12R2 register  ******************/
+#define DAC_DHR12R2_DACC2DHR_Pos    (0U)
+#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)       /*!< 0x00000FFF */
+#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12L2 register  ******************/
+#define DAC_DHR12L2_DACC2DHR_Pos    (4U)
+#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)       /*!< 0x0000FFF0 */
+#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8R2 register  ******************/
+#define DAC_DHR8R2_DACC2DHR_Pos     (0U)
+#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)         /*!< 0x000000FF */
+#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12RD register  ******************/
+#define DAC_DHR12RD_DACC1DHR_Pos    (0U)
+#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)       /*!< 0x00000FFF */
+#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
+#define DAC_DHR12RD_DACC2DHR_Pos    (16U)
+#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)       /*!< 0x0FFF0000 */
+#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
+
+/*****************  Bit definition for DAC_DHR12LD register  ******************/
+#define DAC_DHR12LD_DACC1DHR_Pos    (4U)
+#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
+#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
+#define DAC_DHR12LD_DACC2DHR_Pos    (20U)
+#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)       /*!< 0xFFF00000 */
+#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
+
+/******************  Bit definition for DAC_DHR8RD register  ******************/
+#define DAC_DHR8RD_DACC1DHR_Pos     (0U)
+#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)         /*!< 0x000000FF */
+#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
+#define DAC_DHR8RD_DACC2DHR_Pos     (8U)
+#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)         /*!< 0x0000FF00 */
+#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
+
+/*******************  Bit definition for DAC_DOR1 register  *******************/
+#define DAC_DOR1_DACC1DOR_Pos       (0U)
+#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)          /*!< 0x00000FFF */
+#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
+
+/*******************  Bit definition for DAC_DOR2 register  *******************/
+#define DAC_DOR2_DACC2DOR_Pos       (0U)
+#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)          /*!< 0x00000FFF */
+#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
+
+/********************  Bit definition for DAC_SR register  ********************/
+#define DAC_SR_DMAUDR1_Pos          (13U)
+#define DAC_SR_DMAUDR1_Msk          (0x1UL << DAC_SR_DMAUDR1_Pos)               /*!< 0x00002000 */
+#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
+#define DAC_SR_DMAUDR2_Pos          (29U)
+#define DAC_SR_DMAUDR2_Msk          (0x1UL << DAC_SR_DMAUDR2_Pos)               /*!< 0x20000000 */
+#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 Debug MCU                                  */
+/*                                                                            */
+/******************************************************************************/
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMA Controller                                 */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMA_SxCR register  *****************/
+#define DMA_SxCR_CHSEL_Pos       (25U)
+#define DMA_SxCR_CHSEL_Msk       (0xFUL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x1E000000 */
+#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk
+#define DMA_SxCR_CHSEL_0         (0x1UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x02000000 */
+#define DMA_SxCR_CHSEL_1         (0x2UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x04000000 */
+#define DMA_SxCR_CHSEL_2         (0x4UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x08000000 */
+#define DMA_SxCR_CHSEL_3         (0x8UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x10000000 */
+#define DMA_SxCR_MBURST_Pos      (23U)
+#define DMA_SxCR_MBURST_Msk      (0x3UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x01800000 */
+#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk
+#define DMA_SxCR_MBURST_0        (0x1UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x00800000 */
+#define DMA_SxCR_MBURST_1        (0x2UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x01000000 */
+#define DMA_SxCR_PBURST_Pos      (21U)
+#define DMA_SxCR_PBURST_Msk      (0x3UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00600000 */
+#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk
+#define DMA_SxCR_PBURST_0        (0x1UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00200000 */
+#define DMA_SxCR_PBURST_1        (0x2UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00400000 */
+#define DMA_SxCR_CT_Pos          (19U)
+#define DMA_SxCR_CT_Msk          (0x1UL << DMA_SxCR_CT_Pos)                     /*!< 0x00080000 */
+#define DMA_SxCR_CT              DMA_SxCR_CT_Msk
+#define DMA_SxCR_DBM_Pos         (18U)
+#define DMA_SxCR_DBM_Msk         (0x1UL << DMA_SxCR_DBM_Pos)                    /*!< 0x00040000 */
+#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk
+#define DMA_SxCR_PL_Pos          (16U)
+#define DMA_SxCR_PL_Msk          (0x3UL << DMA_SxCR_PL_Pos)                     /*!< 0x00030000 */
+#define DMA_SxCR_PL              DMA_SxCR_PL_Msk
+#define DMA_SxCR_PL_0            (0x1UL << DMA_SxCR_PL_Pos)                     /*!< 0x00010000 */
+#define DMA_SxCR_PL_1            (0x2UL << DMA_SxCR_PL_Pos)                     /*!< 0x00020000 */
+#define DMA_SxCR_PINCOS_Pos      (15U)
+#define DMA_SxCR_PINCOS_Msk      (0x1UL << DMA_SxCR_PINCOS_Pos)                 /*!< 0x00008000 */
+#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk
+#define DMA_SxCR_MSIZE_Pos       (13U)
+#define DMA_SxCR_MSIZE_Msk       (0x3UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00006000 */
+#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk
+#define DMA_SxCR_MSIZE_0         (0x1UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00002000 */
+#define DMA_SxCR_MSIZE_1         (0x2UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00004000 */
+#define DMA_SxCR_PSIZE_Pos       (11U)
+#define DMA_SxCR_PSIZE_Msk       (0x3UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001800 */
+#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk
+#define DMA_SxCR_PSIZE_0         (0x1UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00000800 */
+#define DMA_SxCR_PSIZE_1         (0x2UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001000 */
+#define DMA_SxCR_MINC_Pos        (10U)
+#define DMA_SxCR_MINC_Msk        (0x1UL << DMA_SxCR_MINC_Pos)                   /*!< 0x00000400 */
+#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk
+#define DMA_SxCR_PINC_Pos        (9U)
+#define DMA_SxCR_PINC_Msk        (0x1UL << DMA_SxCR_PINC_Pos)                   /*!< 0x00000200 */
+#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk
+#define DMA_SxCR_CIRC_Pos        (8U)
+#define DMA_SxCR_CIRC_Msk        (0x1UL << DMA_SxCR_CIRC_Pos)                   /*!< 0x00000100 */
+#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk
+#define DMA_SxCR_DIR_Pos         (6U)
+#define DMA_SxCR_DIR_Msk         (0x3UL << DMA_SxCR_DIR_Pos)                    /*!< 0x000000C0 */
+#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk
+#define DMA_SxCR_DIR_0           (0x1UL << DMA_SxCR_DIR_Pos)                    /*!< 0x00000040 */
+#define DMA_SxCR_DIR_1           (0x2UL << DMA_SxCR_DIR_Pos)                    /*!< 0x00000080 */
+#define DMA_SxCR_PFCTRL_Pos      (5U)
+#define DMA_SxCR_PFCTRL_Msk      (0x1UL << DMA_SxCR_PFCTRL_Pos)                 /*!< 0x00000020 */
+#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk
+#define DMA_SxCR_TCIE_Pos        (4U)
+#define DMA_SxCR_TCIE_Msk        (0x1UL << DMA_SxCR_TCIE_Pos)                   /*!< 0x00000010 */
+#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk
+#define DMA_SxCR_HTIE_Pos        (3U)
+#define DMA_SxCR_HTIE_Msk        (0x1UL << DMA_SxCR_HTIE_Pos)                   /*!< 0x00000008 */
+#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk
+#define DMA_SxCR_TEIE_Pos        (2U)
+#define DMA_SxCR_TEIE_Msk        (0x1UL << DMA_SxCR_TEIE_Pos)                   /*!< 0x00000004 */
+#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk
+#define DMA_SxCR_DMEIE_Pos       (1U)
+#define DMA_SxCR_DMEIE_Msk       (0x1UL << DMA_SxCR_DMEIE_Pos)                  /*!< 0x00000002 */
+#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk
+#define DMA_SxCR_EN_Pos          (0U)
+#define DMA_SxCR_EN_Msk          (0x1UL << DMA_SxCR_EN_Pos)                     /*!< 0x00000001 */
+#define DMA_SxCR_EN              DMA_SxCR_EN_Msk
+
+/********************  Bits definition for DMA_SxCNDTR register  **************/
+#define DMA_SxNDT_Pos            (0U)
+#define DMA_SxNDT_Msk            (0xFFFFUL << DMA_SxNDT_Pos)                    /*!< 0x0000FFFF */
+#define DMA_SxNDT                DMA_SxNDT_Msk
+#define DMA_SxNDT_0              (0x0001UL << DMA_SxNDT_Pos)                    /*!< 0x00000001 */
+#define DMA_SxNDT_1              (0x0002UL << DMA_SxNDT_Pos)                    /*!< 0x00000002 */
+#define DMA_SxNDT_2              (0x0004UL << DMA_SxNDT_Pos)                    /*!< 0x00000004 */
+#define DMA_SxNDT_3              (0x0008UL << DMA_SxNDT_Pos)                    /*!< 0x00000008 */
+#define DMA_SxNDT_4              (0x0010UL << DMA_SxNDT_Pos)                    /*!< 0x00000010 */
+#define DMA_SxNDT_5              (0x0020UL << DMA_SxNDT_Pos)                    /*!< 0x00000020 */
+#define DMA_SxNDT_6              (0x0040UL << DMA_SxNDT_Pos)                    /*!< 0x00000040 */
+#define DMA_SxNDT_7              (0x0080UL << DMA_SxNDT_Pos)                    /*!< 0x00000080 */
+#define DMA_SxNDT_8              (0x0100UL << DMA_SxNDT_Pos)                    /*!< 0x00000100 */
+#define DMA_SxNDT_9              (0x0200UL << DMA_SxNDT_Pos)                    /*!< 0x00000200 */
+#define DMA_SxNDT_10             (0x0400UL << DMA_SxNDT_Pos)                    /*!< 0x00000400 */
+#define DMA_SxNDT_11             (0x0800UL << DMA_SxNDT_Pos)                    /*!< 0x00000800 */
+#define DMA_SxNDT_12             (0x1000UL << DMA_SxNDT_Pos)                    /*!< 0x00001000 */
+#define DMA_SxNDT_13             (0x2000UL << DMA_SxNDT_Pos)                    /*!< 0x00002000 */
+#define DMA_SxNDT_14             (0x4000UL << DMA_SxNDT_Pos)                    /*!< 0x00004000 */
+#define DMA_SxNDT_15             (0x8000UL << DMA_SxNDT_Pos)                    /*!< 0x00008000 */
+
+/********************  Bits definition for DMA_SxFCR register  ****************/
+#define DMA_SxFCR_FEIE_Pos       (7U)
+#define DMA_SxFCR_FEIE_Msk       (0x1UL << DMA_SxFCR_FEIE_Pos)                  /*!< 0x00000080 */
+#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk
+#define DMA_SxFCR_FS_Pos         (3U)
+#define DMA_SxFCR_FS_Msk         (0x7UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000038 */
+#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk
+#define DMA_SxFCR_FS_0           (0x1UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000008 */
+#define DMA_SxFCR_FS_1           (0x2UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000010 */
+#define DMA_SxFCR_FS_2           (0x4UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000020 */
+#define DMA_SxFCR_DMDIS_Pos      (2U)
+#define DMA_SxFCR_DMDIS_Msk      (0x1UL << DMA_SxFCR_DMDIS_Pos)                 /*!< 0x00000004 */
+#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk
+#define DMA_SxFCR_FTH_Pos        (0U)
+#define DMA_SxFCR_FTH_Msk        (0x3UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000003 */
+#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk
+#define DMA_SxFCR_FTH_0          (0x1UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000001 */
+#define DMA_SxFCR_FTH_1          (0x2UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000002 */
+
+/********************  Bits definition for DMA_LISR register  *****************/
+#define DMA_LISR_TCIF3_Pos       (27U)
+#define DMA_LISR_TCIF3_Msk       (0x1UL << DMA_LISR_TCIF3_Pos)                  /*!< 0x08000000 */
+#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk
+#define DMA_LISR_HTIF3_Pos       (26U)
+#define DMA_LISR_HTIF3_Msk       (0x1UL << DMA_LISR_HTIF3_Pos)                  /*!< 0x04000000 */
+#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk
+#define DMA_LISR_TEIF3_Pos       (25U)
+#define DMA_LISR_TEIF3_Msk       (0x1UL << DMA_LISR_TEIF3_Pos)                  /*!< 0x02000000 */
+#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk
+#define DMA_LISR_DMEIF3_Pos      (24U)
+#define DMA_LISR_DMEIF3_Msk      (0x1UL << DMA_LISR_DMEIF3_Pos)                 /*!< 0x01000000 */
+#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk
+#define DMA_LISR_FEIF3_Pos       (22U)
+#define DMA_LISR_FEIF3_Msk       (0x1UL << DMA_LISR_FEIF3_Pos)                  /*!< 0x00400000 */
+#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk
+#define DMA_LISR_TCIF2_Pos       (21U)
+#define DMA_LISR_TCIF2_Msk       (0x1UL << DMA_LISR_TCIF2_Pos)                  /*!< 0x00200000 */
+#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk
+#define DMA_LISR_HTIF2_Pos       (20U)
+#define DMA_LISR_HTIF2_Msk       (0x1UL << DMA_LISR_HTIF2_Pos)                  /*!< 0x00100000 */
+#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk
+#define DMA_LISR_TEIF2_Pos       (19U)
+#define DMA_LISR_TEIF2_Msk       (0x1UL << DMA_LISR_TEIF2_Pos)                  /*!< 0x00080000 */
+#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk
+#define DMA_LISR_DMEIF2_Pos      (18U)
+#define DMA_LISR_DMEIF2_Msk      (0x1UL << DMA_LISR_DMEIF2_Pos)                 /*!< 0x00040000 */
+#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk
+#define DMA_LISR_FEIF2_Pos       (16U)
+#define DMA_LISR_FEIF2_Msk       (0x1UL << DMA_LISR_FEIF2_Pos)                  /*!< 0x00010000 */
+#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk
+#define DMA_LISR_TCIF1_Pos       (11U)
+#define DMA_LISR_TCIF1_Msk       (0x1UL << DMA_LISR_TCIF1_Pos)                  /*!< 0x00000800 */
+#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk
+#define DMA_LISR_HTIF1_Pos       (10U)
+#define DMA_LISR_HTIF1_Msk       (0x1UL << DMA_LISR_HTIF1_Pos)                  /*!< 0x00000400 */
+#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk
+#define DMA_LISR_TEIF1_Pos       (9U)
+#define DMA_LISR_TEIF1_Msk       (0x1UL << DMA_LISR_TEIF1_Pos)                  /*!< 0x00000200 */
+#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk
+#define DMA_LISR_DMEIF1_Pos      (8U)
+#define DMA_LISR_DMEIF1_Msk      (0x1UL << DMA_LISR_DMEIF1_Pos)                 /*!< 0x00000100 */
+#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk
+#define DMA_LISR_FEIF1_Pos       (6U)
+#define DMA_LISR_FEIF1_Msk       (0x1UL << DMA_LISR_FEIF1_Pos)                  /*!< 0x00000040 */
+#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk
+#define DMA_LISR_TCIF0_Pos       (5U)
+#define DMA_LISR_TCIF0_Msk       (0x1UL << DMA_LISR_TCIF0_Pos)                  /*!< 0x00000020 */
+#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk
+#define DMA_LISR_HTIF0_Pos       (4U)
+#define DMA_LISR_HTIF0_Msk       (0x1UL << DMA_LISR_HTIF0_Pos)                  /*!< 0x00000010 */
+#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk
+#define DMA_LISR_TEIF0_Pos       (3U)
+#define DMA_LISR_TEIF0_Msk       (0x1UL << DMA_LISR_TEIF0_Pos)                  /*!< 0x00000008 */
+#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk
+#define DMA_LISR_DMEIF0_Pos      (2U)
+#define DMA_LISR_DMEIF0_Msk      (0x1UL << DMA_LISR_DMEIF0_Pos)                 /*!< 0x00000004 */
+#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk
+#define DMA_LISR_FEIF0_Pos       (0U)
+#define DMA_LISR_FEIF0_Msk       (0x1UL << DMA_LISR_FEIF0_Pos)                  /*!< 0x00000001 */
+#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk
+
+/********************  Bits definition for DMA_HISR register  *****************/
+#define DMA_HISR_TCIF7_Pos       (27U)
+#define DMA_HISR_TCIF7_Msk       (0x1UL << DMA_HISR_TCIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk
+#define DMA_HISR_HTIF7_Pos       (26U)
+#define DMA_HISR_HTIF7_Msk       (0x1UL << DMA_HISR_HTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk
+#define DMA_HISR_TEIF7_Pos       (25U)
+#define DMA_HISR_TEIF7_Msk       (0x1UL << DMA_HISR_TEIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk
+#define DMA_HISR_DMEIF7_Pos      (24U)
+#define DMA_HISR_DMEIF7_Msk      (0x1UL << DMA_HISR_DMEIF7_Pos)                 /*!< 0x01000000 */
+#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk
+#define DMA_HISR_FEIF7_Pos       (22U)
+#define DMA_HISR_FEIF7_Msk       (0x1UL << DMA_HISR_FEIF7_Pos)                  /*!< 0x00400000 */
+#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk
+#define DMA_HISR_TCIF6_Pos       (21U)
+#define DMA_HISR_TCIF6_Msk       (0x1UL << DMA_HISR_TCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk
+#define DMA_HISR_HTIF6_Pos       (20U)
+#define DMA_HISR_HTIF6_Msk       (0x1UL << DMA_HISR_HTIF6_Pos)                  /*!< 0x00100000 */
+#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk
+#define DMA_HISR_TEIF6_Pos       (19U)
+#define DMA_HISR_TEIF6_Msk       (0x1UL << DMA_HISR_TEIF6_Pos)                  /*!< 0x00080000 */
+#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk
+#define DMA_HISR_DMEIF6_Pos      (18U)
+#define DMA_HISR_DMEIF6_Msk      (0x1UL << DMA_HISR_DMEIF6_Pos)                 /*!< 0x00040000 */
+#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk
+#define DMA_HISR_FEIF6_Pos       (16U)
+#define DMA_HISR_FEIF6_Msk       (0x1UL << DMA_HISR_FEIF6_Pos)                  /*!< 0x00010000 */
+#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk
+#define DMA_HISR_TCIF5_Pos       (11U)
+#define DMA_HISR_TCIF5_Msk       (0x1UL << DMA_HISR_TCIF5_Pos)                  /*!< 0x00000800 */
+#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk
+#define DMA_HISR_HTIF5_Pos       (10U)
+#define DMA_HISR_HTIF5_Msk       (0x1UL << DMA_HISR_HTIF5_Pos)                  /*!< 0x00000400 */
+#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk
+#define DMA_HISR_TEIF5_Pos       (9U)
+#define DMA_HISR_TEIF5_Msk       (0x1UL << DMA_HISR_TEIF5_Pos)                  /*!< 0x00000200 */
+#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk
+#define DMA_HISR_DMEIF5_Pos      (8U)
+#define DMA_HISR_DMEIF5_Msk      (0x1UL << DMA_HISR_DMEIF5_Pos)                 /*!< 0x00000100 */
+#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk
+#define DMA_HISR_FEIF5_Pos       (6U)
+#define DMA_HISR_FEIF5_Msk       (0x1UL << DMA_HISR_FEIF5_Pos)                  /*!< 0x00000040 */
+#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk
+#define DMA_HISR_TCIF4_Pos       (5U)
+#define DMA_HISR_TCIF4_Msk       (0x1UL << DMA_HISR_TCIF4_Pos)                  /*!< 0x00000020 */
+#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk
+#define DMA_HISR_HTIF4_Pos       (4U)
+#define DMA_HISR_HTIF4_Msk       (0x1UL << DMA_HISR_HTIF4_Pos)                  /*!< 0x00000010 */
+#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk
+#define DMA_HISR_TEIF4_Pos       (3U)
+#define DMA_HISR_TEIF4_Msk       (0x1UL << DMA_HISR_TEIF4_Pos)                  /*!< 0x00000008 */
+#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk
+#define DMA_HISR_DMEIF4_Pos      (2U)
+#define DMA_HISR_DMEIF4_Msk      (0x1UL << DMA_HISR_DMEIF4_Pos)                 /*!< 0x00000004 */
+#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk
+#define DMA_HISR_FEIF4_Pos       (0U)
+#define DMA_HISR_FEIF4_Msk       (0x1UL << DMA_HISR_FEIF4_Pos)                  /*!< 0x00000001 */
+#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk
+
+/********************  Bits definition for DMA_LIFCR register  ****************/
+#define DMA_LIFCR_CTCIF3_Pos     (27U)
+#define DMA_LIFCR_CTCIF3_Msk     (0x1UL << DMA_LIFCR_CTCIF3_Pos)                /*!< 0x08000000 */
+#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk
+#define DMA_LIFCR_CHTIF3_Pos     (26U)
+#define DMA_LIFCR_CHTIF3_Msk     (0x1UL << DMA_LIFCR_CHTIF3_Pos)                /*!< 0x04000000 */
+#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk
+#define DMA_LIFCR_CTEIF3_Pos     (25U)
+#define DMA_LIFCR_CTEIF3_Msk     (0x1UL << DMA_LIFCR_CTEIF3_Pos)                /*!< 0x02000000 */
+#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk
+#define DMA_LIFCR_CDMEIF3_Pos    (24U)
+#define DMA_LIFCR_CDMEIF3_Msk    (0x1UL << DMA_LIFCR_CDMEIF3_Pos)               /*!< 0x01000000 */
+#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk
+#define DMA_LIFCR_CFEIF3_Pos     (22U)
+#define DMA_LIFCR_CFEIF3_Msk     (0x1UL << DMA_LIFCR_CFEIF3_Pos)                /*!< 0x00400000 */
+#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk
+#define DMA_LIFCR_CTCIF2_Pos     (21U)
+#define DMA_LIFCR_CTCIF2_Msk     (0x1UL << DMA_LIFCR_CTCIF2_Pos)                /*!< 0x00200000 */
+#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk
+#define DMA_LIFCR_CHTIF2_Pos     (20U)
+#define DMA_LIFCR_CHTIF2_Msk     (0x1UL << DMA_LIFCR_CHTIF2_Pos)                /*!< 0x00100000 */
+#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk
+#define DMA_LIFCR_CTEIF2_Pos     (19U)
+#define DMA_LIFCR_CTEIF2_Msk     (0x1UL << DMA_LIFCR_CTEIF2_Pos)                /*!< 0x00080000 */
+#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk
+#define DMA_LIFCR_CDMEIF2_Pos    (18U)
+#define DMA_LIFCR_CDMEIF2_Msk    (0x1UL << DMA_LIFCR_CDMEIF2_Pos)               /*!< 0x00040000 */
+#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk
+#define DMA_LIFCR_CFEIF2_Pos     (16U)
+#define DMA_LIFCR_CFEIF2_Msk     (0x1UL << DMA_LIFCR_CFEIF2_Pos)                /*!< 0x00010000 */
+#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk
+#define DMA_LIFCR_CTCIF1_Pos     (11U)
+#define DMA_LIFCR_CTCIF1_Msk     (0x1UL << DMA_LIFCR_CTCIF1_Pos)                /*!< 0x00000800 */
+#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk
+#define DMA_LIFCR_CHTIF1_Pos     (10U)
+#define DMA_LIFCR_CHTIF1_Msk     (0x1UL << DMA_LIFCR_CHTIF1_Pos)                /*!< 0x00000400 */
+#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk
+#define DMA_LIFCR_CTEIF1_Pos     (9U)
+#define DMA_LIFCR_CTEIF1_Msk     (0x1UL << DMA_LIFCR_CTEIF1_Pos)                /*!< 0x00000200 */
+#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk
+#define DMA_LIFCR_CDMEIF1_Pos    (8U)
+#define DMA_LIFCR_CDMEIF1_Msk    (0x1UL << DMA_LIFCR_CDMEIF1_Pos)               /*!< 0x00000100 */
+#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk
+#define DMA_LIFCR_CFEIF1_Pos     (6U)
+#define DMA_LIFCR_CFEIF1_Msk     (0x1UL << DMA_LIFCR_CFEIF1_Pos)                /*!< 0x00000040 */
+#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk
+#define DMA_LIFCR_CTCIF0_Pos     (5U)
+#define DMA_LIFCR_CTCIF0_Msk     (0x1UL << DMA_LIFCR_CTCIF0_Pos)                /*!< 0x00000020 */
+#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk
+#define DMA_LIFCR_CHTIF0_Pos     (4U)
+#define DMA_LIFCR_CHTIF0_Msk     (0x1UL << DMA_LIFCR_CHTIF0_Pos)                /*!< 0x00000010 */
+#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk
+#define DMA_LIFCR_CTEIF0_Pos     (3U)
+#define DMA_LIFCR_CTEIF0_Msk     (0x1UL << DMA_LIFCR_CTEIF0_Pos)                /*!< 0x00000008 */
+#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk
+#define DMA_LIFCR_CDMEIF0_Pos    (2U)
+#define DMA_LIFCR_CDMEIF0_Msk    (0x1UL << DMA_LIFCR_CDMEIF0_Pos)               /*!< 0x00000004 */
+#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk
+#define DMA_LIFCR_CFEIF0_Pos     (0U)
+#define DMA_LIFCR_CFEIF0_Msk     (0x1UL << DMA_LIFCR_CFEIF0_Pos)                /*!< 0x00000001 */
+#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk
+
+/********************  Bits definition for DMA_HIFCR  register  ****************/
+#define DMA_HIFCR_CTCIF7_Pos     (27U)
+#define DMA_HIFCR_CTCIF7_Msk     (0x1UL << DMA_HIFCR_CTCIF7_Pos)                /*!< 0x08000000 */
+#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk
+#define DMA_HIFCR_CHTIF7_Pos     (26U)
+#define DMA_HIFCR_CHTIF7_Msk     (0x1UL << DMA_HIFCR_CHTIF7_Pos)                /*!< 0x04000000 */
+#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk
+#define DMA_HIFCR_CTEIF7_Pos     (25U)
+#define DMA_HIFCR_CTEIF7_Msk     (0x1UL << DMA_HIFCR_CTEIF7_Pos)                /*!< 0x02000000 */
+#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk
+#define DMA_HIFCR_CDMEIF7_Pos    (24U)
+#define DMA_HIFCR_CDMEIF7_Msk    (0x1UL << DMA_HIFCR_CDMEIF7_Pos)               /*!< 0x01000000 */
+#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk
+#define DMA_HIFCR_CFEIF7_Pos     (22U)
+#define DMA_HIFCR_CFEIF7_Msk     (0x1UL << DMA_HIFCR_CFEIF7_Pos)                /*!< 0x00400000 */
+#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk
+#define DMA_HIFCR_CTCIF6_Pos     (21U)
+#define DMA_HIFCR_CTCIF6_Msk     (0x1UL << DMA_HIFCR_CTCIF6_Pos)                /*!< 0x00200000 */
+#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk
+#define DMA_HIFCR_CHTIF6_Pos     (20U)
+#define DMA_HIFCR_CHTIF6_Msk     (0x1UL << DMA_HIFCR_CHTIF6_Pos)                /*!< 0x00100000 */
+#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk
+#define DMA_HIFCR_CTEIF6_Pos     (19U)
+#define DMA_HIFCR_CTEIF6_Msk     (0x1UL << DMA_HIFCR_CTEIF6_Pos)                /*!< 0x00080000 */
+#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk
+#define DMA_HIFCR_CDMEIF6_Pos    (18U)
+#define DMA_HIFCR_CDMEIF6_Msk    (0x1UL << DMA_HIFCR_CDMEIF6_Pos)               /*!< 0x00040000 */
+#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk
+#define DMA_HIFCR_CFEIF6_Pos     (16U)
+#define DMA_HIFCR_CFEIF6_Msk     (0x1UL << DMA_HIFCR_CFEIF6_Pos)                /*!< 0x00010000 */
+#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk
+#define DMA_HIFCR_CTCIF5_Pos     (11U)
+#define DMA_HIFCR_CTCIF5_Msk     (0x1UL << DMA_HIFCR_CTCIF5_Pos)                /*!< 0x00000800 */
+#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk
+#define DMA_HIFCR_CHTIF5_Pos     (10U)
+#define DMA_HIFCR_CHTIF5_Msk     (0x1UL << DMA_HIFCR_CHTIF5_Pos)                /*!< 0x00000400 */
+#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk
+#define DMA_HIFCR_CTEIF5_Pos     (9U)
+#define DMA_HIFCR_CTEIF5_Msk     (0x1UL << DMA_HIFCR_CTEIF5_Pos)                /*!< 0x00000200 */
+#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk
+#define DMA_HIFCR_CDMEIF5_Pos    (8U)
+#define DMA_HIFCR_CDMEIF5_Msk    (0x1UL << DMA_HIFCR_CDMEIF5_Pos)               /*!< 0x00000100 */
+#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk
+#define DMA_HIFCR_CFEIF5_Pos     (6U)
+#define DMA_HIFCR_CFEIF5_Msk     (0x1UL << DMA_HIFCR_CFEIF5_Pos)                /*!< 0x00000040 */
+#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk
+#define DMA_HIFCR_CTCIF4_Pos     (5U)
+#define DMA_HIFCR_CTCIF4_Msk     (0x1UL << DMA_HIFCR_CTCIF4_Pos)                /*!< 0x00000020 */
+#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk
+#define DMA_HIFCR_CHTIF4_Pos     (4U)
+#define DMA_HIFCR_CHTIF4_Msk     (0x1UL << DMA_HIFCR_CHTIF4_Pos)                /*!< 0x00000010 */
+#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk
+#define DMA_HIFCR_CTEIF4_Pos     (3U)
+#define DMA_HIFCR_CTEIF4_Msk     (0x1UL << DMA_HIFCR_CTEIF4_Pos)                /*!< 0x00000008 */
+#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk
+#define DMA_HIFCR_CDMEIF4_Pos    (2U)
+#define DMA_HIFCR_CDMEIF4_Msk    (0x1UL << DMA_HIFCR_CDMEIF4_Pos)               /*!< 0x00000004 */
+#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk
+#define DMA_HIFCR_CFEIF4_Pos     (0U)
+#define DMA_HIFCR_CFEIF4_Msk     (0x1UL << DMA_HIFCR_CFEIF4_Pos)                /*!< 0x00000001 */
+#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk
+
+/******************  Bit definition for DMA_SxPAR register  ********************/
+#define DMA_SxPAR_PA_Pos         (0U)
+#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)             /*!< 0xFFFFFFFF */
+#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              /*!< Peripheral Address */
+
+/******************  Bit definition for DMA_SxM0AR register  ********************/
+#define DMA_SxM0AR_M0A_Pos       (0U)
+#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)           /*!< 0xFFFFFFFF */
+#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            /*!< Memory Address */
+
+/******************  Bit definition for DMA_SxM1AR register  ********************/
+#define DMA_SxM1AR_M1A_Pos       (0U)
+#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)           /*!< 0xFFFFFFFF */
+#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            /*!< Memory Address */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for EXTI_IMR register  *******************/
+#define EXTI_IMR_MR0_Pos          (0U)
+#define EXTI_IMR_MR0_Msk          (0x1UL << EXTI_IMR_MR0_Pos)                   /*!< 0x00000001 */
+#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR_MR1_Pos          (1U)
+#define EXTI_IMR_MR1_Msk          (0x1UL << EXTI_IMR_MR1_Pos)                   /*!< 0x00000002 */
+#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR_MR2_Pos          (2U)
+#define EXTI_IMR_MR2_Msk          (0x1UL << EXTI_IMR_MR2_Pos)                   /*!< 0x00000004 */
+#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR_MR3_Pos          (3U)
+#define EXTI_IMR_MR3_Msk          (0x1UL << EXTI_IMR_MR3_Pos)                   /*!< 0x00000008 */
+#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR_MR4_Pos          (4U)
+#define EXTI_IMR_MR4_Msk          (0x1UL << EXTI_IMR_MR4_Pos)                   /*!< 0x00000010 */
+#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR_MR5_Pos          (5U)
+#define EXTI_IMR_MR5_Msk          (0x1UL << EXTI_IMR_MR5_Pos)                   /*!< 0x00000020 */
+#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR_MR6_Pos          (6U)
+#define EXTI_IMR_MR6_Msk          (0x1UL << EXTI_IMR_MR6_Pos)                   /*!< 0x00000040 */
+#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR_MR7_Pos          (7U)
+#define EXTI_IMR_MR7_Msk          (0x1UL << EXTI_IMR_MR7_Pos)                   /*!< 0x00000080 */
+#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR_MR8_Pos          (8U)
+#define EXTI_IMR_MR8_Msk          (0x1UL << EXTI_IMR_MR8_Pos)                   /*!< 0x00000100 */
+#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR_MR9_Pos          (9U)
+#define EXTI_IMR_MR9_Msk          (0x1UL << EXTI_IMR_MR9_Pos)                   /*!< 0x00000200 */
+#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR_MR10_Pos         (10U)
+#define EXTI_IMR_MR10_Msk         (0x1UL << EXTI_IMR_MR10_Pos)                  /*!< 0x00000400 */
+#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR_MR11_Pos         (11U)
+#define EXTI_IMR_MR11_Msk         (0x1UL << EXTI_IMR_MR11_Pos)                  /*!< 0x00000800 */
+#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR_MR12_Pos         (12U)
+#define EXTI_IMR_MR12_Msk         (0x1UL << EXTI_IMR_MR12_Pos)                  /*!< 0x00001000 */
+#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR_MR13_Pos         (13U)
+#define EXTI_IMR_MR13_Msk         (0x1UL << EXTI_IMR_MR13_Pos)                  /*!< 0x00002000 */
+#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR_MR14_Pos         (14U)
+#define EXTI_IMR_MR14_Msk         (0x1UL << EXTI_IMR_MR14_Pos)                  /*!< 0x00004000 */
+#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR_MR15_Pos         (15U)
+#define EXTI_IMR_MR15_Msk         (0x1UL << EXTI_IMR_MR15_Pos)                  /*!< 0x00008000 */
+#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR_MR16_Pos         (16U)
+#define EXTI_IMR_MR16_Msk         (0x1UL << EXTI_IMR_MR16_Pos)                  /*!< 0x00010000 */
+#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR_MR17_Pos         (17U)
+#define EXTI_IMR_MR17_Msk         (0x1UL << EXTI_IMR_MR17_Pos)                  /*!< 0x00020000 */
+#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR_MR18_Pos         (18U)
+#define EXTI_IMR_MR18_Msk         (0x1UL << EXTI_IMR_MR18_Pos)                  /*!< 0x00040000 */
+#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR_MR19_Pos         (19U)
+#define EXTI_IMR_MR19_Msk         (0x1UL << EXTI_IMR_MR19_Pos)                  /*!< 0x00080000 */
+#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR_MR20_Pos         (20U)
+#define EXTI_IMR_MR20_Msk         (0x1UL << EXTI_IMR_MR20_Pos)                  /*!< 0x00100000 */
+#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            /*!< Interrupt Mask on line 20 */
+#define EXTI_IMR_MR21_Pos         (21U)
+#define EXTI_IMR_MR21_Msk         (0x1UL << EXTI_IMR_MR21_Pos)                  /*!< 0x00200000 */
+#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR_MR22_Pos         (22U)
+#define EXTI_IMR_MR22_Msk         (0x1UL << EXTI_IMR_MR22_Pos)                  /*!< 0x00400000 */
+#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            /*!< Interrupt Mask on line 22 */
+#define EXTI_IMR_MR23_Pos         (23U)
+#define EXTI_IMR_MR23_Msk         (0x1UL << EXTI_IMR_MR23_Pos)                  /*!< 0x00800000 */
+#define EXTI_IMR_MR23             EXTI_IMR_MR23_Msk                            /*!< Interrupt Mask on line 23 */
+
+/* Reference Defines */
+#define  EXTI_IMR_IM0                        EXTI_IMR_MR0
+#define  EXTI_IMR_IM1                        EXTI_IMR_MR1
+#define  EXTI_IMR_IM2                        EXTI_IMR_MR2
+#define  EXTI_IMR_IM3                        EXTI_IMR_MR3
+#define  EXTI_IMR_IM4                        EXTI_IMR_MR4
+#define  EXTI_IMR_IM5                        EXTI_IMR_MR5
+#define  EXTI_IMR_IM6                        EXTI_IMR_MR6
+#define  EXTI_IMR_IM7                        EXTI_IMR_MR7
+#define  EXTI_IMR_IM8                        EXTI_IMR_MR8
+#define  EXTI_IMR_IM9                        EXTI_IMR_MR9
+#define  EXTI_IMR_IM10                       EXTI_IMR_MR10
+#define  EXTI_IMR_IM11                       EXTI_IMR_MR11
+#define  EXTI_IMR_IM12                       EXTI_IMR_MR12
+#define  EXTI_IMR_IM13                       EXTI_IMR_MR13
+#define  EXTI_IMR_IM14                       EXTI_IMR_MR14
+#define  EXTI_IMR_IM15                       EXTI_IMR_MR15
+#define  EXTI_IMR_IM16                       EXTI_IMR_MR16
+#define  EXTI_IMR_IM17                       EXTI_IMR_MR17
+#define  EXTI_IMR_IM18                       EXTI_IMR_MR18
+#define  EXTI_IMR_IM19                       EXTI_IMR_MR19
+#define  EXTI_IMR_IM20                       EXTI_IMR_MR20
+#define  EXTI_IMR_IM21                       EXTI_IMR_MR21
+#define  EXTI_IMR_IM22                       EXTI_IMR_MR22
+#define  EXTI_IMR_IM23                       EXTI_IMR_MR23
+
+#define EXTI_IMR_IM_Pos           (0U)
+#define EXTI_IMR_IM_Msk           (0xFFFFFFUL << EXTI_IMR_IM_Pos)               /*!< 0x00FFFFFF */
+#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR register  *******************/
+#define EXTI_EMR_MR0_Pos          (0U)
+#define EXTI_EMR_MR0_Msk          (0x1UL << EXTI_EMR_MR0_Pos)                   /*!< 0x00000001 */
+#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             /*!< Event Mask on line 0 */
+#define EXTI_EMR_MR1_Pos          (1U)
+#define EXTI_EMR_MR1_Msk          (0x1UL << EXTI_EMR_MR1_Pos)                   /*!< 0x00000002 */
+#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             /*!< Event Mask on line 1 */
+#define EXTI_EMR_MR2_Pos          (2U)
+#define EXTI_EMR_MR2_Msk          (0x1UL << EXTI_EMR_MR2_Pos)                   /*!< 0x00000004 */
+#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             /*!< Event Mask on line 2 */
+#define EXTI_EMR_MR3_Pos          (3U)
+#define EXTI_EMR_MR3_Msk          (0x1UL << EXTI_EMR_MR3_Pos)                   /*!< 0x00000008 */
+#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             /*!< Event Mask on line 3 */
+#define EXTI_EMR_MR4_Pos          (4U)
+#define EXTI_EMR_MR4_Msk          (0x1UL << EXTI_EMR_MR4_Pos)                   /*!< 0x00000010 */
+#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             /*!< Event Mask on line 4 */
+#define EXTI_EMR_MR5_Pos          (5U)
+#define EXTI_EMR_MR5_Msk          (0x1UL << EXTI_EMR_MR5_Pos)                   /*!< 0x00000020 */
+#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             /*!< Event Mask on line 5 */
+#define EXTI_EMR_MR6_Pos          (6U)
+#define EXTI_EMR_MR6_Msk          (0x1UL << EXTI_EMR_MR6_Pos)                   /*!< 0x00000040 */
+#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             /*!< Event Mask on line 6 */
+#define EXTI_EMR_MR7_Pos          (7U)
+#define EXTI_EMR_MR7_Msk          (0x1UL << EXTI_EMR_MR7_Pos)                   /*!< 0x00000080 */
+#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             /*!< Event Mask on line 7 */
+#define EXTI_EMR_MR8_Pos          (8U)
+#define EXTI_EMR_MR8_Msk          (0x1UL << EXTI_EMR_MR8_Pos)                   /*!< 0x00000100 */
+#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             /*!< Event Mask on line 8 */
+#define EXTI_EMR_MR9_Pos          (9U)
+#define EXTI_EMR_MR9_Msk          (0x1UL << EXTI_EMR_MR9_Pos)                   /*!< 0x00000200 */
+#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             /*!< Event Mask on line 9 */
+#define EXTI_EMR_MR10_Pos         (10U)
+#define EXTI_EMR_MR10_Msk         (0x1UL << EXTI_EMR_MR10_Pos)                  /*!< 0x00000400 */
+#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            /*!< Event Mask on line 10 */
+#define EXTI_EMR_MR11_Pos         (11U)
+#define EXTI_EMR_MR11_Msk         (0x1UL << EXTI_EMR_MR11_Pos)                  /*!< 0x00000800 */
+#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            /*!< Event Mask on line 11 */
+#define EXTI_EMR_MR12_Pos         (12U)
+#define EXTI_EMR_MR12_Msk         (0x1UL << EXTI_EMR_MR12_Pos)                  /*!< 0x00001000 */
+#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            /*!< Event Mask on line 12 */
+#define EXTI_EMR_MR13_Pos         (13U)
+#define EXTI_EMR_MR13_Msk         (0x1UL << EXTI_EMR_MR13_Pos)                  /*!< 0x00002000 */
+#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            /*!< Event Mask on line 13 */
+#define EXTI_EMR_MR14_Pos         (14U)
+#define EXTI_EMR_MR14_Msk         (0x1UL << EXTI_EMR_MR14_Pos)                  /*!< 0x00004000 */
+#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            /*!< Event Mask on line 14 */
+#define EXTI_EMR_MR15_Pos         (15U)
+#define EXTI_EMR_MR15_Msk         (0x1UL << EXTI_EMR_MR15_Pos)                  /*!< 0x00008000 */
+#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            /*!< Event Mask on line 15 */
+#define EXTI_EMR_MR16_Pos         (16U)
+#define EXTI_EMR_MR16_Msk         (0x1UL << EXTI_EMR_MR16_Pos)                  /*!< 0x00010000 */
+#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            /*!< Event Mask on line 16 */
+#define EXTI_EMR_MR17_Pos         (17U)
+#define EXTI_EMR_MR17_Msk         (0x1UL << EXTI_EMR_MR17_Pos)                  /*!< 0x00020000 */
+#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            /*!< Event Mask on line 17 */
+#define EXTI_EMR_MR18_Pos         (18U)
+#define EXTI_EMR_MR18_Msk         (0x1UL << EXTI_EMR_MR18_Pos)                  /*!< 0x00040000 */
+#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            /*!< Event Mask on line 18 */
+#define EXTI_EMR_MR19_Pos         (19U)
+#define EXTI_EMR_MR19_Msk         (0x1UL << EXTI_EMR_MR19_Pos)                  /*!< 0x00080000 */
+#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            /*!< Event Mask on line 19 */
+#define EXTI_EMR_MR20_Pos         (20U)
+#define EXTI_EMR_MR20_Msk         (0x1UL << EXTI_EMR_MR20_Pos)                  /*!< 0x00100000 */
+#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            /*!< Event Mask on line 20 */
+#define EXTI_EMR_MR21_Pos         (21U)
+#define EXTI_EMR_MR21_Msk         (0x1UL << EXTI_EMR_MR21_Pos)                  /*!< 0x00200000 */
+#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            /*!< Event Mask on line 21 */
+#define EXTI_EMR_MR22_Pos         (22U)
+#define EXTI_EMR_MR22_Msk         (0x1UL << EXTI_EMR_MR22_Pos)                  /*!< 0x00400000 */
+#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            /*!< Event Mask on line 22 */
+#define EXTI_EMR_MR23_Pos         (23U)
+#define EXTI_EMR_MR23_Msk         (0x1UL << EXTI_EMR_MR23_Pos)                  /*!< 0x00800000 */
+#define EXTI_EMR_MR23             EXTI_EMR_MR23_Msk                            /*!< Event Mask on line 23 */
+
+/* Reference Defines */
+#define  EXTI_EMR_EM0                        EXTI_EMR_MR0
+#define  EXTI_EMR_EM1                        EXTI_EMR_MR1
+#define  EXTI_EMR_EM2                        EXTI_EMR_MR2
+#define  EXTI_EMR_EM3                        EXTI_EMR_MR3
+#define  EXTI_EMR_EM4                        EXTI_EMR_MR4
+#define  EXTI_EMR_EM5                        EXTI_EMR_MR5
+#define  EXTI_EMR_EM6                        EXTI_EMR_MR6
+#define  EXTI_EMR_EM7                        EXTI_EMR_MR7
+#define  EXTI_EMR_EM8                        EXTI_EMR_MR8
+#define  EXTI_EMR_EM9                        EXTI_EMR_MR9
+#define  EXTI_EMR_EM10                       EXTI_EMR_MR10
+#define  EXTI_EMR_EM11                       EXTI_EMR_MR11
+#define  EXTI_EMR_EM12                       EXTI_EMR_MR12
+#define  EXTI_EMR_EM13                       EXTI_EMR_MR13
+#define  EXTI_EMR_EM14                       EXTI_EMR_MR14
+#define  EXTI_EMR_EM15                       EXTI_EMR_MR15
+#define  EXTI_EMR_EM16                       EXTI_EMR_MR16
+#define  EXTI_EMR_EM17                       EXTI_EMR_MR17
+#define  EXTI_EMR_EM18                       EXTI_EMR_MR18
+#define  EXTI_EMR_EM19                       EXTI_EMR_MR19
+#define  EXTI_EMR_EM20                       EXTI_EMR_MR20
+#define  EXTI_EMR_EM21                       EXTI_EMR_MR21
+#define  EXTI_EMR_EM22                       EXTI_EMR_MR22
+#define  EXTI_EMR_EM23                       EXTI_EMR_MR23
+
+
+/******************  Bit definition for EXTI_RTSR register  *******************/
+#define EXTI_RTSR_TR0_Pos         (0U)
+#define EXTI_RTSR_TR0_Msk         (0x1UL << EXTI_RTSR_TR0_Pos)                  /*!< 0x00000001 */
+#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            /*!< Rising trigger event configuration bit of line 0 */
+#define EXTI_RTSR_TR1_Pos         (1U)
+#define EXTI_RTSR_TR1_Msk         (0x1UL << EXTI_RTSR_TR1_Pos)                  /*!< 0x00000002 */
+#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            /*!< Rising trigger event configuration bit of line 1 */
+#define EXTI_RTSR_TR2_Pos         (2U)
+#define EXTI_RTSR_TR2_Msk         (0x1UL << EXTI_RTSR_TR2_Pos)                  /*!< 0x00000004 */
+#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            /*!< Rising trigger event configuration bit of line 2 */
+#define EXTI_RTSR_TR3_Pos         (3U)
+#define EXTI_RTSR_TR3_Msk         (0x1UL << EXTI_RTSR_TR3_Pos)                  /*!< 0x00000008 */
+#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            /*!< Rising trigger event configuration bit of line 3 */
+#define EXTI_RTSR_TR4_Pos         (4U)
+#define EXTI_RTSR_TR4_Msk         (0x1UL << EXTI_RTSR_TR4_Pos)                  /*!< 0x00000010 */
+#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            /*!< Rising trigger event configuration bit of line 4 */
+#define EXTI_RTSR_TR5_Pos         (5U)
+#define EXTI_RTSR_TR5_Msk         (0x1UL << EXTI_RTSR_TR5_Pos)                  /*!< 0x00000020 */
+#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            /*!< Rising trigger event configuration bit of line 5 */
+#define EXTI_RTSR_TR6_Pos         (6U)
+#define EXTI_RTSR_TR6_Msk         (0x1UL << EXTI_RTSR_TR6_Pos)                  /*!< 0x00000040 */
+#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            /*!< Rising trigger event configuration bit of line 6 */
+#define EXTI_RTSR_TR7_Pos         (7U)
+#define EXTI_RTSR_TR7_Msk         (0x1UL << EXTI_RTSR_TR7_Pos)                  /*!< 0x00000080 */
+#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            /*!< Rising trigger event configuration bit of line 7 */
+#define EXTI_RTSR_TR8_Pos         (8U)
+#define EXTI_RTSR_TR8_Msk         (0x1UL << EXTI_RTSR_TR8_Pos)                  /*!< 0x00000100 */
+#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            /*!< Rising trigger event configuration bit of line 8 */
+#define EXTI_RTSR_TR9_Pos         (9U)
+#define EXTI_RTSR_TR9_Msk         (0x1UL << EXTI_RTSR_TR9_Pos)                  /*!< 0x00000200 */
+#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            /*!< Rising trigger event configuration bit of line 9 */
+#define EXTI_RTSR_TR10_Pos        (10U)
+#define EXTI_RTSR_TR10_Msk        (0x1UL << EXTI_RTSR_TR10_Pos)                 /*!< 0x00000400 */
+#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           /*!< Rising trigger event configuration bit of line 10 */
+#define EXTI_RTSR_TR11_Pos        (11U)
+#define EXTI_RTSR_TR11_Msk        (0x1UL << EXTI_RTSR_TR11_Pos)                 /*!< 0x00000800 */
+#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           /*!< Rising trigger event configuration bit of line 11 */
+#define EXTI_RTSR_TR12_Pos        (12U)
+#define EXTI_RTSR_TR12_Msk        (0x1UL << EXTI_RTSR_TR12_Pos)                 /*!< 0x00001000 */
+#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           /*!< Rising trigger event configuration bit of line 12 */
+#define EXTI_RTSR_TR13_Pos        (13U)
+#define EXTI_RTSR_TR13_Msk        (0x1UL << EXTI_RTSR_TR13_Pos)                 /*!< 0x00002000 */
+#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           /*!< Rising trigger event configuration bit of line 13 */
+#define EXTI_RTSR_TR14_Pos        (14U)
+#define EXTI_RTSR_TR14_Msk        (0x1UL << EXTI_RTSR_TR14_Pos)                 /*!< 0x00004000 */
+#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           /*!< Rising trigger event configuration bit of line 14 */
+#define EXTI_RTSR_TR15_Pos        (15U)
+#define EXTI_RTSR_TR15_Msk        (0x1UL << EXTI_RTSR_TR15_Pos)                 /*!< 0x00008000 */
+#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           /*!< Rising trigger event configuration bit of line 15 */
+#define EXTI_RTSR_TR16_Pos        (16U)
+#define EXTI_RTSR_TR16_Msk        (0x1UL << EXTI_RTSR_TR16_Pos)                 /*!< 0x00010000 */
+#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           /*!< Rising trigger event configuration bit of line 16 */
+#define EXTI_RTSR_TR17_Pos        (17U)
+#define EXTI_RTSR_TR17_Msk        (0x1UL << EXTI_RTSR_TR17_Pos)                 /*!< 0x00020000 */
+#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           /*!< Rising trigger event configuration bit of line 17 */
+#define EXTI_RTSR_TR18_Pos        (18U)
+#define EXTI_RTSR_TR18_Msk        (0x1UL << EXTI_RTSR_TR18_Pos)                 /*!< 0x00040000 */
+#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           /*!< Rising trigger event configuration bit of line 18 */
+#define EXTI_RTSR_TR19_Pos        (19U)
+#define EXTI_RTSR_TR19_Msk        (0x1UL << EXTI_RTSR_TR19_Pos)                 /*!< 0x00080000 */
+#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           /*!< Rising trigger event configuration bit of line 19 */
+#define EXTI_RTSR_TR20_Pos        (20U)
+#define EXTI_RTSR_TR20_Msk        (0x1UL << EXTI_RTSR_TR20_Pos)                 /*!< 0x00100000 */
+#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           /*!< Rising trigger event configuration bit of line 20 */
+#define EXTI_RTSR_TR21_Pos        (21U)
+#define EXTI_RTSR_TR21_Msk        (0x1UL << EXTI_RTSR_TR21_Pos)                 /*!< 0x00200000 */
+#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           /*!< Rising trigger event configuration bit of line 21 */
+#define EXTI_RTSR_TR22_Pos        (22U)
+#define EXTI_RTSR_TR22_Msk        (0x1UL << EXTI_RTSR_TR22_Pos)                 /*!< 0x00400000 */
+#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           /*!< Rising trigger event configuration bit of line 22 */
+#define EXTI_RTSR_TR23_Pos        (23U)
+#define EXTI_RTSR_TR23_Msk        (0x1UL << EXTI_RTSR_TR23_Pos)                 /*!< 0x00800000 */
+#define EXTI_RTSR_TR23            EXTI_RTSR_TR23_Msk                           /*!< Rising trigger event configuration bit of line 23 */
+
+/******************  Bit definition for EXTI_FTSR register  *******************/
+#define EXTI_FTSR_TR0_Pos         (0U)
+#define EXTI_FTSR_TR0_Msk         (0x1UL << EXTI_FTSR_TR0_Pos)                  /*!< 0x00000001 */
+#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            /*!< Falling trigger event configuration bit of line 0 */
+#define EXTI_FTSR_TR1_Pos         (1U)
+#define EXTI_FTSR_TR1_Msk         (0x1UL << EXTI_FTSR_TR1_Pos)                  /*!< 0x00000002 */
+#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            /*!< Falling trigger event configuration bit of line 1 */
+#define EXTI_FTSR_TR2_Pos         (2U)
+#define EXTI_FTSR_TR2_Msk         (0x1UL << EXTI_FTSR_TR2_Pos)                  /*!< 0x00000004 */
+#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            /*!< Falling trigger event configuration bit of line 2 */
+#define EXTI_FTSR_TR3_Pos         (3U)
+#define EXTI_FTSR_TR3_Msk         (0x1UL << EXTI_FTSR_TR3_Pos)                  /*!< 0x00000008 */
+#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            /*!< Falling trigger event configuration bit of line 3 */
+#define EXTI_FTSR_TR4_Pos         (4U)
+#define EXTI_FTSR_TR4_Msk         (0x1UL << EXTI_FTSR_TR4_Pos)                  /*!< 0x00000010 */
+#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            /*!< Falling trigger event configuration bit of line 4 */
+#define EXTI_FTSR_TR5_Pos         (5U)
+#define EXTI_FTSR_TR5_Msk         (0x1UL << EXTI_FTSR_TR5_Pos)                  /*!< 0x00000020 */
+#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            /*!< Falling trigger event configuration bit of line 5 */
+#define EXTI_FTSR_TR6_Pos         (6U)
+#define EXTI_FTSR_TR6_Msk         (0x1UL << EXTI_FTSR_TR6_Pos)                  /*!< 0x00000040 */
+#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            /*!< Falling trigger event configuration bit of line 6 */
+#define EXTI_FTSR_TR7_Pos         (7U)
+#define EXTI_FTSR_TR7_Msk         (0x1UL << EXTI_FTSR_TR7_Pos)                  /*!< 0x00000080 */
+#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            /*!< Falling trigger event configuration bit of line 7 */
+#define EXTI_FTSR_TR8_Pos         (8U)
+#define EXTI_FTSR_TR8_Msk         (0x1UL << EXTI_FTSR_TR8_Pos)                  /*!< 0x00000100 */
+#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            /*!< Falling trigger event configuration bit of line 8 */
+#define EXTI_FTSR_TR9_Pos         (9U)
+#define EXTI_FTSR_TR9_Msk         (0x1UL << EXTI_FTSR_TR9_Pos)                  /*!< 0x00000200 */
+#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            /*!< Falling trigger event configuration bit of line 9 */
+#define EXTI_FTSR_TR10_Pos        (10U)
+#define EXTI_FTSR_TR10_Msk        (0x1UL << EXTI_FTSR_TR10_Pos)                 /*!< 0x00000400 */
+#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           /*!< Falling trigger event configuration bit of line 10 */
+#define EXTI_FTSR_TR11_Pos        (11U)
+#define EXTI_FTSR_TR11_Msk        (0x1UL << EXTI_FTSR_TR11_Pos)                 /*!< 0x00000800 */
+#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           /*!< Falling trigger event configuration bit of line 11 */
+#define EXTI_FTSR_TR12_Pos        (12U)
+#define EXTI_FTSR_TR12_Msk        (0x1UL << EXTI_FTSR_TR12_Pos)                 /*!< 0x00001000 */
+#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           /*!< Falling trigger event configuration bit of line 12 */
+#define EXTI_FTSR_TR13_Pos        (13U)
+#define EXTI_FTSR_TR13_Msk        (0x1UL << EXTI_FTSR_TR13_Pos)                 /*!< 0x00002000 */
+#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           /*!< Falling trigger event configuration bit of line 13 */
+#define EXTI_FTSR_TR14_Pos        (14U)
+#define EXTI_FTSR_TR14_Msk        (0x1UL << EXTI_FTSR_TR14_Pos)                 /*!< 0x00004000 */
+#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           /*!< Falling trigger event configuration bit of line 14 */
+#define EXTI_FTSR_TR15_Pos        (15U)
+#define EXTI_FTSR_TR15_Msk        (0x1UL << EXTI_FTSR_TR15_Pos)                 /*!< 0x00008000 */
+#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           /*!< Falling trigger event configuration bit of line 15 */
+#define EXTI_FTSR_TR16_Pos        (16U)
+#define EXTI_FTSR_TR16_Msk        (0x1UL << EXTI_FTSR_TR16_Pos)                 /*!< 0x00010000 */
+#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           /*!< Falling trigger event configuration bit of line 16 */
+#define EXTI_FTSR_TR17_Pos        (17U)
+#define EXTI_FTSR_TR17_Msk        (0x1UL << EXTI_FTSR_TR17_Pos)                 /*!< 0x00020000 */
+#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           /*!< Falling trigger event configuration bit of line 17 */
+#define EXTI_FTSR_TR18_Pos        (18U)
+#define EXTI_FTSR_TR18_Msk        (0x1UL << EXTI_FTSR_TR18_Pos)                 /*!< 0x00040000 */
+#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           /*!< Falling trigger event configuration bit of line 18 */
+#define EXTI_FTSR_TR19_Pos        (19U)
+#define EXTI_FTSR_TR19_Msk        (0x1UL << EXTI_FTSR_TR19_Pos)                 /*!< 0x00080000 */
+#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           /*!< Falling trigger event configuration bit of line 19 */
+#define EXTI_FTSR_TR20_Pos        (20U)
+#define EXTI_FTSR_TR20_Msk        (0x1UL << EXTI_FTSR_TR20_Pos)                 /*!< 0x00100000 */
+#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           /*!< Falling trigger event configuration bit of line 20 */
+#define EXTI_FTSR_TR21_Pos        (21U)
+#define EXTI_FTSR_TR21_Msk        (0x1UL << EXTI_FTSR_TR21_Pos)                 /*!< 0x00200000 */
+#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           /*!< Falling trigger event configuration bit of line 21 */
+#define EXTI_FTSR_TR22_Pos        (22U)
+#define EXTI_FTSR_TR22_Msk        (0x1UL << EXTI_FTSR_TR22_Pos)                 /*!< 0x00400000 */
+#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           /*!< Falling trigger event configuration bit of line 22 */
+#define EXTI_FTSR_TR23_Pos        (23U)
+#define EXTI_FTSR_TR23_Msk        (0x1UL << EXTI_FTSR_TR23_Pos)                 /*!< 0x00800000 */
+#define EXTI_FTSR_TR23            EXTI_FTSR_TR23_Msk                           /*!< Falling trigger event configuration bit of line 23 */
+
+/******************  Bit definition for EXTI_SWIER register  ******************/
+#define EXTI_SWIER_SWIER0_Pos     (0U)
+#define EXTI_SWIER_SWIER0_Msk     (0x1UL << EXTI_SWIER_SWIER0_Pos)              /*!< 0x00000001 */
+#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER_SWIER1_Pos     (1U)
+#define EXTI_SWIER_SWIER1_Msk     (0x1UL << EXTI_SWIER_SWIER1_Pos)              /*!< 0x00000002 */
+#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER_SWIER2_Pos     (2U)
+#define EXTI_SWIER_SWIER2_Msk     (0x1UL << EXTI_SWIER_SWIER2_Pos)              /*!< 0x00000004 */
+#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER_SWIER3_Pos     (3U)
+#define EXTI_SWIER_SWIER3_Msk     (0x1UL << EXTI_SWIER_SWIER3_Pos)              /*!< 0x00000008 */
+#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER_SWIER4_Pos     (4U)
+#define EXTI_SWIER_SWIER4_Msk     (0x1UL << EXTI_SWIER_SWIER4_Pos)              /*!< 0x00000010 */
+#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER_SWIER5_Pos     (5U)
+#define EXTI_SWIER_SWIER5_Msk     (0x1UL << EXTI_SWIER_SWIER5_Pos)              /*!< 0x00000020 */
+#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER_SWIER6_Pos     (6U)
+#define EXTI_SWIER_SWIER6_Msk     (0x1UL << EXTI_SWIER_SWIER6_Pos)              /*!< 0x00000040 */
+#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER_SWIER7_Pos     (7U)
+#define EXTI_SWIER_SWIER7_Msk     (0x1UL << EXTI_SWIER_SWIER7_Pos)              /*!< 0x00000080 */
+#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER_SWIER8_Pos     (8U)
+#define EXTI_SWIER_SWIER8_Msk     (0x1UL << EXTI_SWIER_SWIER8_Pos)              /*!< 0x00000100 */
+#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER_SWIER9_Pos     (9U)
+#define EXTI_SWIER_SWIER9_Msk     (0x1UL << EXTI_SWIER_SWIER9_Pos)              /*!< 0x00000200 */
+#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER_SWIER10_Pos    (10U)
+#define EXTI_SWIER_SWIER10_Msk    (0x1UL << EXTI_SWIER_SWIER10_Pos)             /*!< 0x00000400 */
+#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER_SWIER11_Pos    (11U)
+#define EXTI_SWIER_SWIER11_Msk    (0x1UL << EXTI_SWIER_SWIER11_Pos)             /*!< 0x00000800 */
+#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER_SWIER12_Pos    (12U)
+#define EXTI_SWIER_SWIER12_Msk    (0x1UL << EXTI_SWIER_SWIER12_Pos)             /*!< 0x00001000 */
+#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER_SWIER13_Pos    (13U)
+#define EXTI_SWIER_SWIER13_Msk    (0x1UL << EXTI_SWIER_SWIER13_Pos)             /*!< 0x00002000 */
+#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER_SWIER14_Pos    (14U)
+#define EXTI_SWIER_SWIER14_Msk    (0x1UL << EXTI_SWIER_SWIER14_Pos)             /*!< 0x00004000 */
+#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER_SWIER15_Pos    (15U)
+#define EXTI_SWIER_SWIER15_Msk    (0x1UL << EXTI_SWIER_SWIER15_Pos)             /*!< 0x00008000 */
+#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER_SWIER16_Pos    (16U)
+#define EXTI_SWIER_SWIER16_Msk    (0x1UL << EXTI_SWIER_SWIER16_Pos)             /*!< 0x00010000 */
+#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER_SWIER17_Pos    (17U)
+#define EXTI_SWIER_SWIER17_Msk    (0x1UL << EXTI_SWIER_SWIER17_Pos)             /*!< 0x00020000 */
+#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER_SWIER18_Pos    (18U)
+#define EXTI_SWIER_SWIER18_Msk    (0x1UL << EXTI_SWIER_SWIER18_Pos)             /*!< 0x00040000 */
+#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       /*!< Software Interrupt on line 18 */
+#define EXTI_SWIER_SWIER19_Pos    (19U)
+#define EXTI_SWIER_SWIER19_Msk    (0x1UL << EXTI_SWIER_SWIER19_Pos)             /*!< 0x00080000 */
+#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       /*!< Software Interrupt on line 19 */
+#define EXTI_SWIER_SWIER20_Pos    (20U)
+#define EXTI_SWIER_SWIER20_Msk    (0x1UL << EXTI_SWIER_SWIER20_Pos)             /*!< 0x00100000 */
+#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       /*!< Software Interrupt on line 20 */
+#define EXTI_SWIER_SWIER21_Pos    (21U)
+#define EXTI_SWIER_SWIER21_Msk    (0x1UL << EXTI_SWIER_SWIER21_Pos)             /*!< 0x00200000 */
+#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       /*!< Software Interrupt on line 21 */
+#define EXTI_SWIER_SWIER22_Pos    (22U)
+#define EXTI_SWIER_SWIER22_Msk    (0x1UL << EXTI_SWIER_SWIER22_Pos)             /*!< 0x00400000 */
+#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       /*!< Software Interrupt on line 22 */
+#define EXTI_SWIER_SWIER23_Pos    (23U)
+#define EXTI_SWIER_SWIER23_Msk    (0x1UL << EXTI_SWIER_SWIER23_Pos)             /*!< 0x00800000 */
+#define EXTI_SWIER_SWIER23        EXTI_SWIER_SWIER23_Msk                       /*!< Software Interrupt on line 23 */
+
+/*******************  Bit definition for EXTI_PR register  ********************/
+#define EXTI_PR_PR0_Pos           (0U)
+#define EXTI_PR_PR0_Msk           (0x1UL << EXTI_PR_PR0_Pos)                    /*!< 0x00000001 */
+#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              /*!< Pending bit for line 0 */
+#define EXTI_PR_PR1_Pos           (1U)
+#define EXTI_PR_PR1_Msk           (0x1UL << EXTI_PR_PR1_Pos)                    /*!< 0x00000002 */
+#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              /*!< Pending bit for line 1 */
+#define EXTI_PR_PR2_Pos           (2U)
+#define EXTI_PR_PR2_Msk           (0x1UL << EXTI_PR_PR2_Pos)                    /*!< 0x00000004 */
+#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              /*!< Pending bit for line 2 */
+#define EXTI_PR_PR3_Pos           (3U)
+#define EXTI_PR_PR3_Msk           (0x1UL << EXTI_PR_PR3_Pos)                    /*!< 0x00000008 */
+#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              /*!< Pending bit for line 3 */
+#define EXTI_PR_PR4_Pos           (4U)
+#define EXTI_PR_PR4_Msk           (0x1UL << EXTI_PR_PR4_Pos)                    /*!< 0x00000010 */
+#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              /*!< Pending bit for line 4 */
+#define EXTI_PR_PR5_Pos           (5U)
+#define EXTI_PR_PR5_Msk           (0x1UL << EXTI_PR_PR5_Pos)                    /*!< 0x00000020 */
+#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              /*!< Pending bit for line 5 */
+#define EXTI_PR_PR6_Pos           (6U)
+#define EXTI_PR_PR6_Msk           (0x1UL << EXTI_PR_PR6_Pos)                    /*!< 0x00000040 */
+#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              /*!< Pending bit for line 6 */
+#define EXTI_PR_PR7_Pos           (7U)
+#define EXTI_PR_PR7_Msk           (0x1UL << EXTI_PR_PR7_Pos)                    /*!< 0x00000080 */
+#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              /*!< Pending bit for line 7 */
+#define EXTI_PR_PR8_Pos           (8U)
+#define EXTI_PR_PR8_Msk           (0x1UL << EXTI_PR_PR8_Pos)                    /*!< 0x00000100 */
+#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              /*!< Pending bit for line 8 */
+#define EXTI_PR_PR9_Pos           (9U)
+#define EXTI_PR_PR9_Msk           (0x1UL << EXTI_PR_PR9_Pos)                    /*!< 0x00000200 */
+#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              /*!< Pending bit for line 9 */
+#define EXTI_PR_PR10_Pos          (10U)
+#define EXTI_PR_PR10_Msk          (0x1UL << EXTI_PR_PR10_Pos)                   /*!< 0x00000400 */
+#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             /*!< Pending bit for line 10 */
+#define EXTI_PR_PR11_Pos          (11U)
+#define EXTI_PR_PR11_Msk          (0x1UL << EXTI_PR_PR11_Pos)                   /*!< 0x00000800 */
+#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             /*!< Pending bit for line 11 */
+#define EXTI_PR_PR12_Pos          (12U)
+#define EXTI_PR_PR12_Msk          (0x1UL << EXTI_PR_PR12_Pos)                   /*!< 0x00001000 */
+#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             /*!< Pending bit for line 12 */
+#define EXTI_PR_PR13_Pos          (13U)
+#define EXTI_PR_PR13_Msk          (0x1UL << EXTI_PR_PR13_Pos)                   /*!< 0x00002000 */
+#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             /*!< Pending bit for line 13 */
+#define EXTI_PR_PR14_Pos          (14U)
+#define EXTI_PR_PR14_Msk          (0x1UL << EXTI_PR_PR14_Pos)                   /*!< 0x00004000 */
+#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             /*!< Pending bit for line 14 */
+#define EXTI_PR_PR15_Pos          (15U)
+#define EXTI_PR_PR15_Msk          (0x1UL << EXTI_PR_PR15_Pos)                   /*!< 0x00008000 */
+#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             /*!< Pending bit for line 15 */
+#define EXTI_PR_PR16_Pos          (16U)
+#define EXTI_PR_PR16_Msk          (0x1UL << EXTI_PR_PR16_Pos)                   /*!< 0x00010000 */
+#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             /*!< Pending bit for line 16 */
+#define EXTI_PR_PR17_Pos          (17U)
+#define EXTI_PR_PR17_Msk          (0x1UL << EXTI_PR_PR17_Pos)                   /*!< 0x00020000 */
+#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             /*!< Pending bit for line 17 */
+#define EXTI_PR_PR18_Pos          (18U)
+#define EXTI_PR_PR18_Msk          (0x1UL << EXTI_PR_PR18_Pos)                   /*!< 0x00040000 */
+#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             /*!< Pending bit for line 18 */
+#define EXTI_PR_PR19_Pos          (19U)
+#define EXTI_PR_PR19_Msk          (0x1UL << EXTI_PR_PR19_Pos)                   /*!< 0x00080000 */
+#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             /*!< Pending bit for line 19 */
+#define EXTI_PR_PR20_Pos          (20U)
+#define EXTI_PR_PR20_Msk          (0x1UL << EXTI_PR_PR20_Pos)                   /*!< 0x00100000 */
+#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             /*!< Pending bit for line 20 */
+#define EXTI_PR_PR21_Pos          (21U)
+#define EXTI_PR_PR21_Msk          (0x1UL << EXTI_PR_PR21_Pos)                   /*!< 0x00200000 */
+#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             /*!< Pending bit for line 21 */
+#define EXTI_PR_PR22_Pos          (22U)
+#define EXTI_PR_PR22_Msk          (0x1UL << EXTI_PR_PR22_Pos)                   /*!< 0x00400000 */
+#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             /*!< Pending bit for line 22 */
+#define EXTI_PR_PR23_Pos          (23U)
+#define EXTI_PR_PR23_Msk          (0x1UL << EXTI_PR_PR23_Pos)                   /*!< 0x00800000 */
+#define EXTI_PR_PR23              EXTI_PR_PR23_Msk                             /*!< Pending bit for line 23 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/*
+* @brief FLASH Total Sectors Number
+*/
+#define FLASH_SECTOR_TOTAL  8
+
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos         (0U)
+#define FLASH_ACR_LATENCY_Msk         (0xFUL << FLASH_ACR_LATENCY_Pos)          /*!< 0x0000000F */
+#define FLASH_ACR_LATENCY             FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0WS         0x00000000U
+#define FLASH_ACR_LATENCY_1WS         0x00000001U
+#define FLASH_ACR_LATENCY_2WS         0x00000002U
+#define FLASH_ACR_LATENCY_3WS         0x00000003U
+#define FLASH_ACR_LATENCY_4WS         0x00000004U
+#define FLASH_ACR_LATENCY_5WS         0x00000005U
+#define FLASH_ACR_LATENCY_6WS         0x00000006U
+#define FLASH_ACR_LATENCY_7WS         0x00000007U
+#define FLASH_ACR_LATENCY_8WS         0x00000008U
+#define FLASH_ACR_LATENCY_9WS         0x00000009U
+#define FLASH_ACR_LATENCY_10WS        0x0000000AU
+#define FLASH_ACR_LATENCY_11WS        0x0000000BU
+#define FLASH_ACR_LATENCY_12WS        0x0000000CU
+#define FLASH_ACR_LATENCY_13WS        0x0000000DU
+#define FLASH_ACR_LATENCY_14WS        0x0000000EU
+#define FLASH_ACR_LATENCY_15WS        0x0000000FU
+#define FLASH_ACR_PRFTEN_Pos          (8U)
+#define FLASH_ACR_PRFTEN_Msk          (0x1UL << FLASH_ACR_PRFTEN_Pos)           /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN              FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ARTEN_Pos           (9U)
+#define FLASH_ACR_ARTEN_Msk           (0x1UL << FLASH_ACR_ARTEN_Pos)            /*!< 0x00000200 */
+#define FLASH_ACR_ARTEN               FLASH_ACR_ARTEN_Msk
+#define FLASH_ACR_ARTRST_Pos          (11U)
+#define FLASH_ACR_ARTRST_Msk          (0x1UL << FLASH_ACR_ARTRST_Pos)           /*!< 0x00000800 */
+#define FLASH_ACR_ARTRST              FLASH_ACR_ARTRST_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos              (0U)
+#define FLASH_SR_EOP_Msk              (0x1UL << FLASH_SR_EOP_Pos)               /*!< 0x00000001 */
+#define FLASH_SR_EOP                  FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos            (1U)
+#define FLASH_SR_OPERR_Msk            (0x1UL << FLASH_SR_OPERR_Pos)             /*!< 0x00000002 */
+#define FLASH_SR_OPERR                FLASH_SR_OPERR_Msk
+#define FLASH_SR_WRPERR_Pos           (4U)
+#define FLASH_SR_WRPERR_Msk           (0x1UL << FLASH_SR_WRPERR_Pos)            /*!< 0x00000010 */
+#define FLASH_SR_WRPERR               FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos           (5U)
+#define FLASH_SR_PGAERR_Msk           (0x1UL << FLASH_SR_PGAERR_Pos)            /*!< 0x00000020 */
+#define FLASH_SR_PGAERR               FLASH_SR_PGAERR_Msk
+#define FLASH_SR_PGPERR_Pos           (6U)
+#define FLASH_SR_PGPERR_Msk           (0x1UL << FLASH_SR_PGPERR_Pos)            /*!< 0x00000040 */
+#define FLASH_SR_PGPERR               FLASH_SR_PGPERR_Msk
+#define FLASH_SR_ERSERR_Pos           (7U)
+#define FLASH_SR_ERSERR_Msk           (0x1UL << FLASH_SR_ERSERR_Pos)            /*!< 0x00000080 */
+#define FLASH_SR_ERSERR               FLASH_SR_ERSERR_Msk
+#define FLASH_SR_RDERR_Pos            (8U)
+#define FLASH_SR_RDERR_Msk            (0x1UL << FLASH_SR_RDERR_Pos)             /*!< 0x00000100 */
+#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk
+#define FLASH_SR_BSY_Pos              (16U)
+#define FLASH_SR_BSY_Msk              (0x1UL << FLASH_SR_BSY_Pos)               /*!< 0x00010000 */
+#define FLASH_SR_BSY                  FLASH_SR_BSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos               (0U)
+#define FLASH_CR_PG_Msk               (0x1UL << FLASH_CR_PG_Pos)                /*!< 0x00000001 */
+#define FLASH_CR_PG                   FLASH_CR_PG_Msk
+#define FLASH_CR_SER_Pos              (1U)
+#define FLASH_CR_SER_Msk              (0x1UL << FLASH_CR_SER_Pos)               /*!< 0x00000002 */
+#define FLASH_CR_SER                  FLASH_CR_SER_Msk
+#define FLASH_CR_MER_Pos              (2U)
+#define FLASH_CR_MER_Msk              (0x1UL << FLASH_CR_MER_Pos)               /*!< 0x00000004 */
+#define FLASH_CR_MER                  FLASH_CR_MER_Msk
+#define FLASH_CR_SNB_Pos              (3U)
+#define FLASH_CR_SNB_Msk              (0xFUL << FLASH_CR_SNB_Pos)               /*!< 0x00000078 */
+#define FLASH_CR_SNB                  FLASH_CR_SNB_Msk
+#define FLASH_CR_SNB_0                0x00000008U
+#define FLASH_CR_SNB_1                0x00000010U
+#define FLASH_CR_SNB_2                0x00000020U
+#define FLASH_CR_SNB_3                0x00000040U
+#define FLASH_CR_PSIZE_Pos            (8U)
+#define FLASH_CR_PSIZE_Msk            (0x3UL << FLASH_CR_PSIZE_Pos)             /*!< 0x00000300 */
+#define FLASH_CR_PSIZE                FLASH_CR_PSIZE_Msk
+#define FLASH_CR_PSIZE_0              (0x1UL << FLASH_CR_PSIZE_Pos)             /*!< 0x00000100 */
+#define FLASH_CR_PSIZE_1              (0x2UL << FLASH_CR_PSIZE_Pos)             /*!< 0x00000200 */
+#define FLASH_CR_STRT_Pos             (16U)
+#define FLASH_CR_STRT_Msk             (0x1UL << FLASH_CR_STRT_Pos)              /*!< 0x00010000 */
+#define FLASH_CR_STRT                 FLASH_CR_STRT_Msk
+#define FLASH_CR_EOPIE_Pos            (24U)
+#define FLASH_CR_EOPIE_Msk            (0x1UL << FLASH_CR_EOPIE_Pos)             /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos            (25U)
+#define FLASH_CR_ERRIE_Msk            (0x1UL << FLASH_CR_ERRIE_Pos)             /*!< 0x02000000 */
+#define FLASH_CR_ERRIE                FLASH_CR_ERRIE_Msk
+#define FLASH_CR_RDERRIE_Pos          (26U)
+#define FLASH_CR_RDERRIE_Msk          (0x1UL << FLASH_CR_RDERRIE_Pos)           /*!< 0x04000000 */
+#define FLASH_CR_RDERRIE              FLASH_CR_RDERRIE_Msk
+#define FLASH_CR_LOCK_Pos             (31U)
+#define FLASH_CR_LOCK_Msk             (0x1UL << FLASH_CR_LOCK_Pos)              /*!< 0x80000000 */
+#define FLASH_CR_LOCK                 FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_OPTCR register  ***************/
+#define FLASH_OPTCR_OPTLOCK_Pos       (0U)
+#define FLASH_OPTCR_OPTLOCK_Msk       (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)        /*!< 0x00000001 */
+#define FLASH_OPTCR_OPTLOCK           FLASH_OPTCR_OPTLOCK_Msk
+#define FLASH_OPTCR_OPTSTRT_Pos       (1U)
+#define FLASH_OPTCR_OPTSTRT_Msk       (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)        /*!< 0x00000002 */
+#define FLASH_OPTCR_OPTSTRT           FLASH_OPTCR_OPTSTRT_Msk
+#define FLASH_OPTCR_BOR_LEV_Pos       (2U)
+#define FLASH_OPTCR_BOR_LEV_Msk       (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)        /*!< 0x0000000C */
+#define FLASH_OPTCR_BOR_LEV           FLASH_OPTCR_BOR_LEV_Msk
+#define FLASH_OPTCR_BOR_LEV_0         (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)        /*!< 0x00000004 */
+#define FLASH_OPTCR_BOR_LEV_1         (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)        /*!< 0x00000008 */
+#define FLASH_OPTCR_WWDG_SW_Pos       (4U)
+#define FLASH_OPTCR_WWDG_SW_Msk       (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)        /*!< 0x00000010 */
+#define FLASH_OPTCR_WWDG_SW           FLASH_OPTCR_WWDG_SW_Msk
+#define FLASH_OPTCR_IWDG_SW_Pos       (5U)
+#define FLASH_OPTCR_IWDG_SW_Msk       (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)        /*!< 0x00000020 */
+#define FLASH_OPTCR_IWDG_SW           FLASH_OPTCR_IWDG_SW_Msk
+#define FLASH_OPTCR_nRST_STOP_Pos     (6U)
+#define FLASH_OPTCR_nRST_STOP_Msk     (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)      /*!< 0x00000040 */
+#define FLASH_OPTCR_nRST_STOP         FLASH_OPTCR_nRST_STOP_Msk
+#define FLASH_OPTCR_nRST_STDBY_Pos    (7U)
+#define FLASH_OPTCR_nRST_STDBY_Msk    (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)     /*!< 0x00000080 */
+#define FLASH_OPTCR_nRST_STDBY        FLASH_OPTCR_nRST_STDBY_Msk
+#define FLASH_OPTCR_RDP_Pos           (8U)
+#define FLASH_OPTCR_RDP_Msk           (0xFFUL << FLASH_OPTCR_RDP_Pos)           /*!< 0x0000FF00 */
+#define FLASH_OPTCR_RDP               FLASH_OPTCR_RDP_Msk
+#define FLASH_OPTCR_RDP_0             (0x01UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00000100 */
+#define FLASH_OPTCR_RDP_1             (0x02UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00000200 */
+#define FLASH_OPTCR_RDP_2             (0x04UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00000400 */
+#define FLASH_OPTCR_RDP_3             (0x08UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00000800 */
+#define FLASH_OPTCR_RDP_4             (0x10UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00001000 */
+#define FLASH_OPTCR_RDP_5             (0x20UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00002000 */
+#define FLASH_OPTCR_RDP_6             (0x40UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00004000 */
+#define FLASH_OPTCR_RDP_7             (0x80UL << FLASH_OPTCR_RDP_Pos)           /*!< 0x00008000 */
+#define FLASH_OPTCR_nWRP_Pos          (16U)
+#define FLASH_OPTCR_nWRP_Msk          (0xFFUL << FLASH_OPTCR_nWRP_Pos)          /*!< 0x00FF0000 */
+#define FLASH_OPTCR_nWRP              FLASH_OPTCR_nWRP_Msk
+#define FLASH_OPTCR_nWRP_0            0x00010000U
+#define FLASH_OPTCR_nWRP_1            0x00020000U
+#define FLASH_OPTCR_nWRP_2            0x00040000U
+#define FLASH_OPTCR_nWRP_3            0x00080000U
+#define FLASH_OPTCR_nWRP_4            0x00100000U
+#define FLASH_OPTCR_nWRP_5            0x00200000U
+#define FLASH_OPTCR_nWRP_6            0x00400000U
+#define FLASH_OPTCR_nWRP_7            0x00800000U
+#define FLASH_OPTCR_IWDG_STDBY_Pos    (30U)
+#define FLASH_OPTCR_IWDG_STDBY_Msk    (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)     /*!< 0x40000000 */
+#define FLASH_OPTCR_IWDG_STDBY        FLASH_OPTCR_IWDG_STDBY_Msk
+#define FLASH_OPTCR_IWDG_STOP_Pos     (31U)
+#define FLASH_OPTCR_IWDG_STOP_Msk     (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)      /*!< 0x80000000 */
+#define FLASH_OPTCR_IWDG_STOP         FLASH_OPTCR_IWDG_STOP_Msk
+
+/*******************  Bits definition for FLASH_OPTCR1 register  ***************/
+#define FLASH_OPTCR1_BOOT_ADD0_Pos    (0U)
+#define FLASH_OPTCR1_BOOT_ADD0_Msk    (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)  /*!< 0x0000FFFF */
+#define FLASH_OPTCR1_BOOT_ADD0        FLASH_OPTCR1_BOOT_ADD0_Msk
+#define FLASH_OPTCR1_BOOT_ADD1_Pos    (16U)
+#define FLASH_OPTCR1_BOOT_ADD1_Msk    (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)  /*!< 0xFFFF0000 */
+#define FLASH_OPTCR1_BOOT_ADD1        FLASH_OPTCR1_BOOT_ADD1_Msk
+
+/*******************  Bits definition for FLASH_OPTCR2 register  ***************/
+#define FLASH_OPTCR2_PCROP_Pos        (0U)
+#define FLASH_OPTCR2_PCROP_Msk        (0xFFUL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x000000FF */
+#define FLASH_OPTCR2_PCROP            FLASH_OPTCR2_PCROP_Msk
+#define FLASH_OPTCR2_PCROP_0          (0x01UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000001 */
+#define FLASH_OPTCR2_PCROP_1          (0x02UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000002 */
+#define FLASH_OPTCR2_PCROP_2          (0x04UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000004 */
+#define FLASH_OPTCR2_PCROP_3          (0x08UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000008 */
+#define FLASH_OPTCR2_PCROP_4          (0x10UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000010 */
+#define FLASH_OPTCR2_PCROP_5          (0x20UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000020 */
+#define FLASH_OPTCR2_PCROP_6          (0x40UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000040 */
+#define FLASH_OPTCR2_PCROP_7          (0x80UL << FLASH_OPTCR2_PCROP_Pos)        /*!< 0x00000080 */
+#define FLASH_OPTCR2_PCROP_RDP_Pos    (31U)
+#define FLASH_OPTCR2_PCROP_RDP_Msk    (0x1UL << FLASH_OPTCR2_PCROP_RDP_Pos)     /*!< 0x80000000 */
+#define FLASH_OPTCR2_PCROP_RDP        FLASH_OPTCR2_PCROP_RDP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                          Flexible Memory Controller                        */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for FMC_BCR1 register  *******************/
+#define FMC_BCR1_MBKEN_Pos         (0U)
+#define FMC_BCR1_MBKEN_Msk         (0x1UL << FMC_BCR1_MBKEN_Pos)                /*!< 0x00000001 */
+#define FMC_BCR1_MBKEN             FMC_BCR1_MBKEN_Msk                          /*!<Memory bank enable bit                 */
+#define FMC_BCR1_MUXEN_Pos         (1U)
+#define FMC_BCR1_MUXEN_Msk         (0x1UL << FMC_BCR1_MUXEN_Pos)                /*!< 0x00000002 */
+#define FMC_BCR1_MUXEN             FMC_BCR1_MUXEN_Msk                          /*!<Address/data multiplexing enable bit   */
+#define FMC_BCR1_MTYP_Pos          (2U)
+#define FMC_BCR1_MTYP_Msk          (0x3UL << FMC_BCR1_MTYP_Pos)                 /*!< 0x0000000C */
+#define FMC_BCR1_MTYP              FMC_BCR1_MTYP_Msk                           /*!<MTYP[1:0] bits (Memory type)           */
+#define FMC_BCR1_MTYP_0            (0x1UL << FMC_BCR1_MTYP_Pos)                 /*!< 0x00000004 */
+#define FMC_BCR1_MTYP_1            (0x2UL << FMC_BCR1_MTYP_Pos)                 /*!< 0x00000008 */
+#define FMC_BCR1_MWID_Pos          (4U)
+#define FMC_BCR1_MWID_Msk          (0x3UL << FMC_BCR1_MWID_Pos)                 /*!< 0x00000030 */
+#define FMC_BCR1_MWID              FMC_BCR1_MWID_Msk                           /*!<MWID[1:0] bits (Memory data bus width) */
+#define FMC_BCR1_MWID_0            (0x1UL << FMC_BCR1_MWID_Pos)                 /*!< 0x00000010 */
+#define FMC_BCR1_MWID_1            (0x2UL << FMC_BCR1_MWID_Pos)                 /*!< 0x00000020 */
+#define FMC_BCR1_FACCEN_Pos        (6U)
+#define FMC_BCR1_FACCEN_Msk        (0x1UL << FMC_BCR1_FACCEN_Pos)               /*!< 0x00000040 */
+#define FMC_BCR1_FACCEN            FMC_BCR1_FACCEN_Msk                         /*!<Flash access enable        */
+#define FMC_BCR1_BURSTEN_Pos       (8U)
+#define FMC_BCR1_BURSTEN_Msk       (0x1UL << FMC_BCR1_BURSTEN_Pos)              /*!< 0x00000100 */
+#define FMC_BCR1_BURSTEN           FMC_BCR1_BURSTEN_Msk                        /*!<Burst enable bit           */
+#define FMC_BCR1_WAITPOL_Pos       (9U)
+#define FMC_BCR1_WAITPOL_Msk       (0x1UL << FMC_BCR1_WAITPOL_Pos)              /*!< 0x00000200 */
+#define FMC_BCR1_WAITPOL           FMC_BCR1_WAITPOL_Msk                        /*!<Wait signal polarity bit   */
+#define FMC_BCR1_WRAPMOD_Pos       (10U)
+#define FMC_BCR1_WRAPMOD_Msk       (0x1UL << FMC_BCR1_WRAPMOD_Pos)              /*!< 0x00000400 */
+#define FMC_BCR1_WRAPMOD           FMC_BCR1_WRAPMOD_Msk                        /*!<Wrapped burst mode support */
+#define FMC_BCR1_WAITCFG_Pos       (11U)
+#define FMC_BCR1_WAITCFG_Msk       (0x1UL << FMC_BCR1_WAITCFG_Pos)              /*!< 0x00000800 */
+#define FMC_BCR1_WAITCFG           FMC_BCR1_WAITCFG_Msk                        /*!<Wait timing configuration  */
+#define FMC_BCR1_WREN_Pos          (12U)
+#define FMC_BCR1_WREN_Msk          (0x1UL << FMC_BCR1_WREN_Pos)                 /*!< 0x00001000 */
+#define FMC_BCR1_WREN              FMC_BCR1_WREN_Msk                           /*!<Write enable bit           */
+#define FMC_BCR1_WAITEN_Pos        (13U)
+#define FMC_BCR1_WAITEN_Msk        (0x1UL << FMC_BCR1_WAITEN_Pos)               /*!< 0x00002000 */
+#define FMC_BCR1_WAITEN            FMC_BCR1_WAITEN_Msk                         /*!<Wait enable bit            */
+#define FMC_BCR1_EXTMOD_Pos        (14U)
+#define FMC_BCR1_EXTMOD_Msk        (0x1UL << FMC_BCR1_EXTMOD_Pos)               /*!< 0x00004000 */
+#define FMC_BCR1_EXTMOD            FMC_BCR1_EXTMOD_Msk                         /*!<Extended mode enable       */
+#define FMC_BCR1_ASYNCWAIT_Pos     (15U)
+#define FMC_BCR1_ASYNCWAIT_Msk     (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)            /*!< 0x00008000 */
+#define FMC_BCR1_ASYNCWAIT         FMC_BCR1_ASYNCWAIT_Msk                      /*!<Asynchronous wait          */
+#define FMC_BCR1_CPSIZE_Pos        (16U)
+#define FMC_BCR1_CPSIZE_Msk        (0x7UL << FMC_BCR1_CPSIZE_Pos)               /*!< 0x00070000 */
+#define FMC_BCR1_CPSIZE            FMC_BCR1_CPSIZE_Msk                         /*!<CRAM page size             */
+#define FMC_BCR1_CPSIZE_0          (0x1UL << FMC_BCR1_CPSIZE_Pos)               /*!< 0x00010000 */
+#define FMC_BCR1_CPSIZE_1          (0x2UL << FMC_BCR1_CPSIZE_Pos)               /*!< 0x00020000 */
+#define FMC_BCR1_CPSIZE_2          (0x4UL << FMC_BCR1_CPSIZE_Pos)               /*!< 0x00040000 */
+#define FMC_BCR1_CBURSTRW_Pos      (19U)
+#define FMC_BCR1_CBURSTRW_Msk      (0x1UL << FMC_BCR1_CBURSTRW_Pos)             /*!< 0x00080000 */
+#define FMC_BCR1_CBURSTRW          FMC_BCR1_CBURSTRW_Msk                       /*!<Write burst enable         */
+#define FMC_BCR1_CCLKEN_Pos        (20U)
+#define FMC_BCR1_CCLKEN_Msk        (0x1UL << FMC_BCR1_CCLKEN_Pos)               /*!< 0x00100000 */
+#define FMC_BCR1_CCLKEN            FMC_BCR1_CCLKEN_Msk                         /*!<Continous clock enable     */
+#define FMC_BCR1_WFDIS_Pos         (21U)
+#define FMC_BCR1_WFDIS_Msk         (0x1UL << FMC_BCR1_WFDIS_Pos)                /*!< 0x00200000 */
+#define FMC_BCR1_WFDIS             FMC_BCR1_WFDIS_Msk                          /*!<Write FIFO Disable         */
+
+/******************  Bit definition for FMC_BCR2 register  *******************/
+#define FMC_BCR2_MBKEN_Pos         (0U)
+#define FMC_BCR2_MBKEN_Msk         (0x1UL << FMC_BCR2_MBKEN_Pos)                /*!< 0x00000001 */
+#define FMC_BCR2_MBKEN             FMC_BCR2_MBKEN_Msk                          /*!<Memory bank enable bit                 */
+#define FMC_BCR2_MUXEN_Pos         (1U)
+#define FMC_BCR2_MUXEN_Msk         (0x1UL << FMC_BCR2_MUXEN_Pos)                /*!< 0x00000002 */
+#define FMC_BCR2_MUXEN             FMC_BCR2_MUXEN_Msk                          /*!<Address/data multiplexing enable bit   */
+#define FMC_BCR2_MTYP_Pos          (2U)
+#define FMC_BCR2_MTYP_Msk          (0x3UL << FMC_BCR2_MTYP_Pos)                 /*!< 0x0000000C */
+#define FMC_BCR2_MTYP              FMC_BCR2_MTYP_Msk                           /*!<MTYP[1:0] bits (Memory type)           */
+#define FMC_BCR2_MTYP_0            (0x1UL << FMC_BCR2_MTYP_Pos)                 /*!< 0x00000004 */
+#define FMC_BCR2_MTYP_1            (0x2UL << FMC_BCR2_MTYP_Pos)                 /*!< 0x00000008 */
+#define FMC_BCR2_MWID_Pos          (4U)
+#define FMC_BCR2_MWID_Msk          (0x3UL << FMC_BCR2_MWID_Pos)                 /*!< 0x00000030 */
+#define FMC_BCR2_MWID              FMC_BCR2_MWID_Msk                           /*!<MWID[1:0] bits (Memory data bus width) */
+#define FMC_BCR2_MWID_0            (0x1UL << FMC_BCR2_MWID_Pos)                 /*!< 0x00000010 */
+#define FMC_BCR2_MWID_1            (0x2UL << FMC_BCR2_MWID_Pos)                 /*!< 0x00000020 */
+#define FMC_BCR2_FACCEN_Pos        (6U)
+#define FMC_BCR2_FACCEN_Msk        (0x1UL << FMC_BCR2_FACCEN_Pos)               /*!< 0x00000040 */
+#define FMC_BCR2_FACCEN            FMC_BCR2_FACCEN_Msk                         /*!<Flash access enable        */
+#define FMC_BCR2_BURSTEN_Pos       (8U)
+#define FMC_BCR2_BURSTEN_Msk       (0x1UL << FMC_BCR2_BURSTEN_Pos)              /*!< 0x00000100 */
+#define FMC_BCR2_BURSTEN           FMC_BCR2_BURSTEN_Msk                        /*!<Burst enable bit           */
+#define FMC_BCR2_WAITPOL_Pos       (9U)
+#define FMC_BCR2_WAITPOL_Msk       (0x1UL << FMC_BCR2_WAITPOL_Pos)              /*!< 0x00000200 */
+#define FMC_BCR2_WAITPOL           FMC_BCR2_WAITPOL_Msk                        /*!<Wait signal polarity bit   */
+#define FMC_BCR2_WRAPMOD_Pos       (10U)
+#define FMC_BCR2_WRAPMOD_Msk       (0x1UL << FMC_BCR2_WRAPMOD_Pos)              /*!< 0x00000400 */
+#define FMC_BCR2_WRAPMOD           FMC_BCR2_WRAPMOD_Msk                        /*!<Wrapped burst mode support */
+#define FMC_BCR2_WAITCFG_Pos       (11U)
+#define FMC_BCR2_WAITCFG_Msk       (0x1UL << FMC_BCR2_WAITCFG_Pos)              /*!< 0x00000800 */
+#define FMC_BCR2_WAITCFG           FMC_BCR2_WAITCFG_Msk                        /*!<Wait timing configuration  */
+#define FMC_BCR2_WREN_Pos          (12U)
+#define FMC_BCR2_WREN_Msk          (0x1UL << FMC_BCR2_WREN_Pos)                 /*!< 0x00001000 */
+#define FMC_BCR2_WREN              FMC_BCR2_WREN_Msk                           /*!<Write enable bit           */
+#define FMC_BCR2_WAITEN_Pos        (13U)
+#define FMC_BCR2_WAITEN_Msk        (0x1UL << FMC_BCR2_WAITEN_Pos)               /*!< 0x00002000 */
+#define FMC_BCR2_WAITEN            FMC_BCR2_WAITEN_Msk                         /*!<Wait enable bit            */
+#define FMC_BCR2_EXTMOD_Pos        (14U)
+#define FMC_BCR2_EXTMOD_Msk        (0x1UL << FMC_BCR2_EXTMOD_Pos)               /*!< 0x00004000 */
+#define FMC_BCR2_EXTMOD            FMC_BCR2_EXTMOD_Msk                         /*!<Extended mode enable       */
+#define FMC_BCR2_ASYNCWAIT_Pos     (15U)
+#define FMC_BCR2_ASYNCWAIT_Msk     (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)            /*!< 0x00008000 */
+#define FMC_BCR2_ASYNCWAIT         FMC_BCR2_ASYNCWAIT_Msk                      /*!<Asynchronous wait          */
+#define FMC_BCR2_CPSIZE_Pos        (16U)
+#define FMC_BCR2_CPSIZE_Msk        (0x7UL << FMC_BCR2_CPSIZE_Pos)               /*!< 0x00070000 */
+#define FMC_BCR2_CPSIZE            FMC_BCR2_CPSIZE_Msk                         /*!<CRAM page size             */
+#define FMC_BCR2_CPSIZE_0          (0x1UL << FMC_BCR2_CPSIZE_Pos)               /*!< 0x00010000 */
+#define FMC_BCR2_CPSIZE_1          (0x2UL << FMC_BCR2_CPSIZE_Pos)               /*!< 0x00020000 */
+#define FMC_BCR2_CPSIZE_2          (0x4UL << FMC_BCR2_CPSIZE_Pos)               /*!< 0x00040000 */
+#define FMC_BCR2_CBURSTRW_Pos      (19U)
+#define FMC_BCR2_CBURSTRW_Msk      (0x1UL << FMC_BCR2_CBURSTRW_Pos)             /*!< 0x00080000 */
+#define FMC_BCR2_CBURSTRW          FMC_BCR2_CBURSTRW_Msk                       /*!<Write burst enable         */
+
+/******************  Bit definition for FMC_BCR3 register  *******************/
+#define FMC_BCR3_MBKEN_Pos         (0U)
+#define FMC_BCR3_MBKEN_Msk         (0x1UL << FMC_BCR3_MBKEN_Pos)                /*!< 0x00000001 */
+#define FMC_BCR3_MBKEN             FMC_BCR3_MBKEN_Msk                          /*!<Memory bank enable bit                 */
+#define FMC_BCR3_MUXEN_Pos         (1U)
+#define FMC_BCR3_MUXEN_Msk         (0x1UL << FMC_BCR3_MUXEN_Pos)                /*!< 0x00000002 */
+#define FMC_BCR3_MUXEN             FMC_BCR3_MUXEN_Msk                          /*!<Address/data multiplexing enable bit   */
+#define FMC_BCR3_MTYP_Pos          (2U)
+#define FMC_BCR3_MTYP_Msk          (0x3UL << FMC_BCR3_MTYP_Pos)                 /*!< 0x0000000C */
+#define FMC_BCR3_MTYP              FMC_BCR3_MTYP_Msk                           /*!<MTYP[1:0] bits (Memory type)           */
+#define FMC_BCR3_MTYP_0            (0x1UL << FMC_BCR3_MTYP_Pos)                 /*!< 0x00000004 */
+#define FMC_BCR3_MTYP_1            (0x2UL << FMC_BCR3_MTYP_Pos)                 /*!< 0x00000008 */
+#define FMC_BCR3_MWID_Pos          (4U)
+#define FMC_BCR3_MWID_Msk          (0x3UL << FMC_BCR3_MWID_Pos)                 /*!< 0x00000030 */
+#define FMC_BCR3_MWID              FMC_BCR3_MWID_Msk                           /*!<MWID[1:0] bits (Memory data bus width) */
+#define FMC_BCR3_MWID_0            (0x1UL << FMC_BCR3_MWID_Pos)                 /*!< 0x00000010 */
+#define FMC_BCR3_MWID_1            (0x2UL << FMC_BCR3_MWID_Pos)                 /*!< 0x00000020 */
+#define FMC_BCR3_FACCEN_Pos        (6U)
+#define FMC_BCR3_FACCEN_Msk        (0x1UL << FMC_BCR3_FACCEN_Pos)               /*!< 0x00000040 */
+#define FMC_BCR3_FACCEN            FMC_BCR3_FACCEN_Msk                         /*!<Flash access enable        */
+#define FMC_BCR3_BURSTEN_Pos       (8U)
+#define FMC_BCR3_BURSTEN_Msk       (0x1UL << FMC_BCR3_BURSTEN_Pos)              /*!< 0x00000100 */
+#define FMC_BCR3_BURSTEN           FMC_BCR3_BURSTEN_Msk                        /*!<Burst enable bit           */
+#define FMC_BCR3_WAITPOL_Pos       (9U)
+#define FMC_BCR3_WAITPOL_Msk       (0x1UL << FMC_BCR3_WAITPOL_Pos)              /*!< 0x00000200 */
+#define FMC_BCR3_WAITPOL           FMC_BCR3_WAITPOL_Msk                        /*!<Wait signal polarity bit   */
+#define FMC_BCR3_WRAPMOD_Pos       (10U)
+#define FMC_BCR3_WRAPMOD_Msk       (0x1UL << FMC_BCR3_WRAPMOD_Pos)              /*!< 0x00000400 */
+#define FMC_BCR3_WRAPMOD           FMC_BCR3_WRAPMOD_Msk                        /*!<Wrapped burst mode support */
+#define FMC_BCR3_WAITCFG_Pos       (11U)
+#define FMC_BCR3_WAITCFG_Msk       (0x1UL << FMC_BCR3_WAITCFG_Pos)              /*!< 0x00000800 */
+#define FMC_BCR3_WAITCFG           FMC_BCR3_WAITCFG_Msk                        /*!<Wait timing configuration  */
+#define FMC_BCR3_WREN_Pos          (12U)
+#define FMC_BCR3_WREN_Msk          (0x1UL << FMC_BCR3_WREN_Pos)                 /*!< 0x00001000 */
+#define FMC_BCR3_WREN              FMC_BCR3_WREN_Msk                           /*!<Write enable bit           */
+#define FMC_BCR3_WAITEN_Pos        (13U)
+#define FMC_BCR3_WAITEN_Msk        (0x1UL << FMC_BCR3_WAITEN_Pos)               /*!< 0x00002000 */
+#define FMC_BCR3_WAITEN            FMC_BCR3_WAITEN_Msk                         /*!<Wait enable bit            */
+#define FMC_BCR3_EXTMOD_Pos        (14U)
+#define FMC_BCR3_EXTMOD_Msk        (0x1UL << FMC_BCR3_EXTMOD_Pos)               /*!< 0x00004000 */
+#define FMC_BCR3_EXTMOD            FMC_BCR3_EXTMOD_Msk                         /*!<Extended mode enable       */
+#define FMC_BCR3_ASYNCWAIT_Pos     (15U)
+#define FMC_BCR3_ASYNCWAIT_Msk     (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)            /*!< 0x00008000 */
+#define FMC_BCR3_ASYNCWAIT         FMC_BCR3_ASYNCWAIT_Msk                      /*!<Asynchronous wait          */
+#define FMC_BCR3_CPSIZE_Pos        (16U)
+#define FMC_BCR3_CPSIZE_Msk        (0x7UL << FMC_BCR3_CPSIZE_Pos)               /*!< 0x00070000 */
+#define FMC_BCR3_CPSIZE            FMC_BCR3_CPSIZE_Msk                         /*!<CRAM page size             */
+#define FMC_BCR3_CPSIZE_0          (0x1UL << FMC_BCR3_CPSIZE_Pos)               /*!< 0x00010000 */
+#define FMC_BCR3_CPSIZE_1          (0x2UL << FMC_BCR3_CPSIZE_Pos)               /*!< 0x00020000 */
+#define FMC_BCR3_CPSIZE_2          (0x4UL << FMC_BCR3_CPSIZE_Pos)               /*!< 0x00040000 */
+#define FMC_BCR3_CBURSTRW_Pos      (19U)
+#define FMC_BCR3_CBURSTRW_Msk      (0x1UL << FMC_BCR3_CBURSTRW_Pos)             /*!< 0x00080000 */
+#define FMC_BCR3_CBURSTRW          FMC_BCR3_CBURSTRW_Msk                       /*!<Write burst enable         */
+
+/******************  Bit definition for FMC_BCR4 register  *******************/
+#define FMC_BCR4_MBKEN_Pos         (0U)
+#define FMC_BCR4_MBKEN_Msk         (0x1UL << FMC_BCR4_MBKEN_Pos)                /*!< 0x00000001 */
+#define FMC_BCR4_MBKEN             FMC_BCR4_MBKEN_Msk                          /*!<Memory bank enable bit                 */
+#define FMC_BCR4_MUXEN_Pos         (1U)
+#define FMC_BCR4_MUXEN_Msk         (0x1UL << FMC_BCR4_MUXEN_Pos)                /*!< 0x00000002 */
+#define FMC_BCR4_MUXEN             FMC_BCR4_MUXEN_Msk                          /*!<Address/data multiplexing enable bit   */
+#define FMC_BCR4_MTYP_Pos          (2U)
+#define FMC_BCR4_MTYP_Msk          (0x3UL << FMC_BCR4_MTYP_Pos)                 /*!< 0x0000000C */
+#define FMC_BCR4_MTYP              FMC_BCR4_MTYP_Msk                           /*!<MTYP[1:0] bits (Memory type)           */
+#define FMC_BCR4_MTYP_0            (0x1UL << FMC_BCR4_MTYP_Pos)                 /*!< 0x00000004 */
+#define FMC_BCR4_MTYP_1            (0x2UL << FMC_BCR4_MTYP_Pos)                 /*!< 0x00000008 */
+#define FMC_BCR4_MWID_Pos          (4U)
+#define FMC_BCR4_MWID_Msk          (0x3UL << FMC_BCR4_MWID_Pos)                 /*!< 0x00000030 */
+#define FMC_BCR4_MWID              FMC_BCR4_MWID_Msk                           /*!<MWID[1:0] bits (Memory data bus width) */
+#define FMC_BCR4_MWID_0            (0x1UL << FMC_BCR4_MWID_Pos)                 /*!< 0x00000010 */
+#define FMC_BCR4_MWID_1            (0x2UL << FMC_BCR4_MWID_Pos)                 /*!< 0x00000020 */
+#define FMC_BCR4_FACCEN_Pos        (6U)
+#define FMC_BCR4_FACCEN_Msk        (0x1UL << FMC_BCR4_FACCEN_Pos)               /*!< 0x00000040 */
+#define FMC_BCR4_FACCEN            FMC_BCR4_FACCEN_Msk                         /*!<Flash access enable        */
+#define FMC_BCR4_BURSTEN_Pos       (8U)
+#define FMC_BCR4_BURSTEN_Msk       (0x1UL << FMC_BCR4_BURSTEN_Pos)              /*!< 0x00000100 */
+#define FMC_BCR4_BURSTEN           FMC_BCR4_BURSTEN_Msk                        /*!<Burst enable bit           */
+#define FMC_BCR4_WAITPOL_Pos       (9U)
+#define FMC_BCR4_WAITPOL_Msk       (0x1UL << FMC_BCR4_WAITPOL_Pos)              /*!< 0x00000200 */
+#define FMC_BCR4_WAITPOL           FMC_BCR4_WAITPOL_Msk                        /*!<Wait signal polarity bit   */
+#define FMC_BCR4_WRAPMOD_Pos       (10U)
+#define FMC_BCR4_WRAPMOD_Msk       (0x1UL << FMC_BCR4_WRAPMOD_Pos)              /*!< 0x00000400 */
+#define FMC_BCR4_WRAPMOD           FMC_BCR4_WRAPMOD_Msk                        /*!<Wrapped burst mode support */
+#define FMC_BCR4_WAITCFG_Pos       (11U)
+#define FMC_BCR4_WAITCFG_Msk       (0x1UL << FMC_BCR4_WAITCFG_Pos)              /*!< 0x00000800 */
+#define FMC_BCR4_WAITCFG           FMC_BCR4_WAITCFG_Msk                        /*!<Wait timing configuration  */
+#define FMC_BCR4_WREN_Pos          (12U)
+#define FMC_BCR4_WREN_Msk          (0x1UL << FMC_BCR4_WREN_Pos)                 /*!< 0x00001000 */
+#define FMC_BCR4_WREN              FMC_BCR4_WREN_Msk                           /*!<Write enable bit           */
+#define FMC_BCR4_WAITEN_Pos        (13U)
+#define FMC_BCR4_WAITEN_Msk        (0x1UL << FMC_BCR4_WAITEN_Pos)               /*!< 0x00002000 */
+#define FMC_BCR4_WAITEN            FMC_BCR4_WAITEN_Msk                         /*!<Wait enable bit            */
+#define FMC_BCR4_EXTMOD_Pos        (14U)
+#define FMC_BCR4_EXTMOD_Msk        (0x1UL << FMC_BCR4_EXTMOD_Pos)               /*!< 0x00004000 */
+#define FMC_BCR4_EXTMOD            FMC_BCR4_EXTMOD_Msk                         /*!<Extended mode enable       */
+#define FMC_BCR4_ASYNCWAIT_Pos     (15U)
+#define FMC_BCR4_ASYNCWAIT_Msk     (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)            /*!< 0x00008000 */
+#define FMC_BCR4_ASYNCWAIT         FMC_BCR4_ASYNCWAIT_Msk                      /*!<Asynchronous wait          */
+#define FMC_BCR4_CPSIZE_Pos        (16U)
+#define FMC_BCR4_CPSIZE_Msk        (0x7UL << FMC_BCR4_CPSIZE_Pos)               /*!< 0x00070000 */
+#define FMC_BCR4_CPSIZE            FMC_BCR4_CPSIZE_Msk                         /*!<CRAM page size             */
+#define FMC_BCR4_CPSIZE_0          (0x1UL << FMC_BCR4_CPSIZE_Pos)               /*!< 0x00010000 */
+#define FMC_BCR4_CPSIZE_1          (0x2UL << FMC_BCR4_CPSIZE_Pos)               /*!< 0x00020000 */
+#define FMC_BCR4_CPSIZE_2          (0x4UL << FMC_BCR4_CPSIZE_Pos)               /*!< 0x00040000 */
+#define FMC_BCR4_CBURSTRW_Pos      (19U)
+#define FMC_BCR4_CBURSTRW_Msk      (0x1UL << FMC_BCR4_CBURSTRW_Pos)             /*!< 0x00080000 */
+#define FMC_BCR4_CBURSTRW          FMC_BCR4_CBURSTRW_Msk                       /*!<Write burst enable         */
+
+/******************  Bit definition for FMC_BTR1 register  ******************/
+#define FMC_BTR1_ADDSET_Pos        (0U)
+#define FMC_BTR1_ADDSET_Msk        (0xFUL << FMC_BTR1_ADDSET_Pos)               /*!< 0x0000000F */
+#define FMC_BTR1_ADDSET            FMC_BTR1_ADDSET_Msk                         /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BTR1_ADDSET_0          (0x1UL << FMC_BTR1_ADDSET_Pos)               /*!< 0x00000001 */
+#define FMC_BTR1_ADDSET_1          (0x2UL << FMC_BTR1_ADDSET_Pos)               /*!< 0x00000002 */
+#define FMC_BTR1_ADDSET_2          (0x4UL << FMC_BTR1_ADDSET_Pos)               /*!< 0x00000004 */
+#define FMC_BTR1_ADDSET_3          (0x8UL << FMC_BTR1_ADDSET_Pos)               /*!< 0x00000008 */
+#define FMC_BTR1_ADDHLD_Pos        (4U)
+#define FMC_BTR1_ADDHLD_Msk        (0xFUL << FMC_BTR1_ADDHLD_Pos)               /*!< 0x000000F0 */
+#define FMC_BTR1_ADDHLD            FMC_BTR1_ADDHLD_Msk                         /*!<ADDHLD[3:0] bits (Address-hold phase duration)  */
+#define FMC_BTR1_ADDHLD_0          (0x1UL << FMC_BTR1_ADDHLD_Pos)               /*!< 0x00000010 */
+#define FMC_BTR1_ADDHLD_1          (0x2UL << FMC_BTR1_ADDHLD_Pos)               /*!< 0x00000020 */
+#define FMC_BTR1_ADDHLD_2          (0x4UL << FMC_BTR1_ADDHLD_Pos)               /*!< 0x00000040 */
+#define FMC_BTR1_ADDHLD_3          (0x8UL << FMC_BTR1_ADDHLD_Pos)               /*!< 0x00000080 */
+#define FMC_BTR1_DATAST_Pos        (8U)
+#define FMC_BTR1_DATAST_Msk        (0xFFUL << FMC_BTR1_DATAST_Pos)              /*!< 0x0000FF00 */
+#define FMC_BTR1_DATAST            FMC_BTR1_DATAST_Msk                         /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BTR1_DATAST_0          (0x01UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00000100 */
+#define FMC_BTR1_DATAST_1          (0x02UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00000200 */
+#define FMC_BTR1_DATAST_2          (0x04UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00000400 */
+#define FMC_BTR1_DATAST_3          (0x08UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00000800 */
+#define FMC_BTR1_DATAST_4          (0x10UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00001000 */
+#define FMC_BTR1_DATAST_5          (0x20UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00002000 */
+#define FMC_BTR1_DATAST_6          (0x40UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00004000 */
+#define FMC_BTR1_DATAST_7          (0x80UL << FMC_BTR1_DATAST_Pos)              /*!< 0x00008000 */
+#define FMC_BTR1_BUSTURN_Pos       (16U)
+#define FMC_BTR1_BUSTURN_Msk       (0xFUL << FMC_BTR1_BUSTURN_Pos)              /*!< 0x000F0000 */
+#define FMC_BTR1_BUSTURN           FMC_BTR1_BUSTURN_Msk                        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BTR1_BUSTURN_0         (0x1UL << FMC_BTR1_BUSTURN_Pos)              /*!< 0x00010000 */
+#define FMC_BTR1_BUSTURN_1         (0x2UL << FMC_BTR1_BUSTURN_Pos)              /*!< 0x00020000 */
+#define FMC_BTR1_BUSTURN_2         (0x4UL << FMC_BTR1_BUSTURN_Pos)              /*!< 0x00040000 */
+#define FMC_BTR1_BUSTURN_3         (0x8UL << FMC_BTR1_BUSTURN_Pos)              /*!< 0x00080000 */
+#define FMC_BTR1_CLKDIV_Pos        (20U)
+#define FMC_BTR1_CLKDIV_Msk        (0xFUL << FMC_BTR1_CLKDIV_Pos)               /*!< 0x00F00000 */
+#define FMC_BTR1_CLKDIV            FMC_BTR1_CLKDIV_Msk                         /*!<CLKDIV[3:0] bits (Clock divide ratio) */
+#define FMC_BTR1_CLKDIV_0          (0x1UL << FMC_BTR1_CLKDIV_Pos)               /*!< 0x00100000 */
+#define FMC_BTR1_CLKDIV_1          (0x2UL << FMC_BTR1_CLKDIV_Pos)               /*!< 0x00200000 */
+#define FMC_BTR1_CLKDIV_2          (0x4UL << FMC_BTR1_CLKDIV_Pos)               /*!< 0x00400000 */
+#define FMC_BTR1_CLKDIV_3          (0x8UL << FMC_BTR1_CLKDIV_Pos)               /*!< 0x00800000 */
+#define FMC_BTR1_DATLAT_Pos        (24U)
+#define FMC_BTR1_DATLAT_Msk        (0xFUL << FMC_BTR1_DATLAT_Pos)               /*!< 0x0F000000 */
+#define FMC_BTR1_DATLAT            FMC_BTR1_DATLAT_Msk                         /*!<DATLA[3:0] bits (Data latency) */
+#define FMC_BTR1_DATLAT_0          (0x1UL << FMC_BTR1_DATLAT_Pos)               /*!< 0x01000000 */
+#define FMC_BTR1_DATLAT_1          (0x2UL << FMC_BTR1_DATLAT_Pos)               /*!< 0x02000000 */
+#define FMC_BTR1_DATLAT_2          (0x4UL << FMC_BTR1_DATLAT_Pos)               /*!< 0x04000000 */
+#define FMC_BTR1_DATLAT_3          (0x8UL << FMC_BTR1_DATLAT_Pos)               /*!< 0x08000000 */
+#define FMC_BTR1_ACCMOD_Pos        (28U)
+#define FMC_BTR1_ACCMOD_Msk        (0x3UL << FMC_BTR1_ACCMOD_Pos)               /*!< 0x30000000 */
+#define FMC_BTR1_ACCMOD            FMC_BTR1_ACCMOD_Msk                         /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BTR1_ACCMOD_0          (0x1UL << FMC_BTR1_ACCMOD_Pos)               /*!< 0x10000000 */
+#define FMC_BTR1_ACCMOD_1          (0x2UL << FMC_BTR1_ACCMOD_Pos)               /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BTR2 register  *******************/
+#define FMC_BTR2_ADDSET_Pos        (0U)
+#define FMC_BTR2_ADDSET_Msk        (0xFUL << FMC_BTR2_ADDSET_Pos)               /*!< 0x0000000F */
+#define FMC_BTR2_ADDSET            FMC_BTR2_ADDSET_Msk                         /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BTR2_ADDSET_0          (0x1UL << FMC_BTR2_ADDSET_Pos)               /*!< 0x00000001 */
+#define FMC_BTR2_ADDSET_1          (0x2UL << FMC_BTR2_ADDSET_Pos)               /*!< 0x00000002 */
+#define FMC_BTR2_ADDSET_2          (0x4UL << FMC_BTR2_ADDSET_Pos)               /*!< 0x00000004 */
+#define FMC_BTR2_ADDSET_3          (0x8UL << FMC_BTR2_ADDSET_Pos)               /*!< 0x00000008 */
+#define FMC_BTR2_ADDHLD_Pos        (4U)
+#define FMC_BTR2_ADDHLD_Msk        (0xFUL << FMC_BTR2_ADDHLD_Pos)               /*!< 0x000000F0 */
+#define FMC_BTR2_ADDHLD            FMC_BTR2_ADDHLD_Msk                         /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BTR2_ADDHLD_0          (0x1UL << FMC_BTR2_ADDHLD_Pos)               /*!< 0x00000010 */
+#define FMC_BTR2_ADDHLD_1          (0x2UL << FMC_BTR2_ADDHLD_Pos)               /*!< 0x00000020 */
+#define FMC_BTR2_ADDHLD_2          (0x4UL << FMC_BTR2_ADDHLD_Pos)               /*!< 0x00000040 */
+#define FMC_BTR2_ADDHLD_3          (0x8UL << FMC_BTR2_ADDHLD_Pos)               /*!< 0x00000080 */
+#define FMC_BTR2_DATAST_Pos        (8U)
+#define FMC_BTR2_DATAST_Msk        (0xFFUL << FMC_BTR2_DATAST_Pos)              /*!< 0x0000FF00 */
+#define FMC_BTR2_DATAST            FMC_BTR2_DATAST_Msk                         /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BTR2_DATAST_0          (0x01UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00000100 */
+#define FMC_BTR2_DATAST_1          (0x02UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00000200 */
+#define FMC_BTR2_DATAST_2          (0x04UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00000400 */
+#define FMC_BTR2_DATAST_3          (0x08UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00000800 */
+#define FMC_BTR2_DATAST_4          (0x10UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00001000 */
+#define FMC_BTR2_DATAST_5          (0x20UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00002000 */
+#define FMC_BTR2_DATAST_6          (0x40UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00004000 */
+#define FMC_BTR2_DATAST_7          (0x80UL << FMC_BTR2_DATAST_Pos)              /*!< 0x00008000 */
+#define FMC_BTR2_BUSTURN_Pos       (16U)
+#define FMC_BTR2_BUSTURN_Msk       (0xFUL << FMC_BTR2_BUSTURN_Pos)              /*!< 0x000F0000 */
+#define FMC_BTR2_BUSTURN           FMC_BTR2_BUSTURN_Msk                        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BTR2_BUSTURN_0         (0x1UL << FMC_BTR2_BUSTURN_Pos)              /*!< 0x00010000 */
+#define FMC_BTR2_BUSTURN_1         (0x2UL << FMC_BTR2_BUSTURN_Pos)              /*!< 0x00020000 */
+#define FMC_BTR2_BUSTURN_2         (0x4UL << FMC_BTR2_BUSTURN_Pos)              /*!< 0x00040000 */
+#define FMC_BTR2_BUSTURN_3         (0x8UL << FMC_BTR2_BUSTURN_Pos)              /*!< 0x00080000 */
+#define FMC_BTR2_CLKDIV_Pos        (20U)
+#define FMC_BTR2_CLKDIV_Msk        (0xFUL << FMC_BTR2_CLKDIV_Pos)               /*!< 0x00F00000 */
+#define FMC_BTR2_CLKDIV            FMC_BTR2_CLKDIV_Msk                         /*!<CLKDIV[3:0] bits (Clock divide ratio) */
+#define FMC_BTR2_CLKDIV_0          (0x1UL << FMC_BTR2_CLKDIV_Pos)               /*!< 0x00100000 */
+#define FMC_BTR2_CLKDIV_1          (0x2UL << FMC_BTR2_CLKDIV_Pos)               /*!< 0x00200000 */
+#define FMC_BTR2_CLKDIV_2          (0x4UL << FMC_BTR2_CLKDIV_Pos)               /*!< 0x00400000 */
+#define FMC_BTR2_CLKDIV_3          (0x8UL << FMC_BTR2_CLKDIV_Pos)               /*!< 0x00800000 */
+#define FMC_BTR2_DATLAT_Pos        (24U)
+#define FMC_BTR2_DATLAT_Msk        (0xFUL << FMC_BTR2_DATLAT_Pos)               /*!< 0x0F000000 */
+#define FMC_BTR2_DATLAT            FMC_BTR2_DATLAT_Msk                         /*!<DATLA[3:0] bits (Data latency) */
+#define FMC_BTR2_DATLAT_0          (0x1UL << FMC_BTR2_DATLAT_Pos)               /*!< 0x01000000 */
+#define FMC_BTR2_DATLAT_1          (0x2UL << FMC_BTR2_DATLAT_Pos)               /*!< 0x02000000 */
+#define FMC_BTR2_DATLAT_2          (0x4UL << FMC_BTR2_DATLAT_Pos)               /*!< 0x04000000 */
+#define FMC_BTR2_DATLAT_3          (0x8UL << FMC_BTR2_DATLAT_Pos)               /*!< 0x08000000 */
+#define FMC_BTR2_ACCMOD_Pos        (28U)
+#define FMC_BTR2_ACCMOD_Msk        (0x3UL << FMC_BTR2_ACCMOD_Pos)               /*!< 0x30000000 */
+#define FMC_BTR2_ACCMOD            FMC_BTR2_ACCMOD_Msk                         /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BTR2_ACCMOD_0          (0x1UL << FMC_BTR2_ACCMOD_Pos)               /*!< 0x10000000 */
+#define FMC_BTR2_ACCMOD_1          (0x2UL << FMC_BTR2_ACCMOD_Pos)               /*!< 0x20000000 */
+
+/*******************  Bit definition for FMC_BTR3 register  *******************/
+#define FMC_BTR3_ADDSET_Pos        (0U)
+#define FMC_BTR3_ADDSET_Msk        (0xFUL << FMC_BTR3_ADDSET_Pos)               /*!< 0x0000000F */
+#define FMC_BTR3_ADDSET            FMC_BTR3_ADDSET_Msk                         /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BTR3_ADDSET_0          (0x1UL << FMC_BTR3_ADDSET_Pos)               /*!< 0x00000001 */
+#define FMC_BTR3_ADDSET_1          (0x2UL << FMC_BTR3_ADDSET_Pos)               /*!< 0x00000002 */
+#define FMC_BTR3_ADDSET_2          (0x4UL << FMC_BTR3_ADDSET_Pos)               /*!< 0x00000004 */
+#define FMC_BTR3_ADDSET_3          (0x8UL << FMC_BTR3_ADDSET_Pos)               /*!< 0x00000008 */
+#define FMC_BTR3_ADDHLD_Pos        (4U)
+#define FMC_BTR3_ADDHLD_Msk        (0xFUL << FMC_BTR3_ADDHLD_Pos)               /*!< 0x000000F0 */
+#define FMC_BTR3_ADDHLD            FMC_BTR3_ADDHLD_Msk                         /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BTR3_ADDHLD_0          (0x1UL << FMC_BTR3_ADDHLD_Pos)               /*!< 0x00000010 */
+#define FMC_BTR3_ADDHLD_1          (0x2UL << FMC_BTR3_ADDHLD_Pos)               /*!< 0x00000020 */
+#define FMC_BTR3_ADDHLD_2          (0x4UL << FMC_BTR3_ADDHLD_Pos)               /*!< 0x00000040 */
+#define FMC_BTR3_ADDHLD_3          (0x8UL << FMC_BTR3_ADDHLD_Pos)               /*!< 0x00000080 */
+#define FMC_BTR3_DATAST_Pos        (8U)
+#define FMC_BTR3_DATAST_Msk        (0xFFUL << FMC_BTR3_DATAST_Pos)              /*!< 0x0000FF00 */
+#define FMC_BTR3_DATAST            FMC_BTR3_DATAST_Msk                         /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BTR3_DATAST_0          (0x01UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00000100 */
+#define FMC_BTR3_DATAST_1          (0x02UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00000200 */
+#define FMC_BTR3_DATAST_2          (0x04UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00000400 */
+#define FMC_BTR3_DATAST_3          (0x08UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00000800 */
+#define FMC_BTR3_DATAST_4          (0x10UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00001000 */
+#define FMC_BTR3_DATAST_5          (0x20UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00002000 */
+#define FMC_BTR3_DATAST_6          (0x40UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00004000 */
+#define FMC_BTR3_DATAST_7          (0x80UL << FMC_BTR3_DATAST_Pos)              /*!< 0x00008000 */
+#define FMC_BTR3_BUSTURN_Pos       (16U)
+#define FMC_BTR3_BUSTURN_Msk       (0xFUL << FMC_BTR3_BUSTURN_Pos)              /*!< 0x000F0000 */
+#define FMC_BTR3_BUSTURN           FMC_BTR3_BUSTURN_Msk                        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BTR3_BUSTURN_0         (0x1UL << FMC_BTR3_BUSTURN_Pos)              /*!< 0x00010000 */
+#define FMC_BTR3_BUSTURN_1         (0x2UL << FMC_BTR3_BUSTURN_Pos)              /*!< 0x00020000 */
+#define FMC_BTR3_BUSTURN_2         (0x4UL << FMC_BTR3_BUSTURN_Pos)              /*!< 0x00040000 */
+#define FMC_BTR3_BUSTURN_3         (0x8UL << FMC_BTR3_BUSTURN_Pos)              /*!< 0x00080000 */
+#define FMC_BTR3_CLKDIV_Pos        (20U)
+#define FMC_BTR3_CLKDIV_Msk        (0xFUL << FMC_BTR3_CLKDIV_Pos)               /*!< 0x00F00000 */
+#define FMC_BTR3_CLKDIV            FMC_BTR3_CLKDIV_Msk                         /*!<CLKDIV[3:0] bits (Clock divide ratio) */
+#define FMC_BTR3_CLKDIV_0          (0x1UL << FMC_BTR3_CLKDIV_Pos)               /*!< 0x00100000 */
+#define FMC_BTR3_CLKDIV_1          (0x2UL << FMC_BTR3_CLKDIV_Pos)               /*!< 0x00200000 */
+#define FMC_BTR3_CLKDIV_2          (0x4UL << FMC_BTR3_CLKDIV_Pos)               /*!< 0x00400000 */
+#define FMC_BTR3_CLKDIV_3          (0x8UL << FMC_BTR3_CLKDIV_Pos)               /*!< 0x00800000 */
+#define FMC_BTR3_DATLAT_Pos        (24U)
+#define FMC_BTR3_DATLAT_Msk        (0xFUL << FMC_BTR3_DATLAT_Pos)               /*!< 0x0F000000 */
+#define FMC_BTR3_DATLAT            FMC_BTR3_DATLAT_Msk                         /*!<DATLA[3:0] bits (Data latency) */
+#define FMC_BTR3_DATLAT_0          (0x1UL << FMC_BTR3_DATLAT_Pos)               /*!< 0x01000000 */
+#define FMC_BTR3_DATLAT_1          (0x2UL << FMC_BTR3_DATLAT_Pos)               /*!< 0x02000000 */
+#define FMC_BTR3_DATLAT_2          (0x4UL << FMC_BTR3_DATLAT_Pos)               /*!< 0x04000000 */
+#define FMC_BTR3_DATLAT_3          (0x8UL << FMC_BTR3_DATLAT_Pos)               /*!< 0x08000000 */
+#define FMC_BTR3_ACCMOD_Pos        (28U)
+#define FMC_BTR3_ACCMOD_Msk        (0x3UL << FMC_BTR3_ACCMOD_Pos)               /*!< 0x30000000 */
+#define FMC_BTR3_ACCMOD            FMC_BTR3_ACCMOD_Msk                         /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BTR3_ACCMOD_0          (0x1UL << FMC_BTR3_ACCMOD_Pos)               /*!< 0x10000000 */
+#define FMC_BTR3_ACCMOD_1          (0x2UL << FMC_BTR3_ACCMOD_Pos)               /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BTR4 register  *******************/
+#define FMC_BTR4_ADDSET_Pos        (0U)
+#define FMC_BTR4_ADDSET_Msk        (0xFUL << FMC_BTR4_ADDSET_Pos)               /*!< 0x0000000F */
+#define FMC_BTR4_ADDSET            FMC_BTR4_ADDSET_Msk                         /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BTR4_ADDSET_0          (0x1UL << FMC_BTR4_ADDSET_Pos)               /*!< 0x00000001 */
+#define FMC_BTR4_ADDSET_1          (0x2UL << FMC_BTR4_ADDSET_Pos)               /*!< 0x00000002 */
+#define FMC_BTR4_ADDSET_2          (0x4UL << FMC_BTR4_ADDSET_Pos)               /*!< 0x00000004 */
+#define FMC_BTR4_ADDSET_3          (0x8UL << FMC_BTR4_ADDSET_Pos)               /*!< 0x00000008 */
+#define FMC_BTR4_ADDHLD_Pos        (4U)
+#define FMC_BTR4_ADDHLD_Msk        (0xFUL << FMC_BTR4_ADDHLD_Pos)               /*!< 0x000000F0 */
+#define FMC_BTR4_ADDHLD            FMC_BTR4_ADDHLD_Msk                         /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BTR4_ADDHLD_0          (0x1UL << FMC_BTR4_ADDHLD_Pos)               /*!< 0x00000010 */
+#define FMC_BTR4_ADDHLD_1          (0x2UL << FMC_BTR4_ADDHLD_Pos)               /*!< 0x00000020 */
+#define FMC_BTR4_ADDHLD_2          (0x4UL << FMC_BTR4_ADDHLD_Pos)               /*!< 0x00000040 */
+#define FMC_BTR4_ADDHLD_3          (0x8UL << FMC_BTR4_ADDHLD_Pos)               /*!< 0x00000080 */
+#define FMC_BTR4_DATAST_Pos        (8U)
+#define FMC_BTR4_DATAST_Msk        (0xFFUL << FMC_BTR4_DATAST_Pos)              /*!< 0x0000FF00 */
+#define FMC_BTR4_DATAST            FMC_BTR4_DATAST_Msk                         /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BTR4_DATAST_0          (0x01UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00000100 */
+#define FMC_BTR4_DATAST_1          (0x02UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00000200 */
+#define FMC_BTR4_DATAST_2          (0x04UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00000400 */
+#define FMC_BTR4_DATAST_3          (0x08UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00000800 */
+#define FMC_BTR4_DATAST_4          (0x10UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00001000 */
+#define FMC_BTR4_DATAST_5          (0x20UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00002000 */
+#define FMC_BTR4_DATAST_6          (0x40UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00004000 */
+#define FMC_BTR4_DATAST_7          (0x80UL << FMC_BTR4_DATAST_Pos)              /*!< 0x00008000 */
+#define FMC_BTR4_BUSTURN_Pos       (16U)
+#define FMC_BTR4_BUSTURN_Msk       (0xFUL << FMC_BTR4_BUSTURN_Pos)              /*!< 0x000F0000 */
+#define FMC_BTR4_BUSTURN           FMC_BTR4_BUSTURN_Msk                        /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BTR4_BUSTURN_0         (0x1UL << FMC_BTR4_BUSTURN_Pos)              /*!< 0x00010000 */
+#define FMC_BTR4_BUSTURN_1         (0x2UL << FMC_BTR4_BUSTURN_Pos)              /*!< 0x00020000 */
+#define FMC_BTR4_BUSTURN_2         (0x4UL << FMC_BTR4_BUSTURN_Pos)              /*!< 0x00040000 */
+#define FMC_BTR4_BUSTURN_3         (0x8UL << FMC_BTR4_BUSTURN_Pos)              /*!< 0x00080000 */
+#define FMC_BTR4_CLKDIV_Pos        (20U)
+#define FMC_BTR4_CLKDIV_Msk        (0xFUL << FMC_BTR4_CLKDIV_Pos)               /*!< 0x00F00000 */
+#define FMC_BTR4_CLKDIV            FMC_BTR4_CLKDIV_Msk                         /*!<CLKDIV[3:0] bits (Clock divide ratio) */
+#define FMC_BTR4_CLKDIV_0          (0x1UL << FMC_BTR4_CLKDIV_Pos)               /*!< 0x00100000 */
+#define FMC_BTR4_CLKDIV_1          (0x2UL << FMC_BTR4_CLKDIV_Pos)               /*!< 0x00200000 */
+#define FMC_BTR4_CLKDIV_2          (0x4UL << FMC_BTR4_CLKDIV_Pos)               /*!< 0x00400000 */
+#define FMC_BTR4_CLKDIV_3          (0x8UL << FMC_BTR4_CLKDIV_Pos)               /*!< 0x00800000 */
+#define FMC_BTR4_DATLAT_Pos        (24U)
+#define FMC_BTR4_DATLAT_Msk        (0xFUL << FMC_BTR4_DATLAT_Pos)               /*!< 0x0F000000 */
+#define FMC_BTR4_DATLAT            FMC_BTR4_DATLAT_Msk                         /*!<DATLA[3:0] bits (Data latency) */
+#define FMC_BTR4_DATLAT_0          (0x1UL << FMC_BTR4_DATLAT_Pos)               /*!< 0x01000000 */
+#define FMC_BTR4_DATLAT_1          (0x2UL << FMC_BTR4_DATLAT_Pos)               /*!< 0x02000000 */
+#define FMC_BTR4_DATLAT_2          (0x4UL << FMC_BTR4_DATLAT_Pos)               /*!< 0x04000000 */
+#define FMC_BTR4_DATLAT_3          (0x8UL << FMC_BTR4_DATLAT_Pos)               /*!< 0x08000000 */
+#define FMC_BTR4_ACCMOD_Pos        (28U)
+#define FMC_BTR4_ACCMOD_Msk        (0x3UL << FMC_BTR4_ACCMOD_Pos)               /*!< 0x30000000 */
+#define FMC_BTR4_ACCMOD            FMC_BTR4_ACCMOD_Msk                         /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BTR4_ACCMOD_0          (0x1UL << FMC_BTR4_ACCMOD_Pos)               /*!< 0x10000000 */
+#define FMC_BTR4_ACCMOD_1          (0x2UL << FMC_BTR4_ACCMOD_Pos)               /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BWTR1 register  ******************/
+#define FMC_BWTR1_ADDSET_Pos       (0U)
+#define FMC_BWTR1_ADDSET_Msk       (0xFUL << FMC_BWTR1_ADDSET_Pos)              /*!< 0x0000000F */
+#define FMC_BWTR1_ADDSET           FMC_BWTR1_ADDSET_Msk                        /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BWTR1_ADDSET_0         (0x1UL << FMC_BWTR1_ADDSET_Pos)              /*!< 0x00000001 */
+#define FMC_BWTR1_ADDSET_1         (0x2UL << FMC_BWTR1_ADDSET_Pos)              /*!< 0x00000002 */
+#define FMC_BWTR1_ADDSET_2         (0x4UL << FMC_BWTR1_ADDSET_Pos)              /*!< 0x00000004 */
+#define FMC_BWTR1_ADDSET_3         (0x8UL << FMC_BWTR1_ADDSET_Pos)              /*!< 0x00000008 */
+#define FMC_BWTR1_ADDHLD_Pos       (4U)
+#define FMC_BWTR1_ADDHLD_Msk       (0xFUL << FMC_BWTR1_ADDHLD_Pos)              /*!< 0x000000F0 */
+#define FMC_BWTR1_ADDHLD           FMC_BWTR1_ADDHLD_Msk                        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BWTR1_ADDHLD_0         (0x1UL << FMC_BWTR1_ADDHLD_Pos)              /*!< 0x00000010 */
+#define FMC_BWTR1_ADDHLD_1         (0x2UL << FMC_BWTR1_ADDHLD_Pos)              /*!< 0x00000020 */
+#define FMC_BWTR1_ADDHLD_2         (0x4UL << FMC_BWTR1_ADDHLD_Pos)              /*!< 0x00000040 */
+#define FMC_BWTR1_ADDHLD_3         (0x8UL << FMC_BWTR1_ADDHLD_Pos)              /*!< 0x00000080 */
+#define FMC_BWTR1_DATAST_Pos       (8U)
+#define FMC_BWTR1_DATAST_Msk       (0xFFUL << FMC_BWTR1_DATAST_Pos)             /*!< 0x0000FF00 */
+#define FMC_BWTR1_DATAST           FMC_BWTR1_DATAST_Msk                        /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BWTR1_DATAST_0         (0x01UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00000100 */
+#define FMC_BWTR1_DATAST_1         (0x02UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00000200 */
+#define FMC_BWTR1_DATAST_2         (0x04UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00000400 */
+#define FMC_BWTR1_DATAST_3         (0x08UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00000800 */
+#define FMC_BWTR1_DATAST_4         (0x10UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00001000 */
+#define FMC_BWTR1_DATAST_5         (0x20UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00002000 */
+#define FMC_BWTR1_DATAST_6         (0x40UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00004000 */
+#define FMC_BWTR1_DATAST_7         (0x80UL << FMC_BWTR1_DATAST_Pos)             /*!< 0x00008000 */
+#define FMC_BWTR1_BUSTURN_Pos      (16U)
+#define FMC_BWTR1_BUSTURN_Msk      (0xFUL << FMC_BWTR1_BUSTURN_Pos)             /*!< 0x000F0000 */
+#define FMC_BWTR1_BUSTURN          FMC_BWTR1_BUSTURN_Msk                       /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BWTR1_BUSTURN_0        (0x1UL << FMC_BWTR1_BUSTURN_Pos)             /*!< 0x00010000 */
+#define FMC_BWTR1_BUSTURN_1        (0x2UL << FMC_BWTR1_BUSTURN_Pos)             /*!< 0x00020000 */
+#define FMC_BWTR1_BUSTURN_2        (0x4UL << FMC_BWTR1_BUSTURN_Pos)             /*!< 0x00040000 */
+#define FMC_BWTR1_BUSTURN_3        (0x8UL << FMC_BWTR1_BUSTURN_Pos)             /*!< 0x00080000 */
+#define FMC_BWTR1_ACCMOD_Pos       (28U)
+#define FMC_BWTR1_ACCMOD_Msk       (0x3UL << FMC_BWTR1_ACCMOD_Pos)              /*!< 0x30000000 */
+#define FMC_BWTR1_ACCMOD           FMC_BWTR1_ACCMOD_Msk                        /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BWTR1_ACCMOD_0         (0x1UL << FMC_BWTR1_ACCMOD_Pos)              /*!< 0x10000000 */
+#define FMC_BWTR1_ACCMOD_1         (0x2UL << FMC_BWTR1_ACCMOD_Pos)              /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BWTR2 register  ******************/
+#define FMC_BWTR2_ADDSET_Pos       (0U)
+#define FMC_BWTR2_ADDSET_Msk       (0xFUL << FMC_BWTR2_ADDSET_Pos)              /*!< 0x0000000F */
+#define FMC_BWTR2_ADDSET           FMC_BWTR2_ADDSET_Msk                        /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BWTR2_ADDSET_0         (0x1UL << FMC_BWTR2_ADDSET_Pos)              /*!< 0x00000001 */
+#define FMC_BWTR2_ADDSET_1         (0x2UL << FMC_BWTR2_ADDSET_Pos)              /*!< 0x00000002 */
+#define FMC_BWTR2_ADDSET_2         (0x4UL << FMC_BWTR2_ADDSET_Pos)              /*!< 0x00000004 */
+#define FMC_BWTR2_ADDSET_3         (0x8UL << FMC_BWTR2_ADDSET_Pos)              /*!< 0x00000008 */
+#define FMC_BWTR2_ADDHLD_Pos       (4U)
+#define FMC_BWTR2_ADDHLD_Msk       (0xFUL << FMC_BWTR2_ADDHLD_Pos)              /*!< 0x000000F0 */
+#define FMC_BWTR2_ADDHLD           FMC_BWTR2_ADDHLD_Msk                        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BWTR2_ADDHLD_0         (0x1UL << FMC_BWTR2_ADDHLD_Pos)              /*!< 0x00000010 */
+#define FMC_BWTR2_ADDHLD_1         (0x2UL << FMC_BWTR2_ADDHLD_Pos)              /*!< 0x00000020 */
+#define FMC_BWTR2_ADDHLD_2         (0x4UL << FMC_BWTR2_ADDHLD_Pos)              /*!< 0x00000040 */
+#define FMC_BWTR2_ADDHLD_3         (0x8UL << FMC_BWTR2_ADDHLD_Pos)              /*!< 0x00000080 */
+#define FMC_BWTR2_DATAST_Pos       (8U)
+#define FMC_BWTR2_DATAST_Msk       (0xFFUL << FMC_BWTR2_DATAST_Pos)             /*!< 0x0000FF00 */
+#define FMC_BWTR2_DATAST           FMC_BWTR2_DATAST_Msk                        /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BWTR2_DATAST_0         (0x01UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00000100 */
+#define FMC_BWTR2_DATAST_1         (0x02UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00000200 */
+#define FMC_BWTR2_DATAST_2         (0x04UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00000400 */
+#define FMC_BWTR2_DATAST_3         (0x08UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00000800 */
+#define FMC_BWTR2_DATAST_4         (0x10UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00001000 */
+#define FMC_BWTR2_DATAST_5         (0x20UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00002000 */
+#define FMC_BWTR2_DATAST_6         (0x40UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00004000 */
+#define FMC_BWTR2_DATAST_7         (0x80UL << FMC_BWTR2_DATAST_Pos)             /*!< 0x00008000 */
+#define FMC_BWTR2_BUSTURN_Pos      (16U)
+#define FMC_BWTR2_BUSTURN_Msk      (0xFUL << FMC_BWTR2_BUSTURN_Pos)             /*!< 0x000F0000 */
+#define FMC_BWTR2_BUSTURN          FMC_BWTR2_BUSTURN_Msk                       /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BWTR2_BUSTURN_0        (0x1UL << FMC_BWTR2_BUSTURN_Pos)             /*!< 0x00010000 */
+#define FMC_BWTR2_BUSTURN_1        (0x2UL << FMC_BWTR2_BUSTURN_Pos)             /*!< 0x00020000 */
+#define FMC_BWTR2_BUSTURN_2        (0x4UL << FMC_BWTR2_BUSTURN_Pos)             /*!< 0x00040000 */
+#define FMC_BWTR2_BUSTURN_3        (0x8UL << FMC_BWTR2_BUSTURN_Pos)             /*!< 0x00080000 */
+#define FMC_BWTR2_ACCMOD_Pos       (28U)
+#define FMC_BWTR2_ACCMOD_Msk       (0x3UL << FMC_BWTR2_ACCMOD_Pos)              /*!< 0x30000000 */
+#define FMC_BWTR2_ACCMOD           FMC_BWTR2_ACCMOD_Msk                        /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BWTR2_ACCMOD_0         (0x1UL << FMC_BWTR2_ACCMOD_Pos)              /*!< 0x10000000 */
+#define FMC_BWTR2_ACCMOD_1         (0x2UL << FMC_BWTR2_ACCMOD_Pos)              /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BWTR3 register  ******************/
+#define FMC_BWTR3_ADDSET_Pos       (0U)
+#define FMC_BWTR3_ADDSET_Msk       (0xFUL << FMC_BWTR3_ADDSET_Pos)              /*!< 0x0000000F */
+#define FMC_BWTR3_ADDSET           FMC_BWTR3_ADDSET_Msk                        /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BWTR3_ADDSET_0         (0x1UL << FMC_BWTR3_ADDSET_Pos)              /*!< 0x00000001 */
+#define FMC_BWTR3_ADDSET_1         (0x2UL << FMC_BWTR3_ADDSET_Pos)              /*!< 0x00000002 */
+#define FMC_BWTR3_ADDSET_2         (0x4UL << FMC_BWTR3_ADDSET_Pos)              /*!< 0x00000004 */
+#define FMC_BWTR3_ADDSET_3         (0x8UL << FMC_BWTR3_ADDSET_Pos)              /*!< 0x00000008 */
+#define FMC_BWTR3_ADDHLD_Pos       (4U)
+#define FMC_BWTR3_ADDHLD_Msk       (0xFUL << FMC_BWTR3_ADDHLD_Pos)              /*!< 0x000000F0 */
+#define FMC_BWTR3_ADDHLD           FMC_BWTR3_ADDHLD_Msk                        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BWTR3_ADDHLD_0         (0x1UL << FMC_BWTR3_ADDHLD_Pos)              /*!< 0x00000010 */
+#define FMC_BWTR3_ADDHLD_1         (0x2UL << FMC_BWTR3_ADDHLD_Pos)              /*!< 0x00000020 */
+#define FMC_BWTR3_ADDHLD_2         (0x4UL << FMC_BWTR3_ADDHLD_Pos)              /*!< 0x00000040 */
+#define FMC_BWTR3_ADDHLD_3         (0x8UL << FMC_BWTR3_ADDHLD_Pos)              /*!< 0x00000080 */
+#define FMC_BWTR3_DATAST_Pos       (8U)
+#define FMC_BWTR3_DATAST_Msk       (0xFFUL << FMC_BWTR3_DATAST_Pos)             /*!< 0x0000FF00 */
+#define FMC_BWTR3_DATAST           FMC_BWTR3_DATAST_Msk                        /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BWTR3_DATAST_0         (0x01UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00000100 */
+#define FMC_BWTR3_DATAST_1         (0x02UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00000200 */
+#define FMC_BWTR3_DATAST_2         (0x04UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00000400 */
+#define FMC_BWTR3_DATAST_3         (0x08UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00000800 */
+#define FMC_BWTR3_DATAST_4         (0x10UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00001000 */
+#define FMC_BWTR3_DATAST_5         (0x20UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00002000 */
+#define FMC_BWTR3_DATAST_6         (0x40UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00004000 */
+#define FMC_BWTR3_DATAST_7         (0x80UL << FMC_BWTR3_DATAST_Pos)             /*!< 0x00008000 */
+#define FMC_BWTR3_BUSTURN_Pos      (16U)
+#define FMC_BWTR3_BUSTURN_Msk      (0xFUL << FMC_BWTR3_BUSTURN_Pos)             /*!< 0x000F0000 */
+#define FMC_BWTR3_BUSTURN          FMC_BWTR3_BUSTURN_Msk                       /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BWTR3_BUSTURN_0        (0x1UL << FMC_BWTR3_BUSTURN_Pos)             /*!< 0x00010000 */
+#define FMC_BWTR3_BUSTURN_1        (0x2UL << FMC_BWTR3_BUSTURN_Pos)             /*!< 0x00020000 */
+#define FMC_BWTR3_BUSTURN_2        (0x4UL << FMC_BWTR3_BUSTURN_Pos)             /*!< 0x00040000 */
+#define FMC_BWTR3_BUSTURN_3        (0x8UL << FMC_BWTR3_BUSTURN_Pos)             /*!< 0x00080000 */
+#define FMC_BWTR3_ACCMOD_Pos       (28U)
+#define FMC_BWTR3_ACCMOD_Msk       (0x3UL << FMC_BWTR3_ACCMOD_Pos)              /*!< 0x30000000 */
+#define FMC_BWTR3_ACCMOD           FMC_BWTR3_ACCMOD_Msk                        /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BWTR3_ACCMOD_0         (0x1UL << FMC_BWTR3_ACCMOD_Pos)              /*!< 0x10000000 */
+#define FMC_BWTR3_ACCMOD_1         (0x2UL << FMC_BWTR3_ACCMOD_Pos)              /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_BWTR4 register  ******************/
+#define FMC_BWTR4_ADDSET_Pos       (0U)
+#define FMC_BWTR4_ADDSET_Msk       (0xFUL << FMC_BWTR4_ADDSET_Pos)              /*!< 0x0000000F */
+#define FMC_BWTR4_ADDSET           FMC_BWTR4_ADDSET_Msk                        /*!<ADDSET[3:0] bits (Address setup phase duration) */
+#define FMC_BWTR4_ADDSET_0         (0x1UL << FMC_BWTR4_ADDSET_Pos)              /*!< 0x00000001 */
+#define FMC_BWTR4_ADDSET_1         (0x2UL << FMC_BWTR4_ADDSET_Pos)              /*!< 0x00000002 */
+#define FMC_BWTR4_ADDSET_2         (0x4UL << FMC_BWTR4_ADDSET_Pos)              /*!< 0x00000004 */
+#define FMC_BWTR4_ADDSET_3         (0x8UL << FMC_BWTR4_ADDSET_Pos)              /*!< 0x00000008 */
+#define FMC_BWTR4_ADDHLD_Pos       (4U)
+#define FMC_BWTR4_ADDHLD_Msk       (0xFUL << FMC_BWTR4_ADDHLD_Pos)              /*!< 0x000000F0 */
+#define FMC_BWTR4_ADDHLD           FMC_BWTR4_ADDHLD_Msk                        /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
+#define FMC_BWTR4_ADDHLD_0         (0x1UL << FMC_BWTR4_ADDHLD_Pos)              /*!< 0x00000010 */
+#define FMC_BWTR4_ADDHLD_1         (0x2UL << FMC_BWTR4_ADDHLD_Pos)              /*!< 0x00000020 */
+#define FMC_BWTR4_ADDHLD_2         (0x4UL << FMC_BWTR4_ADDHLD_Pos)              /*!< 0x00000040 */
+#define FMC_BWTR4_ADDHLD_3         (0x8UL << FMC_BWTR4_ADDHLD_Pos)              /*!< 0x00000080 */
+#define FMC_BWTR4_DATAST_Pos       (8U)
+#define FMC_BWTR4_DATAST_Msk       (0xFFUL << FMC_BWTR4_DATAST_Pos)             /*!< 0x0000FF00 */
+#define FMC_BWTR4_DATAST           FMC_BWTR4_DATAST_Msk                        /*!<DATAST [3:0] bits (Data-phase duration) */
+#define FMC_BWTR4_DATAST_0         (0x01UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00000100 */
+#define FMC_BWTR4_DATAST_1         (0x02UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00000200 */
+#define FMC_BWTR4_DATAST_2         (0x04UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00000400 */
+#define FMC_BWTR4_DATAST_3         (0x08UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00000800 */
+#define FMC_BWTR4_DATAST_4         (0x10UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00001000 */
+#define FMC_BWTR4_DATAST_5         (0x20UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00002000 */
+#define FMC_BWTR4_DATAST_6         (0x40UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00004000 */
+#define FMC_BWTR4_DATAST_7         (0x80UL << FMC_BWTR4_DATAST_Pos)             /*!< 0x00008000 */
+#define FMC_BWTR4_BUSTURN_Pos      (16U)
+#define FMC_BWTR4_BUSTURN_Msk      (0xFUL << FMC_BWTR4_BUSTURN_Pos)             /*!< 0x000F0000 */
+#define FMC_BWTR4_BUSTURN          FMC_BWTR4_BUSTURN_Msk                       /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
+#define FMC_BWTR4_BUSTURN_0        (0x1UL << FMC_BWTR4_BUSTURN_Pos)             /*!< 0x00010000 */
+#define FMC_BWTR4_BUSTURN_1        (0x2UL << FMC_BWTR4_BUSTURN_Pos)             /*!< 0x00020000 */
+#define FMC_BWTR4_BUSTURN_2        (0x4UL << FMC_BWTR4_BUSTURN_Pos)             /*!< 0x00040000 */
+#define FMC_BWTR4_BUSTURN_3        (0x8UL << FMC_BWTR4_BUSTURN_Pos)             /*!< 0x00080000 */
+#define FMC_BWTR4_ACCMOD_Pos       (28U)
+#define FMC_BWTR4_ACCMOD_Msk       (0x3UL << FMC_BWTR4_ACCMOD_Pos)              /*!< 0x30000000 */
+#define FMC_BWTR4_ACCMOD           FMC_BWTR4_ACCMOD_Msk                        /*!<ACCMOD[1:0] bits (Access mode) */
+#define FMC_BWTR4_ACCMOD_0         (0x1UL << FMC_BWTR4_ACCMOD_Pos)              /*!< 0x10000000 */
+#define FMC_BWTR4_ACCMOD_1         (0x2UL << FMC_BWTR4_ACCMOD_Pos)              /*!< 0x20000000 */
+
+/******************  Bit definition for FMC_PCR register  *******************/
+#define FMC_PCR_PWAITEN_Pos        (1U)
+#define FMC_PCR_PWAITEN_Msk        (0x1UL << FMC_PCR_PWAITEN_Pos)               /*!< 0x00000002 */
+#define FMC_PCR_PWAITEN            FMC_PCR_PWAITEN_Msk                         /*!<Wait feature enable bit                   */
+#define FMC_PCR_PBKEN_Pos          (2U)
+#define FMC_PCR_PBKEN_Msk          (0x1UL << FMC_PCR_PBKEN_Pos)                 /*!< 0x00000004 */
+#define FMC_PCR_PBKEN              FMC_PCR_PBKEN_Msk                           /*!<PC Card/NAND Flash memory bank enable bit */
+#define FMC_PCR_PTYP_Pos           (3U)
+#define FMC_PCR_PTYP_Msk           (0x1UL << FMC_PCR_PTYP_Pos)                  /*!< 0x00000008 */
+#define FMC_PCR_PTYP               FMC_PCR_PTYP_Msk                            /*!<Memory type                               */
+#define FMC_PCR_PWID_Pos           (4U)
+#define FMC_PCR_PWID_Msk           (0x3UL << FMC_PCR_PWID_Pos)                  /*!< 0x00000030 */
+#define FMC_PCR_PWID               FMC_PCR_PWID_Msk                            /*!<PWID[1:0] bits (NAND Flash databus width) */
+#define FMC_PCR_PWID_0             (0x1UL << FMC_PCR_PWID_Pos)                  /*!< 0x00000010 */
+#define FMC_PCR_PWID_1             (0x2UL << FMC_PCR_PWID_Pos)                  /*!< 0x00000020 */
+#define FMC_PCR_ECCEN_Pos          (6U)
+#define FMC_PCR_ECCEN_Msk          (0x1UL << FMC_PCR_ECCEN_Pos)                 /*!< 0x00000040 */
+#define FMC_PCR_ECCEN              FMC_PCR_ECCEN_Msk                           /*!<ECC computation logic enable bit          */
+#define FMC_PCR_TCLR_Pos           (9U)
+#define FMC_PCR_TCLR_Msk           (0xFUL << FMC_PCR_TCLR_Pos)                  /*!< 0x00001E00 */
+#define FMC_PCR_TCLR               FMC_PCR_TCLR_Msk                            /*!<TCLR[3:0] bits (CLE to RE delay)          */
+#define FMC_PCR_TCLR_0             (0x1UL << FMC_PCR_TCLR_Pos)                  /*!< 0x00000200 */
+#define FMC_PCR_TCLR_1             (0x2UL << FMC_PCR_TCLR_Pos)                  /*!< 0x00000400 */
+#define FMC_PCR_TCLR_2             (0x4UL << FMC_PCR_TCLR_Pos)                  /*!< 0x00000800 */
+#define FMC_PCR_TCLR_3             (0x8UL << FMC_PCR_TCLR_Pos)                  /*!< 0x00001000 */
+#define FMC_PCR_TAR_Pos            (13U)
+#define FMC_PCR_TAR_Msk            (0xFUL << FMC_PCR_TAR_Pos)                   /*!< 0x0001E000 */
+#define FMC_PCR_TAR                FMC_PCR_TAR_Msk                             /*!<TAR[3:0] bits (ALE to RE delay)           */
+#define FMC_PCR_TAR_0              (0x1UL << FMC_PCR_TAR_Pos)                   /*!< 0x00002000 */
+#define FMC_PCR_TAR_1              (0x2UL << FMC_PCR_TAR_Pos)                   /*!< 0x00004000 */
+#define FMC_PCR_TAR_2              (0x4UL << FMC_PCR_TAR_Pos)                   /*!< 0x00008000 */
+#define FMC_PCR_TAR_3              (0x8UL << FMC_PCR_TAR_Pos)                   /*!< 0x00010000 */
+#define FMC_PCR_ECCPS_Pos          (17U)
+#define FMC_PCR_ECCPS_Msk          (0x7UL << FMC_PCR_ECCPS_Pos)                 /*!< 0x000E0000 */
+#define FMC_PCR_ECCPS              FMC_PCR_ECCPS_Msk                           /*!<ECCPS[2:0] bits (ECC page size)           */
+#define FMC_PCR_ECCPS_0            (0x1UL << FMC_PCR_ECCPS_Pos)                 /*!< 0x00020000 */
+#define FMC_PCR_ECCPS_1            (0x2UL << FMC_PCR_ECCPS_Pos)                 /*!< 0x00040000 */
+#define FMC_PCR_ECCPS_2            (0x4UL << FMC_PCR_ECCPS_Pos)                 /*!< 0x00080000 */
+
+/*******************  Bit definition for FMC_SR register  *******************/
+#define FMC_SR_IRS_Pos             (0U)
+#define FMC_SR_IRS_Msk             (0x1UL << FMC_SR_IRS_Pos)                    /*!< 0x00000001 */
+#define FMC_SR_IRS                 FMC_SR_IRS_Msk                              /*!<Interrupt Rising Edge status                */
+#define FMC_SR_ILS_Pos             (1U)
+#define FMC_SR_ILS_Msk             (0x1UL << FMC_SR_ILS_Pos)                    /*!< 0x00000002 */
+#define FMC_SR_ILS                 FMC_SR_ILS_Msk                              /*!<Interrupt Level status                      */
+#define FMC_SR_IFS_Pos             (2U)
+#define FMC_SR_IFS_Msk             (0x1UL << FMC_SR_IFS_Pos)                    /*!< 0x00000004 */
+#define FMC_SR_IFS                 FMC_SR_IFS_Msk                              /*!<Interrupt Falling Edge status               */
+#define FMC_SR_IREN_Pos            (3U)
+#define FMC_SR_IREN_Msk            (0x1UL << FMC_SR_IREN_Pos)                   /*!< 0x00000008 */
+#define FMC_SR_IREN                FMC_SR_IREN_Msk                             /*!<Interrupt Rising Edge detection Enable bit  */
+#define FMC_SR_ILEN_Pos            (4U)
+#define FMC_SR_ILEN_Msk            (0x1UL << FMC_SR_ILEN_Pos)                   /*!< 0x00000010 */
+#define FMC_SR_ILEN                FMC_SR_ILEN_Msk                             /*!<Interrupt Level detection Enable bit        */
+#define FMC_SR_IFEN_Pos            (5U)
+#define FMC_SR_IFEN_Msk            (0x1UL << FMC_SR_IFEN_Pos)                   /*!< 0x00000020 */
+#define FMC_SR_IFEN                FMC_SR_IFEN_Msk                             /*!<Interrupt Falling Edge detection Enable bit */
+#define FMC_SR_FEMPT_Pos           (6U)
+#define FMC_SR_FEMPT_Msk           (0x1UL << FMC_SR_FEMPT_Pos)                  /*!< 0x00000040 */
+#define FMC_SR_FEMPT               FMC_SR_FEMPT_Msk                            /*!<FIFO empty                                  */
+
+/******************  Bit definition for FMC_PMEM register  ******************/
+#define FMC_PMEM_MEMSET3_Pos       (0U)
+#define FMC_PMEM_MEMSET3_Msk       (0xFFUL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x000000FF */
+#define FMC_PMEM_MEMSET3           FMC_PMEM_MEMSET3_Msk                        /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
+#define FMC_PMEM_MEMSET3_0         (0x01UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000001 */
+#define FMC_PMEM_MEMSET3_1         (0x02UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000002 */
+#define FMC_PMEM_MEMSET3_2         (0x04UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000004 */
+#define FMC_PMEM_MEMSET3_3         (0x08UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000008 */
+#define FMC_PMEM_MEMSET3_4         (0x10UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000010 */
+#define FMC_PMEM_MEMSET3_5         (0x20UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000020 */
+#define FMC_PMEM_MEMSET3_6         (0x40UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000040 */
+#define FMC_PMEM_MEMSET3_7         (0x80UL << FMC_PMEM_MEMSET3_Pos)             /*!< 0x00000080 */
+#define FMC_PMEM_MEMWAIT3_Pos      (8U)
+#define FMC_PMEM_MEMWAIT3_Msk      (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x0000FF00 */
+#define FMC_PMEM_MEMWAIT3          FMC_PMEM_MEMWAIT3_Msk                       /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
+#define FMC_PMEM_MEMWAIT3_0        (0x01UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00000100 */
+#define FMC_PMEM_MEMWAIT3_1        (0x02UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00000200 */
+#define FMC_PMEM_MEMWAIT3_2        (0x04UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00000400 */
+#define FMC_PMEM_MEMWAIT3_3        (0x08UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00000800 */
+#define FMC_PMEM_MEMWAIT3_4        (0x10UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00001000 */
+#define FMC_PMEM_MEMWAIT3_5        (0x20UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00002000 */
+#define FMC_PMEM_MEMWAIT3_6        (0x40UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00004000 */
+#define FMC_PMEM_MEMWAIT3_7        (0x80UL << FMC_PMEM_MEMWAIT3_Pos)            /*!< 0x00008000 */
+#define FMC_PMEM_MEMHOLD3_Pos      (16U)
+#define FMC_PMEM_MEMHOLD3_Msk      (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00FF0000 */
+#define FMC_PMEM_MEMHOLD3          FMC_PMEM_MEMHOLD3_Msk                       /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
+#define FMC_PMEM_MEMHOLD3_0        (0x01UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00010000 */
+#define FMC_PMEM_MEMHOLD3_1        (0x02UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00020000 */
+#define FMC_PMEM_MEMHOLD3_2        (0x04UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00040000 */
+#define FMC_PMEM_MEMHOLD3_3        (0x08UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00080000 */
+#define FMC_PMEM_MEMHOLD3_4        (0x10UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00100000 */
+#define FMC_PMEM_MEMHOLD3_5        (0x20UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00200000 */
+#define FMC_PMEM_MEMHOLD3_6        (0x40UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00400000 */
+#define FMC_PMEM_MEMHOLD3_7        (0x80UL << FMC_PMEM_MEMHOLD3_Pos)            /*!< 0x00800000 */
+#define FMC_PMEM_MEMHIZ3_Pos       (24U)
+#define FMC_PMEM_MEMHIZ3_Msk       (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0xFF000000 */
+#define FMC_PMEM_MEMHIZ3           FMC_PMEM_MEMHIZ3_Msk                        /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
+#define FMC_PMEM_MEMHIZ3_0         (0x01UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x01000000 */
+#define FMC_PMEM_MEMHIZ3_1         (0x02UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x02000000 */
+#define FMC_PMEM_MEMHIZ3_2         (0x04UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x04000000 */
+#define FMC_PMEM_MEMHIZ3_3         (0x08UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x08000000 */
+#define FMC_PMEM_MEMHIZ3_4         (0x10UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x10000000 */
+#define FMC_PMEM_MEMHIZ3_5         (0x20UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x20000000 */
+#define FMC_PMEM_MEMHIZ3_6         (0x40UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x40000000 */
+#define FMC_PMEM_MEMHIZ3_7         (0x80UL << FMC_PMEM_MEMHIZ3_Pos)             /*!< 0x80000000 */
+
+/******************  Bit definition for FMC_PATT register  ******************/
+#define FMC_PATT_ATTSET3_Pos       (0U)
+#define FMC_PATT_ATTSET3_Msk       (0xFFUL << FMC_PATT_ATTSET3_Pos)             /*!< 0x000000FF */
+#define FMC_PATT_ATTSET3           FMC_PATT_ATTSET3_Msk                        /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
+#define FMC_PATT_ATTSET3_0         (0x01UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000001 */
+#define FMC_PATT_ATTSET3_1         (0x02UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000002 */
+#define FMC_PATT_ATTSET3_2         (0x04UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000004 */
+#define FMC_PATT_ATTSET3_3         (0x08UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000008 */
+#define FMC_PATT_ATTSET3_4         (0x10UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000010 */
+#define FMC_PATT_ATTSET3_5         (0x20UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000020 */
+#define FMC_PATT_ATTSET3_6         (0x40UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000040 */
+#define FMC_PATT_ATTSET3_7         (0x80UL << FMC_PATT_ATTSET3_Pos)             /*!< 0x00000080 */
+#define FMC_PATT_ATTWAIT3_Pos      (8U)
+#define FMC_PATT_ATTWAIT3_Msk      (0xFFUL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x0000FF00 */
+#define FMC_PATT_ATTWAIT3          FMC_PATT_ATTWAIT3_Msk                       /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
+#define FMC_PATT_ATTWAIT3_0        (0x01UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00000100 */
+#define FMC_PATT_ATTWAIT3_1        (0x02UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00000200 */
+#define FMC_PATT_ATTWAIT3_2        (0x04UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00000400 */
+#define FMC_PATT_ATTWAIT3_3        (0x08UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00000800 */
+#define FMC_PATT_ATTWAIT3_4        (0x10UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00001000 */
+#define FMC_PATT_ATTWAIT3_5        (0x20UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00002000 */
+#define FMC_PATT_ATTWAIT3_6        (0x40UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00004000 */
+#define FMC_PATT_ATTWAIT3_7        (0x80UL << FMC_PATT_ATTWAIT3_Pos)            /*!< 0x00008000 */
+#define FMC_PATT_ATTHOLD3_Pos      (16U)
+#define FMC_PATT_ATTHOLD3_Msk      (0xFFUL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00FF0000 */
+#define FMC_PATT_ATTHOLD3          FMC_PATT_ATTHOLD3_Msk                       /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
+#define FMC_PATT_ATTHOLD3_0        (0x01UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00010000 */
+#define FMC_PATT_ATTHOLD3_1        (0x02UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00020000 */
+#define FMC_PATT_ATTHOLD3_2        (0x04UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00040000 */
+#define FMC_PATT_ATTHOLD3_3        (0x08UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00080000 */
+#define FMC_PATT_ATTHOLD3_4        (0x10UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00100000 */
+#define FMC_PATT_ATTHOLD3_5        (0x20UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00200000 */
+#define FMC_PATT_ATTHOLD3_6        (0x40UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00400000 */
+#define FMC_PATT_ATTHOLD3_7        (0x80UL << FMC_PATT_ATTHOLD3_Pos)            /*!< 0x00800000 */
+#define FMC_PATT_ATTHIZ3_Pos       (24U)
+#define FMC_PATT_ATTHIZ3_Msk       (0xFFUL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0xFF000000 */
+#define FMC_PATT_ATTHIZ3           FMC_PATT_ATTHIZ3_Msk                        /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
+#define FMC_PATT_ATTHIZ3_0         (0x01UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x01000000 */
+#define FMC_PATT_ATTHIZ3_1         (0x02UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x02000000 */
+#define FMC_PATT_ATTHIZ3_2         (0x04UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x04000000 */
+#define FMC_PATT_ATTHIZ3_3         (0x08UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x08000000 */
+#define FMC_PATT_ATTHIZ3_4         (0x10UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x10000000 */
+#define FMC_PATT_ATTHIZ3_5         (0x20UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x20000000 */
+#define FMC_PATT_ATTHIZ3_6         (0x40UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x40000000 */
+#define FMC_PATT_ATTHIZ3_7         (0x80UL << FMC_PATT_ATTHIZ3_Pos)             /*!< 0x80000000 */
+
+/******************  Bit definition for FMC_ECCR register  ******************/
+#define FMC_ECCR_ECC3_Pos          (0U)
+#define FMC_ECCR_ECC3_Msk          (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)          /*!< 0xFFFFFFFF */
+#define FMC_ECCR_ECC3              FMC_ECCR_ECC3_Msk                           /*!<ECC result */
+
+/******************  Bit definition for FMC_SDCR1 register  ******************/
+#define FMC_SDCR1_NC_Pos           (0U)
+#define FMC_SDCR1_NC_Msk           (0x3UL << FMC_SDCR1_NC_Pos)                  /*!< 0x00000003 */
+#define FMC_SDCR1_NC               FMC_SDCR1_NC_Msk                            /*!<NC[1:0] bits (Number of column bits) */
+#define FMC_SDCR1_NC_0             (0x1UL << FMC_SDCR1_NC_Pos)                  /*!< 0x00000001 */
+#define FMC_SDCR1_NC_1             (0x2UL << FMC_SDCR1_NC_Pos)                  /*!< 0x00000002 */
+#define FMC_SDCR1_NR_Pos           (2U)
+#define FMC_SDCR1_NR_Msk           (0x3UL << FMC_SDCR1_NR_Pos)                  /*!< 0x0000000C */
+#define FMC_SDCR1_NR               FMC_SDCR1_NR_Msk                            /*!<NR[1:0] bits (Number of row bits) */
+#define FMC_SDCR1_NR_0             (0x1UL << FMC_SDCR1_NR_Pos)                  /*!< 0x00000004 */
+#define FMC_SDCR1_NR_1             (0x2UL << FMC_SDCR1_NR_Pos)                  /*!< 0x00000008 */
+#define FMC_SDCR1_MWID_Pos         (4U)
+#define FMC_SDCR1_MWID_Msk         (0x3UL << FMC_SDCR1_MWID_Pos)                /*!< 0x00000030 */
+#define FMC_SDCR1_MWID             FMC_SDCR1_MWID_Msk                          /*!<NR[1:0] bits (Number of row bits) */
+#define FMC_SDCR1_MWID_0           (0x1UL << FMC_SDCR1_MWID_Pos)                /*!< 0x00000010 */
+#define FMC_SDCR1_MWID_1           (0x2UL << FMC_SDCR1_MWID_Pos)                /*!< 0x00000020 */
+#define FMC_SDCR1_NB_Pos           (6U)
+#define FMC_SDCR1_NB_Msk           (0x1UL << FMC_SDCR1_NB_Pos)                  /*!< 0x00000040 */
+#define FMC_SDCR1_NB               FMC_SDCR1_NB_Msk                            /*!<Number of internal bank */
+#define FMC_SDCR1_CAS_Pos          (7U)
+#define FMC_SDCR1_CAS_Msk          (0x3UL << FMC_SDCR1_CAS_Pos)                 /*!< 0x00000180 */
+#define FMC_SDCR1_CAS              FMC_SDCR1_CAS_Msk                           /*!<CAS[1:0] bits (CAS latency) */
+#define FMC_SDCR1_CAS_0            (0x1UL << FMC_SDCR1_CAS_Pos)                 /*!< 0x00000080 */
+#define FMC_SDCR1_CAS_1            (0x2UL << FMC_SDCR1_CAS_Pos)                 /*!< 0x00000100 */
+#define FMC_SDCR1_WP_Pos           (9U)
+#define FMC_SDCR1_WP_Msk           (0x1UL << FMC_SDCR1_WP_Pos)                  /*!< 0x00000200 */
+#define FMC_SDCR1_WP               FMC_SDCR1_WP_Msk                            /*!<Write protection */
+#define FMC_SDCR1_SDCLK_Pos        (10U)
+#define FMC_SDCR1_SDCLK_Msk        (0x3UL << FMC_SDCR1_SDCLK_Pos)               /*!< 0x00000C00 */
+#define FMC_SDCR1_SDCLK            FMC_SDCR1_SDCLK_Msk                         /*!<SDRAM clock configuration */
+#define FMC_SDCR1_SDCLK_0          (0x1UL << FMC_SDCR1_SDCLK_Pos)               /*!< 0x00000400 */
+#define FMC_SDCR1_SDCLK_1          (0x2UL << FMC_SDCR1_SDCLK_Pos)               /*!< 0x00000800 */
+#define FMC_SDCR1_RBURST_Pos       (12U)
+#define FMC_SDCR1_RBURST_Msk       (0x1UL << FMC_SDCR1_RBURST_Pos)              /*!< 0x00001000 */
+#define FMC_SDCR1_RBURST           FMC_SDCR1_RBURST_Msk                        /*!<Read burst */
+#define FMC_SDCR1_RPIPE_Pos        (13U)
+#define FMC_SDCR1_RPIPE_Msk        (0x3UL << FMC_SDCR1_RPIPE_Pos)               /*!< 0x00006000 */
+#define FMC_SDCR1_RPIPE            FMC_SDCR1_RPIPE_Msk                         /*!<Write protection */
+#define FMC_SDCR1_RPIPE_0          (0x1UL << FMC_SDCR1_RPIPE_Pos)               /*!< 0x00002000 */
+#define FMC_SDCR1_RPIPE_1          (0x2UL << FMC_SDCR1_RPIPE_Pos)               /*!< 0x00004000 */
+
+/******************  Bit definition for FMC_SDCR2 register  ******************/
+#define FMC_SDCR2_NC_Pos           (0U)
+#define FMC_SDCR2_NC_Msk           (0x3UL << FMC_SDCR2_NC_Pos)                  /*!< 0x00000003 */
+#define FMC_SDCR2_NC               FMC_SDCR2_NC_Msk                            /*!<NC[1:0] bits (Number of column bits) */
+#define FMC_SDCR2_NC_0             (0x1UL << FMC_SDCR2_NC_Pos)                  /*!< 0x00000001 */
+#define FMC_SDCR2_NC_1             (0x2UL << FMC_SDCR2_NC_Pos)                  /*!< 0x00000002 */
+#define FMC_SDCR2_NR_Pos           (2U)
+#define FMC_SDCR2_NR_Msk           (0x3UL << FMC_SDCR2_NR_Pos)                  /*!< 0x0000000C */
+#define FMC_SDCR2_NR               FMC_SDCR2_NR_Msk                            /*!<NR[1:0] bits (Number of row bits) */
+#define FMC_SDCR2_NR_0             (0x1UL << FMC_SDCR2_NR_Pos)                  /*!< 0x00000004 */
+#define FMC_SDCR2_NR_1             (0x2UL << FMC_SDCR2_NR_Pos)                  /*!< 0x00000008 */
+#define FMC_SDCR2_MWID_Pos         (4U)
+#define FMC_SDCR2_MWID_Msk         (0x3UL << FMC_SDCR2_MWID_Pos)                /*!< 0x00000030 */
+#define FMC_SDCR2_MWID             FMC_SDCR2_MWID_Msk                          /*!<NR[1:0] bits (Number of row bits) */
+#define FMC_SDCR2_MWID_0           (0x1UL << FMC_SDCR2_MWID_Pos)                /*!< 0x00000010 */
+#define FMC_SDCR2_MWID_1           (0x2UL << FMC_SDCR2_MWID_Pos)                /*!< 0x00000020 */
+#define FMC_SDCR2_NB_Pos           (6U)
+#define FMC_SDCR2_NB_Msk           (0x1UL << FMC_SDCR2_NB_Pos)                  /*!< 0x00000040 */
+#define FMC_SDCR2_NB               FMC_SDCR2_NB_Msk                            /*!<Number of internal bank */
+#define FMC_SDCR2_CAS_Pos          (7U)
+#define FMC_SDCR2_CAS_Msk          (0x3UL << FMC_SDCR2_CAS_Pos)                 /*!< 0x00000180 */
+#define FMC_SDCR2_CAS              FMC_SDCR2_CAS_Msk                           /*!<CAS[1:0] bits (CAS latency) */
+#define FMC_SDCR2_CAS_0            (0x1UL << FMC_SDCR2_CAS_Pos)                 /*!< 0x00000080 */
+#define FMC_SDCR2_CAS_1            (0x2UL << FMC_SDCR2_CAS_Pos)                 /*!< 0x00000100 */
+#define FMC_SDCR2_WP_Pos           (9U)
+#define FMC_SDCR2_WP_Msk           (0x1UL << FMC_SDCR2_WP_Pos)                  /*!< 0x00000200 */
+#define FMC_SDCR2_WP               FMC_SDCR2_WP_Msk                            /*!<Write protection */
+#define FMC_SDCR2_SDCLK_Pos        (10U)
+#define FMC_SDCR2_SDCLK_Msk        (0x3UL << FMC_SDCR2_SDCLK_Pos)               /*!< 0x00000C00 */
+#define FMC_SDCR2_SDCLK            FMC_SDCR2_SDCLK_Msk                         /*!<SDCLK[1:0] (SDRAM clock configuration) */
+#define FMC_SDCR2_SDCLK_0          (0x1UL << FMC_SDCR2_SDCLK_Pos)               /*!< 0x00000400 */
+#define FMC_SDCR2_SDCLK_1          (0x2UL << FMC_SDCR2_SDCLK_Pos)               /*!< 0x00000800 */
+#define FMC_SDCR2_RBURST_Pos       (12U)
+#define FMC_SDCR2_RBURST_Msk       (0x1UL << FMC_SDCR2_RBURST_Pos)              /*!< 0x00001000 */
+#define FMC_SDCR2_RBURST           FMC_SDCR2_RBURST_Msk                        /*!<Read burst */
+#define FMC_SDCR2_RPIPE_Pos        (13U)
+#define FMC_SDCR2_RPIPE_Msk        (0x3UL << FMC_SDCR2_RPIPE_Pos)               /*!< 0x00006000 */
+#define FMC_SDCR2_RPIPE            FMC_SDCR2_RPIPE_Msk                         /*!<RPIPE[1:0](Read pipe) */
+#define FMC_SDCR2_RPIPE_0          (0x1UL << FMC_SDCR2_RPIPE_Pos)               /*!< 0x00002000 */
+#define FMC_SDCR2_RPIPE_1          (0x2UL << FMC_SDCR2_RPIPE_Pos)               /*!< 0x00004000 */
+
+/******************  Bit definition for FMC_SDTR1 register  ******************/
+#define FMC_SDTR1_TMRD_Pos         (0U)
+#define FMC_SDTR1_TMRD_Msk         (0xFUL << FMC_SDTR1_TMRD_Pos)                /*!< 0x0000000F */
+#define FMC_SDTR1_TMRD             FMC_SDTR1_TMRD_Msk                          /*!<TMRD[3:0] bits (Load mode register to active) */
+#define FMC_SDTR1_TMRD_0           (0x1UL << FMC_SDTR1_TMRD_Pos)                /*!< 0x00000001 */
+#define FMC_SDTR1_TMRD_1           (0x2UL << FMC_SDTR1_TMRD_Pos)                /*!< 0x00000002 */
+#define FMC_SDTR1_TMRD_2           (0x4UL << FMC_SDTR1_TMRD_Pos)                /*!< 0x00000004 */
+#define FMC_SDTR1_TMRD_3           (0x8UL << FMC_SDTR1_TMRD_Pos)                /*!< 0x00000008 */
+#define FMC_SDTR1_TXSR_Pos         (4U)
+#define FMC_SDTR1_TXSR_Msk         (0xFUL << FMC_SDTR1_TXSR_Pos)                /*!< 0x000000F0 */
+#define FMC_SDTR1_TXSR             FMC_SDTR1_TXSR_Msk                          /*!<TXSR[3:0] bits (Exit self refresh) */
+#define FMC_SDTR1_TXSR_0           (0x1UL << FMC_SDTR1_TXSR_Pos)                /*!< 0x00000010 */
+#define FMC_SDTR1_TXSR_1           (0x2UL << FMC_SDTR1_TXSR_Pos)                /*!< 0x00000020 */
+#define FMC_SDTR1_TXSR_2           (0x4UL << FMC_SDTR1_TXSR_Pos)                /*!< 0x00000040 */
+#define FMC_SDTR1_TXSR_3           (0x8UL << FMC_SDTR1_TXSR_Pos)                /*!< 0x00000080 */
+#define FMC_SDTR1_TRAS_Pos         (8U)
+#define FMC_SDTR1_TRAS_Msk         (0xFUL << FMC_SDTR1_TRAS_Pos)                /*!< 0x00000F00 */
+#define FMC_SDTR1_TRAS             FMC_SDTR1_TRAS_Msk                          /*!<TRAS[3:0] bits (Self refresh time) */
+#define FMC_SDTR1_TRAS_0           (0x1UL << FMC_SDTR1_TRAS_Pos)                /*!< 0x00000100 */
+#define FMC_SDTR1_TRAS_1           (0x2UL << FMC_SDTR1_TRAS_Pos)                /*!< 0x00000200 */
+#define FMC_SDTR1_TRAS_2           (0x4UL << FMC_SDTR1_TRAS_Pos)                /*!< 0x00000400 */
+#define FMC_SDTR1_TRAS_3           (0x8UL << FMC_SDTR1_TRAS_Pos)                /*!< 0x00000800 */
+#define FMC_SDTR1_TRC_Pos          (12U)
+#define FMC_SDTR1_TRC_Msk          (0xFUL << FMC_SDTR1_TRC_Pos)                 /*!< 0x0000F000 */
+#define FMC_SDTR1_TRC              FMC_SDTR1_TRC_Msk                           /*!<TRC[2:0] bits (Row cycle delay) */
+#define FMC_SDTR1_TRC_0            (0x1UL << FMC_SDTR1_TRC_Pos)                 /*!< 0x00001000 */
+#define FMC_SDTR1_TRC_1            (0x2UL << FMC_SDTR1_TRC_Pos)                 /*!< 0x00002000 */
+#define FMC_SDTR1_TRC_2            (0x4UL << FMC_SDTR1_TRC_Pos)                 /*!< 0x00004000 */
+#define FMC_SDTR1_TWR_Pos          (16U)
+#define FMC_SDTR1_TWR_Msk          (0xFUL << FMC_SDTR1_TWR_Pos)                 /*!< 0x000F0000 */
+#define FMC_SDTR1_TWR              FMC_SDTR1_TWR_Msk                           /*!<TRC[2:0] bits (Write recovery delay) */
+#define FMC_SDTR1_TWR_0            (0x1UL << FMC_SDTR1_TWR_Pos)                 /*!< 0x00010000 */
+#define FMC_SDTR1_TWR_1            (0x2UL << FMC_SDTR1_TWR_Pos)                 /*!< 0x00020000 */
+#define FMC_SDTR1_TWR_2            (0x4UL << FMC_SDTR1_TWR_Pos)                 /*!< 0x00040000 */
+#define FMC_SDTR1_TRP_Pos          (20U)
+#define FMC_SDTR1_TRP_Msk          (0xFUL << FMC_SDTR1_TRP_Pos)                 /*!< 0x00F00000 */
+#define FMC_SDTR1_TRP              FMC_SDTR1_TRP_Msk                           /*!<TRP[2:0] bits (Row precharge delay) */
+#define FMC_SDTR1_TRP_0            (0x1UL << FMC_SDTR1_TRP_Pos)                 /*!< 0x00100000 */
+#define FMC_SDTR1_TRP_1            (0x2UL << FMC_SDTR1_TRP_Pos)                 /*!< 0x00200000 */
+#define FMC_SDTR1_TRP_2            (0x4UL << FMC_SDTR1_TRP_Pos)                 /*!< 0x00400000 */
+#define FMC_SDTR1_TRCD_Pos         (24U)
+#define FMC_SDTR1_TRCD_Msk         (0xFUL << FMC_SDTR1_TRCD_Pos)                /*!< 0x0F000000 */
+#define FMC_SDTR1_TRCD             FMC_SDTR1_TRCD_Msk                          /*!<TRP[2:0] bits (Row to column delay) */
+#define FMC_SDTR1_TRCD_0           (0x1UL << FMC_SDTR1_TRCD_Pos)                /*!< 0x01000000 */
+#define FMC_SDTR1_TRCD_1           (0x2UL << FMC_SDTR1_TRCD_Pos)                /*!< 0x02000000 */
+#define FMC_SDTR1_TRCD_2           (0x4UL << FMC_SDTR1_TRCD_Pos)                /*!< 0x04000000 */
+
+/******************  Bit definition for FMC_SDTR2 register  ******************/
+#define FMC_SDTR2_TMRD_Pos         (0U)
+#define FMC_SDTR2_TMRD_Msk         (0xFUL << FMC_SDTR2_TMRD_Pos)                /*!< 0x0000000F */
+#define FMC_SDTR2_TMRD             FMC_SDTR2_TMRD_Msk                          /*!<TMRD[3:0] bits (Load mode register to active) */
+#define FMC_SDTR2_TMRD_0           (0x1UL << FMC_SDTR2_TMRD_Pos)                /*!< 0x00000001 */
+#define FMC_SDTR2_TMRD_1           (0x2UL << FMC_SDTR2_TMRD_Pos)                /*!< 0x00000002 */
+#define FMC_SDTR2_TMRD_2           (0x4UL << FMC_SDTR2_TMRD_Pos)                /*!< 0x00000004 */
+#define FMC_SDTR2_TMRD_3           (0x8UL << FMC_SDTR2_TMRD_Pos)                /*!< 0x00000008 */
+#define FMC_SDTR2_TXSR_Pos         (4U)
+#define FMC_SDTR2_TXSR_Msk         (0xFUL << FMC_SDTR2_TXSR_Pos)                /*!< 0x000000F0 */
+#define FMC_SDTR2_TXSR             FMC_SDTR2_TXSR_Msk                          /*!<TXSR[3:0] bits (Exit self refresh) */
+#define FMC_SDTR2_TXSR_0           (0x1UL << FMC_SDTR2_TXSR_Pos)                /*!< 0x00000010 */
+#define FMC_SDTR2_TXSR_1           (0x2UL << FMC_SDTR2_TXSR_Pos)                /*!< 0x00000020 */
+#define FMC_SDTR2_TXSR_2           (0x4UL << FMC_SDTR2_TXSR_Pos)                /*!< 0x00000040 */
+#define FMC_SDTR2_TXSR_3           (0x8UL << FMC_SDTR2_TXSR_Pos)                /*!< 0x00000080 */
+#define FMC_SDTR2_TRAS_Pos         (8U)
+#define FMC_SDTR2_TRAS_Msk         (0xFUL << FMC_SDTR2_TRAS_Pos)                /*!< 0x00000F00 */
+#define FMC_SDTR2_TRAS             FMC_SDTR2_TRAS_Msk                          /*!<TRAS[3:0] bits (Self refresh time) */
+#define FMC_SDTR2_TRAS_0           (0x1UL << FMC_SDTR2_TRAS_Pos)                /*!< 0x00000100 */
+#define FMC_SDTR2_TRAS_1           (0x2UL << FMC_SDTR2_TRAS_Pos)                /*!< 0x00000200 */
+#define FMC_SDTR2_TRAS_2           (0x4UL << FMC_SDTR2_TRAS_Pos)                /*!< 0x00000400 */
+#define FMC_SDTR2_TRAS_3           (0x8UL << FMC_SDTR2_TRAS_Pos)                /*!< 0x00000800 */
+#define FMC_SDTR2_TRC_Pos          (12U)
+#define FMC_SDTR2_TRC_Msk          (0xFUL << FMC_SDTR2_TRC_Pos)                 /*!< 0x0000F000 */
+#define FMC_SDTR2_TRC              FMC_SDTR2_TRC_Msk                           /*!<TRC[2:0] bits (Row cycle delay) */
+#define FMC_SDTR2_TRC_0            (0x1UL << FMC_SDTR2_TRC_Pos)                 /*!< 0x00001000 */
+#define FMC_SDTR2_TRC_1            (0x2UL << FMC_SDTR2_TRC_Pos)                 /*!< 0x00002000 */
+#define FMC_SDTR2_TRC_2            (0x4UL << FMC_SDTR2_TRC_Pos)                 /*!< 0x00004000 */
+#define FMC_SDTR2_TWR_Pos          (16U)
+#define FMC_SDTR2_TWR_Msk          (0xFUL << FMC_SDTR2_TWR_Pos)                 /*!< 0x000F0000 */
+#define FMC_SDTR2_TWR              FMC_SDTR2_TWR_Msk                           /*!<TRC[2:0] bits (Write recovery delay) */
+#define FMC_SDTR2_TWR_0            (0x1UL << FMC_SDTR2_TWR_Pos)                 /*!< 0x00010000 */
+#define FMC_SDTR2_TWR_1            (0x2UL << FMC_SDTR2_TWR_Pos)                 /*!< 0x00020000 */
+#define FMC_SDTR2_TWR_2            (0x4UL << FMC_SDTR2_TWR_Pos)                 /*!< 0x00040000 */
+#define FMC_SDTR2_TRP_Pos          (20U)
+#define FMC_SDTR2_TRP_Msk          (0xFUL << FMC_SDTR2_TRP_Pos)                 /*!< 0x00F00000 */
+#define FMC_SDTR2_TRP              FMC_SDTR2_TRP_Msk                           /*!<TRP[2:0] bits (Row precharge delay) */
+#define FMC_SDTR2_TRP_0            (0x1UL << FMC_SDTR2_TRP_Pos)                 /*!< 0x00100000 */
+#define FMC_SDTR2_TRP_1            (0x2UL << FMC_SDTR2_TRP_Pos)                 /*!< 0x00200000 */
+#define FMC_SDTR2_TRP_2            (0x4UL << FMC_SDTR2_TRP_Pos)                 /*!< 0x00400000 */
+#define FMC_SDTR2_TRCD_Pos         (24U)
+#define FMC_SDTR2_TRCD_Msk         (0xFUL << FMC_SDTR2_TRCD_Pos)                /*!< 0x0F000000 */
+#define FMC_SDTR2_TRCD             FMC_SDTR2_TRCD_Msk                          /*!<TRP[2:0] bits (Row to column delay) */
+#define FMC_SDTR2_TRCD_0           (0x1UL << FMC_SDTR2_TRCD_Pos)                /*!< 0x01000000 */
+#define FMC_SDTR2_TRCD_1           (0x2UL << FMC_SDTR2_TRCD_Pos)                /*!< 0x02000000 */
+#define FMC_SDTR2_TRCD_2           (0x4UL << FMC_SDTR2_TRCD_Pos)                /*!< 0x04000000 */
+
+/******************  Bit definition for FMC_SDCMR register  ******************/
+#define FMC_SDCMR_MODE_Pos         (0U)
+#define FMC_SDCMR_MODE_Msk         (0x7UL << FMC_SDCMR_MODE_Pos)                /*!< 0x00000007 */
+#define FMC_SDCMR_MODE             FMC_SDCMR_MODE_Msk                          /*!<MODE[2:0] bits (Command mode) */
+#define FMC_SDCMR_MODE_0           (0x1UL << FMC_SDCMR_MODE_Pos)                /*!< 0x00000001 */
+#define FMC_SDCMR_MODE_1           (0x2UL << FMC_SDCMR_MODE_Pos)                /*!< 0x00000002 */
+#define FMC_SDCMR_MODE_2           (0x4UL << FMC_SDCMR_MODE_Pos)                /*!< 0x00000004 */
+#define FMC_SDCMR_CTB2_Pos         (3U)
+#define FMC_SDCMR_CTB2_Msk         (0x1UL << FMC_SDCMR_CTB2_Pos)                /*!< 0x00000008 */
+#define FMC_SDCMR_CTB2             FMC_SDCMR_CTB2_Msk                          /*!<Command target 2 */
+#define FMC_SDCMR_CTB1_Pos         (4U)
+#define FMC_SDCMR_CTB1_Msk         (0x1UL << FMC_SDCMR_CTB1_Pos)                /*!< 0x00000010 */
+#define FMC_SDCMR_CTB1             FMC_SDCMR_CTB1_Msk                          /*!<Command target 1 */
+#define FMC_SDCMR_NRFS_Pos         (5U)
+#define FMC_SDCMR_NRFS_Msk         (0xFUL << FMC_SDCMR_NRFS_Pos)                /*!< 0x000001E0 */
+#define FMC_SDCMR_NRFS             FMC_SDCMR_NRFS_Msk                          /*!<NRFS[3:0] bits (Number of auto-refresh) */
+#define FMC_SDCMR_NRFS_0           (0x1UL << FMC_SDCMR_NRFS_Pos)                /*!< 0x00000020 */
+#define FMC_SDCMR_NRFS_1           (0x2UL << FMC_SDCMR_NRFS_Pos)                /*!< 0x00000040 */
+#define FMC_SDCMR_NRFS_2           (0x4UL << FMC_SDCMR_NRFS_Pos)                /*!< 0x00000080 */
+#define FMC_SDCMR_NRFS_3           (0x8UL << FMC_SDCMR_NRFS_Pos)                /*!< 0x00000100 */
+#define FMC_SDCMR_MRD_Pos          (9U)
+#define FMC_SDCMR_MRD_Msk          (0x1FFFUL << FMC_SDCMR_MRD_Pos)              /*!< 0x003FFE00 */
+#define FMC_SDCMR_MRD              FMC_SDCMR_MRD_Msk                           /*!<MRD[12:0] bits (Mode register definition) */
+
+/******************  Bit definition for FMC_SDRTR register  ******************/
+#define FMC_SDRTR_CRE_Pos          (0U)
+#define FMC_SDRTR_CRE_Msk          (0x1UL << FMC_SDRTR_CRE_Pos)                 /*!< 0x00000001 */
+#define FMC_SDRTR_CRE              FMC_SDRTR_CRE_Msk                           /*!<Clear refresh error flag */
+#define FMC_SDRTR_COUNT_Pos        (1U)
+#define FMC_SDRTR_COUNT_Msk        (0x1FFFUL << FMC_SDRTR_COUNT_Pos)            /*!< 0x00003FFE */
+#define FMC_SDRTR_COUNT            FMC_SDRTR_COUNT_Msk                         /*!<COUNT[12:0] bits (Refresh timer count) */
+#define FMC_SDRTR_REIE_Pos         (14U)
+#define FMC_SDRTR_REIE_Msk         (0x1UL << FMC_SDRTR_REIE_Pos)                /*!< 0x00004000 */
+#define FMC_SDRTR_REIE             FMC_SDRTR_REIE_Msk                          /*!<RES interupt enable */
+
+/******************  Bit definition for FMC_SDSR register  ******************/
+#define FMC_SDSR_RE_Pos            (0U)
+#define FMC_SDSR_RE_Msk            (0x1UL << FMC_SDSR_RE_Pos)                   /*!< 0x00000001 */
+#define FMC_SDSR_RE                FMC_SDSR_RE_Msk                             /*!<Refresh error flag */
+#define FMC_SDSR_MODES1_Pos        (1U)
+#define FMC_SDSR_MODES1_Msk        (0x3UL << FMC_SDSR_MODES1_Pos)               /*!< 0x00000006 */
+#define FMC_SDSR_MODES1            FMC_SDSR_MODES1_Msk                         /*!<MODES1[1:0]bits (Status mode for bank 1) */
+#define FMC_SDSR_MODES1_0          (0x1UL << FMC_SDSR_MODES1_Pos)               /*!< 0x00000002 */
+#define FMC_SDSR_MODES1_1          (0x2UL << FMC_SDSR_MODES1_Pos)               /*!< 0x00000004 */
+#define FMC_SDSR_MODES2_Pos        (3U)
+#define FMC_SDSR_MODES2_Msk        (0x3UL << FMC_SDSR_MODES2_Pos)               /*!< 0x00000018 */
+#define FMC_SDSR_MODES2            FMC_SDSR_MODES2_Msk                         /*!<MODES2[1:0]bits (Status mode for bank 2) */
+#define FMC_SDSR_MODES2_0          (0x1UL << FMC_SDSR_MODES2_Pos)               /*!< 0x00000008 */
+#define FMC_SDSR_MODES2_1          (0x2UL << FMC_SDSR_MODES2_Pos)               /*!< 0x00000010 */
+#define FMC_SDSR_BUSY_Pos          (5U)
+#define FMC_SDSR_BUSY_Msk          (0x1UL << FMC_SDSR_BUSY_Pos)                 /*!< 0x00000020 */
+#define FMC_SDSR_BUSY              FMC_SDSR_BUSY_Msk                           /*!<Busy status */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODER0_Pos            (0U)
+#define GPIO_MODER_MODER0_Msk            (0x3UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000003 */
+#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk
+#define GPIO_MODER_MODER0_0              (0x1UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000001 */
+#define GPIO_MODER_MODER0_1              (0x2UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000002 */
+#define GPIO_MODER_MODER1_Pos            (2U)
+#define GPIO_MODER_MODER1_Msk            (0x3UL << GPIO_MODER_MODER1_Pos)       /*!< 0x0000000C */
+#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk
+#define GPIO_MODER_MODER1_0              (0x1UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000004 */
+#define GPIO_MODER_MODER1_1              (0x2UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000008 */
+#define GPIO_MODER_MODER2_Pos            (4U)
+#define GPIO_MODER_MODER2_Msk            (0x3UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000030 */
+#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk
+#define GPIO_MODER_MODER2_0              (0x1UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000010 */
+#define GPIO_MODER_MODER2_1              (0x2UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000020 */
+#define GPIO_MODER_MODER3_Pos            (6U)
+#define GPIO_MODER_MODER3_Msk            (0x3UL << GPIO_MODER_MODER3_Pos)       /*!< 0x000000C0 */
+#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk
+#define GPIO_MODER_MODER3_0              (0x1UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000040 */
+#define GPIO_MODER_MODER3_1              (0x2UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000080 */
+#define GPIO_MODER_MODER4_Pos            (8U)
+#define GPIO_MODER_MODER4_Msk            (0x3UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000300 */
+#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk
+#define GPIO_MODER_MODER4_0              (0x1UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000100 */
+#define GPIO_MODER_MODER4_1              (0x2UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000200 */
+#define GPIO_MODER_MODER5_Pos            (10U)
+#define GPIO_MODER_MODER5_Msk            (0x3UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000C00 */
+#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk
+#define GPIO_MODER_MODER5_0              (0x1UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000400 */
+#define GPIO_MODER_MODER5_1              (0x2UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000800 */
+#define GPIO_MODER_MODER6_Pos            (12U)
+#define GPIO_MODER_MODER6_Msk            (0x3UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00003000 */
+#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk
+#define GPIO_MODER_MODER6_0              (0x1UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00001000 */
+#define GPIO_MODER_MODER6_1              (0x2UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00002000 */
+#define GPIO_MODER_MODER7_Pos            (14U)
+#define GPIO_MODER_MODER7_Msk            (0x3UL << GPIO_MODER_MODER7_Pos)       /*!< 0x0000C000 */
+#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk
+#define GPIO_MODER_MODER7_0              (0x1UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00004000 */
+#define GPIO_MODER_MODER7_1              (0x2UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00008000 */
+#define GPIO_MODER_MODER8_Pos            (16U)
+#define GPIO_MODER_MODER8_Msk            (0x3UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00030000 */
+#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk
+#define GPIO_MODER_MODER8_0              (0x1UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00010000 */
+#define GPIO_MODER_MODER8_1              (0x2UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00020000 */
+#define GPIO_MODER_MODER9_Pos            (18U)
+#define GPIO_MODER_MODER9_Msk            (0x3UL << GPIO_MODER_MODER9_Pos)       /*!< 0x000C0000 */
+#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk
+#define GPIO_MODER_MODER9_0              (0x1UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00040000 */
+#define GPIO_MODER_MODER9_1              (0x2UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00080000 */
+#define GPIO_MODER_MODER10_Pos           (20U)
+#define GPIO_MODER_MODER10_Msk           (0x3UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00300000 */
+#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk
+#define GPIO_MODER_MODER10_0             (0x1UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00100000 */
+#define GPIO_MODER_MODER10_1             (0x2UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00200000 */
+#define GPIO_MODER_MODER11_Pos           (22U)
+#define GPIO_MODER_MODER11_Msk           (0x3UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00C00000 */
+#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk
+#define GPIO_MODER_MODER11_0             (0x1UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00400000 */
+#define GPIO_MODER_MODER11_1             (0x2UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00800000 */
+#define GPIO_MODER_MODER12_Pos           (24U)
+#define GPIO_MODER_MODER12_Msk           (0x3UL << GPIO_MODER_MODER12_Pos)      /*!< 0x03000000 */
+#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk
+#define GPIO_MODER_MODER12_0             (0x1UL << GPIO_MODER_MODER12_Pos)      /*!< 0x01000000 */
+#define GPIO_MODER_MODER12_1             (0x2UL << GPIO_MODER_MODER12_Pos)      /*!< 0x02000000 */
+#define GPIO_MODER_MODER13_Pos           (26U)
+#define GPIO_MODER_MODER13_Msk           (0x3UL << GPIO_MODER_MODER13_Pos)      /*!< 0x0C000000 */
+#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk
+#define GPIO_MODER_MODER13_0             (0x1UL << GPIO_MODER_MODER13_Pos)      /*!< 0x04000000 */
+#define GPIO_MODER_MODER13_1             (0x2UL << GPIO_MODER_MODER13_Pos)      /*!< 0x08000000 */
+#define GPIO_MODER_MODER14_Pos           (28U)
+#define GPIO_MODER_MODER14_Msk           (0x3UL << GPIO_MODER_MODER14_Pos)      /*!< 0x30000000 */
+#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk
+#define GPIO_MODER_MODER14_0             (0x1UL << GPIO_MODER_MODER14_Pos)      /*!< 0x10000000 */
+#define GPIO_MODER_MODER14_1             (0x2UL << GPIO_MODER_MODER14_Pos)      /*!< 0x20000000 */
+#define GPIO_MODER_MODER15_Pos           (30U)
+#define GPIO_MODER_MODER15_Msk           (0x3UL << GPIO_MODER_MODER15_Pos)      /*!< 0xC0000000 */
+#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk
+#define GPIO_MODER_MODER15_0             (0x1UL << GPIO_MODER_MODER15_Pos)      /*!< 0x40000000 */
+#define GPIO_MODER_MODER15_1             (0x2UL << GPIO_MODER_MODER15_Pos)      /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos              (0U)                                  
+#define GPIO_OTYPER_OT0_Msk              (0x1UL << GPIO_OTYPER_OT0_Pos)         /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk                   
+#define GPIO_OTYPER_OT1_Pos              (1U)                                  
+#define GPIO_OTYPER_OT1_Msk              (0x1UL << GPIO_OTYPER_OT1_Pos)         /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk                   
+#define GPIO_OTYPER_OT2_Pos              (2U)                                  
+#define GPIO_OTYPER_OT2_Msk              (0x1UL << GPIO_OTYPER_OT2_Pos)         /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk                   
+#define GPIO_OTYPER_OT3_Pos              (3U)                                  
+#define GPIO_OTYPER_OT3_Msk              (0x1UL << GPIO_OTYPER_OT3_Pos)         /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk                   
+#define GPIO_OTYPER_OT4_Pos              (4U)                                  
+#define GPIO_OTYPER_OT4_Msk              (0x1UL << GPIO_OTYPER_OT4_Pos)         /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk                   
+#define GPIO_OTYPER_OT5_Pos              (5U)                                  
+#define GPIO_OTYPER_OT5_Msk              (0x1UL << GPIO_OTYPER_OT5_Pos)         /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk                   
+#define GPIO_OTYPER_OT6_Pos              (6U)                                  
+#define GPIO_OTYPER_OT6_Msk              (0x1UL << GPIO_OTYPER_OT6_Pos)         /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk                   
+#define GPIO_OTYPER_OT7_Pos              (7U)                                  
+#define GPIO_OTYPER_OT7_Msk              (0x1UL << GPIO_OTYPER_OT7_Pos)         /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk                   
+#define GPIO_OTYPER_OT8_Pos              (8U)                                  
+#define GPIO_OTYPER_OT8_Msk              (0x1UL << GPIO_OTYPER_OT8_Pos)         /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk                   
+#define GPIO_OTYPER_OT9_Pos              (9U)                                  
+#define GPIO_OTYPER_OT9_Msk              (0x1UL << GPIO_OTYPER_OT9_Pos)         /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk                   
+#define GPIO_OTYPER_OT10_Pos             (10U)                                 
+#define GPIO_OTYPER_OT10_Msk             (0x1UL << GPIO_OTYPER_OT10_Pos)        /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk                  
+#define GPIO_OTYPER_OT11_Pos             (11U)                                 
+#define GPIO_OTYPER_OT11_Msk             (0x1UL << GPIO_OTYPER_OT11_Pos)        /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk                  
+#define GPIO_OTYPER_OT12_Pos             (12U)                                 
+#define GPIO_OTYPER_OT12_Msk             (0x1UL << GPIO_OTYPER_OT12_Pos)        /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk                  
+#define GPIO_OTYPER_OT13_Pos             (13U)                                 
+#define GPIO_OTYPER_OT13_Msk             (0x1UL << GPIO_OTYPER_OT13_Pos)        /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk                  
+#define GPIO_OTYPER_OT14_Pos             (14U)                                 
+#define GPIO_OTYPER_OT14_Msk             (0x1UL << GPIO_OTYPER_OT14_Pos)        /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk                  
+#define GPIO_OTYPER_OT15_Pos             (15U)                                 
+#define GPIO_OTYPER_OT15_Msk             (0x1UL << GPIO_OTYPER_OT15_Pos)        /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk                  
+
+/* Legacy defines */
+#define GPIO_OTYPER_OT_0                 GPIO_OTYPER_OT0
+#define GPIO_OTYPER_OT_1                 GPIO_OTYPER_OT1
+#define GPIO_OTYPER_OT_2                 GPIO_OTYPER_OT2
+#define GPIO_OTYPER_OT_3                 GPIO_OTYPER_OT3
+#define GPIO_OTYPER_OT_4                 GPIO_OTYPER_OT4
+#define GPIO_OTYPER_OT_5                 GPIO_OTYPER_OT5
+#define GPIO_OTYPER_OT_6                 GPIO_OTYPER_OT6
+#define GPIO_OTYPER_OT_7                 GPIO_OTYPER_OT7
+#define GPIO_OTYPER_OT_8                 GPIO_OTYPER_OT8
+#define GPIO_OTYPER_OT_9                 GPIO_OTYPER_OT9
+#define GPIO_OTYPER_OT_10                GPIO_OTYPER_OT10
+#define GPIO_OTYPER_OT_11                GPIO_OTYPER_OT11
+#define GPIO_OTYPER_OT_12                GPIO_OTYPER_OT12
+#define GPIO_OTYPER_OT_13                GPIO_OTYPER_OT13
+#define GPIO_OTYPER_OT_14                GPIO_OTYPER_OT14
+#define GPIO_OTYPER_OT_15                GPIO_OTYPER_OT15
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEEDR0_Pos       (0U)
+#define GPIO_OSPEEDR_OSPEEDR0_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)  /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEEDR0           GPIO_OSPEEDR_OSPEEDR0_Msk
+#define GPIO_OSPEEDR_OSPEEDR0_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)  /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEEDR0_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)  /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEEDR1_Pos       (2U)
+#define GPIO_OSPEEDR_OSPEEDR1_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)  /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEEDR1           GPIO_OSPEEDR_OSPEEDR1_Msk
+#define GPIO_OSPEEDR_OSPEEDR1_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)  /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEEDR1_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)  /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEEDR2_Pos       (4U)
+#define GPIO_OSPEEDR_OSPEEDR2_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)  /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEEDR2           GPIO_OSPEEDR_OSPEEDR2_Msk
+#define GPIO_OSPEEDR_OSPEEDR2_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)  /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEEDR2_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)  /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEEDR3_Pos       (6U)
+#define GPIO_OSPEEDR_OSPEEDR3_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)  /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEEDR3           GPIO_OSPEEDR_OSPEEDR3_Msk
+#define GPIO_OSPEEDR_OSPEEDR3_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)  /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEEDR3_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)  /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEEDR4_Pos       (8U)
+#define GPIO_OSPEEDR_OSPEEDR4_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)  /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEEDR4           GPIO_OSPEEDR_OSPEEDR4_Msk
+#define GPIO_OSPEEDR_OSPEEDR4_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)  /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEEDR4_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)  /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEEDR5_Pos       (10U)
+#define GPIO_OSPEEDR_OSPEEDR5_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)  /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEEDR5           GPIO_OSPEEDR_OSPEEDR5_Msk
+#define GPIO_OSPEEDR_OSPEEDR5_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)  /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEEDR5_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)  /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEEDR6_Pos       (12U)
+#define GPIO_OSPEEDR_OSPEEDR6_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)  /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEEDR6           GPIO_OSPEEDR_OSPEEDR6_Msk
+#define GPIO_OSPEEDR_OSPEEDR6_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)  /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEEDR6_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)  /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEEDR7_Pos       (14U)
+#define GPIO_OSPEEDR_OSPEEDR7_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)  /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEEDR7           GPIO_OSPEEDR_OSPEEDR7_Msk
+#define GPIO_OSPEEDR_OSPEEDR7_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)  /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEEDR7_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)  /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEEDR8_Pos       (16U)
+#define GPIO_OSPEEDR_OSPEEDR8_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)  /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEEDR8           GPIO_OSPEEDR_OSPEEDR8_Msk
+#define GPIO_OSPEEDR_OSPEEDR8_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)  /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEEDR8_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)  /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEEDR9_Pos       (18U)
+#define GPIO_OSPEEDR_OSPEEDR9_Msk       (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)  /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEEDR9           GPIO_OSPEEDR_OSPEEDR9_Msk
+#define GPIO_OSPEEDR_OSPEEDR9_0         (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)  /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEEDR9_1         (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)  /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEEDR10_Pos      (20U)
+#define GPIO_OSPEEDR_OSPEEDR10_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos) /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEEDR10          GPIO_OSPEEDR_OSPEEDR10_Msk
+#define GPIO_OSPEEDR_OSPEEDR10_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos) /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEEDR10_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos) /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEEDR11_Pos      (22U)
+#define GPIO_OSPEEDR_OSPEEDR11_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos) /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEEDR11          GPIO_OSPEEDR_OSPEEDR11_Msk
+#define GPIO_OSPEEDR_OSPEEDR11_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos) /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEEDR11_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos) /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEEDR12_Pos      (24U)
+#define GPIO_OSPEEDR_OSPEEDR12_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos) /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEEDR12          GPIO_OSPEEDR_OSPEEDR12_Msk
+#define GPIO_OSPEEDR_OSPEEDR12_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos) /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEEDR12_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos) /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEEDR13_Pos      (26U)
+#define GPIO_OSPEEDR_OSPEEDR13_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos) /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEEDR13          GPIO_OSPEEDR_OSPEEDR13_Msk
+#define GPIO_OSPEEDR_OSPEEDR13_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos) /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEEDR13_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos) /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEEDR14_Pos      (28U)
+#define GPIO_OSPEEDR_OSPEEDR14_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos) /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEEDR14          GPIO_OSPEEDR_OSPEEDR14_Msk
+#define GPIO_OSPEEDR_OSPEEDR14_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos) /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEEDR14_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos) /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEEDR15_Pos      (30U)
+#define GPIO_OSPEEDR_OSPEEDR15_Msk      (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos) /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEEDR15          GPIO_OSPEEDR_OSPEEDR15_Msk
+#define GPIO_OSPEEDR_OSPEEDR15_0        (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos) /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEEDR15_1        (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos) /*!< 0x80000000 */
+
+/* legacy defines */
+#define GPIO_OSPEEDER_OSPEEDR0_Pos      GPIO_OSPEEDR_OSPEEDR0_Pos
+#define GPIO_OSPEEDER_OSPEEDR0_Msk      GPIO_OSPEEDR_OSPEEDR0_Msk
+#define GPIO_OSPEEDER_OSPEEDR0          GPIO_OSPEEDR_OSPEEDR0
+#define GPIO_OSPEEDER_OSPEEDR0_0        GPIO_OSPEEDR_OSPEEDR0_0
+#define GPIO_OSPEEDER_OSPEEDR0_1        GPIO_OSPEEDR_OSPEEDR0_1
+#define GPIO_OSPEEDER_OSPEEDR1_Pos      GPIO_OSPEEDR_OSPEEDR1_Pos
+#define GPIO_OSPEEDER_OSPEEDR1_Msk      GPIO_OSPEEDR_OSPEEDR1_Msk
+#define GPIO_OSPEEDER_OSPEEDR1          GPIO_OSPEEDR_OSPEEDR1
+#define GPIO_OSPEEDER_OSPEEDR1_0        GPIO_OSPEEDR_OSPEEDR1_0
+#define GPIO_OSPEEDER_OSPEEDR1_1        GPIO_OSPEEDR_OSPEEDR1_1
+#define GPIO_OSPEEDER_OSPEEDR2_Pos      GPIO_OSPEEDR_OSPEEDR2_Pos
+#define GPIO_OSPEEDER_OSPEEDR2_Msk      GPIO_OSPEEDR_OSPEEDR2_Msk
+#define GPIO_OSPEEDER_OSPEEDR2          GPIO_OSPEEDR_OSPEEDR2
+#define GPIO_OSPEEDER_OSPEEDR2_0        GPIO_OSPEEDR_OSPEEDR2_0
+#define GPIO_OSPEEDER_OSPEEDR2_1        GPIO_OSPEEDR_OSPEEDR2_1
+#define GPIO_OSPEEDER_OSPEEDR3_Pos      GPIO_OSPEEDR_OSPEEDR3_Pos
+#define GPIO_OSPEEDER_OSPEEDR3_Msk      GPIO_OSPEEDR_OSPEEDR3_Msk
+#define GPIO_OSPEEDER_OSPEEDR3          GPIO_OSPEEDR_OSPEEDR3
+#define GPIO_OSPEEDER_OSPEEDR3_0        GPIO_OSPEEDR_OSPEEDR3_0
+#define GPIO_OSPEEDER_OSPEEDR3_1        GPIO_OSPEEDR_OSPEEDR3_1
+#define GPIO_OSPEEDER_OSPEEDR4_Pos      GPIO_OSPEEDR_OSPEEDR4_Pos
+#define GPIO_OSPEEDER_OSPEEDR4_Msk      GPIO_OSPEEDR_OSPEEDR4_Msk
+#define GPIO_OSPEEDER_OSPEEDR4          GPIO_OSPEEDR_OSPEEDR4
+#define GPIO_OSPEEDER_OSPEEDR4_0        GPIO_OSPEEDR_OSPEEDR4_0
+#define GPIO_OSPEEDER_OSPEEDR4_1        GPIO_OSPEEDR_OSPEEDR4_1
+#define GPIO_OSPEEDER_OSPEEDR5_Pos      GPIO_OSPEEDR_OSPEEDR5_Pos
+#define GPIO_OSPEEDER_OSPEEDR5_Msk      GPIO_OSPEEDR_OSPEEDR5_Msk
+#define GPIO_OSPEEDER_OSPEEDR5          GPIO_OSPEEDR_OSPEEDR5
+#define GPIO_OSPEEDER_OSPEEDR5_0        GPIO_OSPEEDR_OSPEEDR5_0
+#define GPIO_OSPEEDER_OSPEEDR5_1        GPIO_OSPEEDR_OSPEEDR5_1
+#define GPIO_OSPEEDER_OSPEEDR6_Pos      GPIO_OSPEEDR_OSPEEDR6_Pos
+#define GPIO_OSPEEDER_OSPEEDR6_Msk      GPIO_OSPEEDR_OSPEEDR6_Msk
+#define GPIO_OSPEEDER_OSPEEDR6          GPIO_OSPEEDR_OSPEEDR6
+#define GPIO_OSPEEDER_OSPEEDR6_0        GPIO_OSPEEDR_OSPEEDR6_0
+#define GPIO_OSPEEDER_OSPEEDR6_1        GPIO_OSPEEDR_OSPEEDR6_1
+#define GPIO_OSPEEDER_OSPEEDR7_Pos      GPIO_OSPEEDR_OSPEEDR7_Pos
+#define GPIO_OSPEEDER_OSPEEDR7_Msk      GPIO_OSPEEDR_OSPEEDR7_Msk
+#define GPIO_OSPEEDER_OSPEEDR7          GPIO_OSPEEDR_OSPEEDR7
+#define GPIO_OSPEEDER_OSPEEDR7_0        GPIO_OSPEEDR_OSPEEDR7_0
+#define GPIO_OSPEEDER_OSPEEDR7_1        GPIO_OSPEEDR_OSPEEDR7_1
+#define GPIO_OSPEEDER_OSPEEDR8_Pos      GPIO_OSPEEDR_OSPEEDR8_Pos
+#define GPIO_OSPEEDER_OSPEEDR8_Msk      GPIO_OSPEEDR_OSPEEDR8_Msk
+#define GPIO_OSPEEDER_OSPEEDR8          GPIO_OSPEEDR_OSPEEDR8
+#define GPIO_OSPEEDER_OSPEEDR8_0        GPIO_OSPEEDR_OSPEEDR8_0
+#define GPIO_OSPEEDER_OSPEEDR8_1        GPIO_OSPEEDR_OSPEEDR8_1
+#define GPIO_OSPEEDER_OSPEEDR9_Pos      GPIO_OSPEEDR_OSPEEDR9_Pos
+#define GPIO_OSPEEDER_OSPEEDR9_Msk      GPIO_OSPEEDR_OSPEEDR9_Msk
+#define GPIO_OSPEEDER_OSPEEDR9          GPIO_OSPEEDR_OSPEEDR9
+#define GPIO_OSPEEDER_OSPEEDR9_0        GPIO_OSPEEDR_OSPEEDR9_0
+#define GPIO_OSPEEDER_OSPEEDR9_1        GPIO_OSPEEDR_OSPEEDR9_1
+#define GPIO_OSPEEDER_OSPEEDR10_Pos     GPIO_OSPEEDR_OSPEEDR10_Pos
+#define GPIO_OSPEEDER_OSPEEDR10_Msk     GPIO_OSPEEDR_OSPEEDR10_Msk
+#define GPIO_OSPEEDER_OSPEEDR10         GPIO_OSPEEDR_OSPEEDR10
+#define GPIO_OSPEEDER_OSPEEDR10_0       GPIO_OSPEEDR_OSPEEDR10_0
+#define GPIO_OSPEEDER_OSPEEDR10_1       GPIO_OSPEEDR_OSPEEDR10_1
+#define GPIO_OSPEEDER_OSPEEDR11_Pos     GPIO_OSPEEDR_OSPEEDR11_Pos
+#define GPIO_OSPEEDER_OSPEEDR11_Msk     GPIO_OSPEEDR_OSPEEDR11_Msk
+#define GPIO_OSPEEDER_OSPEEDR11         GPIO_OSPEEDR_OSPEEDR11
+#define GPIO_OSPEEDER_OSPEEDR11_0       GPIO_OSPEEDR_OSPEEDR11_0
+#define GPIO_OSPEEDER_OSPEEDR11_1       GPIO_OSPEEDR_OSPEEDR11_1
+#define GPIO_OSPEEDER_OSPEEDR12_Pos     GPIO_OSPEEDR_OSPEEDR12_Pos
+#define GPIO_OSPEEDER_OSPEEDR12_Msk     GPIO_OSPEEDR_OSPEEDR12_Msk
+#define GPIO_OSPEEDER_OSPEEDR12         GPIO_OSPEEDR_OSPEEDR12
+#define GPIO_OSPEEDER_OSPEEDR12_0       GPIO_OSPEEDR_OSPEEDR12_0
+#define GPIO_OSPEEDER_OSPEEDR12_1       GPIO_OSPEEDR_OSPEEDR12_1
+#define GPIO_OSPEEDER_OSPEEDR13_Pos     GPIO_OSPEEDR_OSPEEDR13_Pos
+#define GPIO_OSPEEDER_OSPEEDR13_Msk     GPIO_OSPEEDR_OSPEEDR13_Msk
+#define GPIO_OSPEEDER_OSPEEDR13         GPIO_OSPEEDR_OSPEEDR13
+#define GPIO_OSPEEDER_OSPEEDR13_0       GPIO_OSPEEDR_OSPEEDR13_0
+#define GPIO_OSPEEDER_OSPEEDR13_1       GPIO_OSPEEDR_OSPEEDR13_1
+#define GPIO_OSPEEDER_OSPEEDR14_Pos     GPIO_OSPEEDR_OSPEEDR14_Pos
+#define GPIO_OSPEEDER_OSPEEDR14_Msk     GPIO_OSPEEDR_OSPEEDR14_Msk
+#define GPIO_OSPEEDER_OSPEEDR14         GPIO_OSPEEDR_OSPEEDR14
+#define GPIO_OSPEEDER_OSPEEDR14_0       GPIO_OSPEEDR_OSPEEDR14_0
+#define GPIO_OSPEEDER_OSPEEDR14_1       GPIO_OSPEEDR_OSPEEDR14_1
+#define GPIO_OSPEEDER_OSPEEDR15_Pos     GPIO_OSPEEDR_OSPEEDR15_Pos
+#define GPIO_OSPEEDER_OSPEEDR15_Msk     GPIO_OSPEEDR_OSPEEDR15_Msk
+#define GPIO_OSPEEDER_OSPEEDR15         GPIO_OSPEEDR_OSPEEDR15
+#define GPIO_OSPEEDER_OSPEEDR15_0       GPIO_OSPEEDR_OSPEEDR15_0
+#define GPIO_OSPEEDER_OSPEEDR15_1       GPIO_OSPEEDR_OSPEEDR15_1
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPDR0_Pos            (0U)
+#define GPIO_PUPDR_PUPDR0_Msk            (0x3UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPDR0_Msk
+#define GPIO_PUPDR_PUPDR0_0              (0x1UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPDR0_1              (0x2UL << GPIO_PUPDR_PUPDR0_Pos)       /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPDR1_Pos            (2U)
+#define GPIO_PUPDR_PUPDR1_Msk            (0x3UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPDR1_Msk
+#define GPIO_PUPDR_PUPDR1_0              (0x1UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPDR1_1              (0x2UL << GPIO_PUPDR_PUPDR1_Pos)       /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPDR2_Pos            (4U)
+#define GPIO_PUPDR_PUPDR2_Msk            (0x3UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPDR2_Msk
+#define GPIO_PUPDR_PUPDR2_0              (0x1UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPDR2_1              (0x2UL << GPIO_PUPDR_PUPDR2_Pos)       /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPDR3_Pos            (6U)
+#define GPIO_PUPDR_PUPDR3_Msk            (0x3UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPDR3_Msk
+#define GPIO_PUPDR_PUPDR3_0              (0x1UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPDR3_1              (0x2UL << GPIO_PUPDR_PUPDR3_Pos)       /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPDR4_Pos            (8U)
+#define GPIO_PUPDR_PUPDR4_Msk            (0x3UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPDR4_Msk
+#define GPIO_PUPDR_PUPDR4_0              (0x1UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPDR4_1              (0x2UL << GPIO_PUPDR_PUPDR4_Pos)       /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPDR5_Pos            (10U)
+#define GPIO_PUPDR_PUPDR5_Msk            (0x3UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPDR5_Msk
+#define GPIO_PUPDR_PUPDR5_0              (0x1UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPDR5_1              (0x2UL << GPIO_PUPDR_PUPDR5_Pos)       /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPDR6_Pos            (12U)
+#define GPIO_PUPDR_PUPDR6_Msk            (0x3UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPDR6_Msk
+#define GPIO_PUPDR_PUPDR6_0              (0x1UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPDR6_1              (0x2UL << GPIO_PUPDR_PUPDR6_Pos)       /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPDR7_Pos            (14U)
+#define GPIO_PUPDR_PUPDR7_Msk            (0x3UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPDR7_Msk
+#define GPIO_PUPDR_PUPDR7_0              (0x1UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPDR7_1              (0x2UL << GPIO_PUPDR_PUPDR7_Pos)       /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPDR8_Pos            (16U)
+#define GPIO_PUPDR_PUPDR8_Msk            (0x3UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPDR8_Msk
+#define GPIO_PUPDR_PUPDR8_0              (0x1UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPDR8_1              (0x2UL << GPIO_PUPDR_PUPDR8_Pos)       /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPDR9_Pos            (18U)
+#define GPIO_PUPDR_PUPDR9_Msk            (0x3UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPDR9_Msk
+#define GPIO_PUPDR_PUPDR9_0              (0x1UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPDR9_1              (0x2UL << GPIO_PUPDR_PUPDR9_Pos)       /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPDR10_Pos           (20U)
+#define GPIO_PUPDR_PUPDR10_Msk           (0x3UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPDR10_Msk
+#define GPIO_PUPDR_PUPDR10_0             (0x1UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPDR10_1             (0x2UL << GPIO_PUPDR_PUPDR10_Pos)      /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPDR11_Pos           (22U)
+#define GPIO_PUPDR_PUPDR11_Msk           (0x3UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPDR11_Msk
+#define GPIO_PUPDR_PUPDR11_0             (0x1UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPDR11_1             (0x2UL << GPIO_PUPDR_PUPDR11_Pos)      /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPDR12_Pos           (24U)
+#define GPIO_PUPDR_PUPDR12_Msk           (0x3UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPDR12_Msk
+#define GPIO_PUPDR_PUPDR12_0             (0x1UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPDR12_1             (0x2UL << GPIO_PUPDR_PUPDR12_Pos)      /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPDR13_Pos           (26U)
+#define GPIO_PUPDR_PUPDR13_Msk           (0x3UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPDR13_Msk
+#define GPIO_PUPDR_PUPDR13_0             (0x1UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPDR13_1             (0x2UL << GPIO_PUPDR_PUPDR13_Pos)      /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPDR14_Pos           (28U)
+#define GPIO_PUPDR_PUPDR14_Msk           (0x3UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPDR14_Msk
+#define GPIO_PUPDR_PUPDR14_0             (0x1UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPDR14_1             (0x2UL << GPIO_PUPDR_PUPDR14_Pos)      /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPDR15_Pos           (30U)
+#define GPIO_PUPDR_PUPDR15_Msk           (0x3UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPDR15_Msk
+#define GPIO_PUPDR_PUPDR15_0             (0x1UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPDR15_1             (0x2UL << GPIO_PUPDR_PUPDR15_Pos)      /*!< 0x80000000 */
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos                 (0U)                                  
+#define GPIO_IDR_ID0_Msk                 (0x1UL << GPIO_IDR_ID0_Pos)            /*!< 0x00000001 */
+#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk                      
+#define GPIO_IDR_ID1_Pos                 (1U)                                  
+#define GPIO_IDR_ID1_Msk                 (0x1UL << GPIO_IDR_ID1_Pos)            /*!< 0x00000002 */
+#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk                      
+#define GPIO_IDR_ID2_Pos                 (2U)                                  
+#define GPIO_IDR_ID2_Msk                 (0x1UL << GPIO_IDR_ID2_Pos)            /*!< 0x00000004 */
+#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk                      
+#define GPIO_IDR_ID3_Pos                 (3U)                                  
+#define GPIO_IDR_ID3_Msk                 (0x1UL << GPIO_IDR_ID3_Pos)            /*!< 0x00000008 */
+#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk                      
+#define GPIO_IDR_ID4_Pos                 (4U)                                  
+#define GPIO_IDR_ID4_Msk                 (0x1UL << GPIO_IDR_ID4_Pos)            /*!< 0x00000010 */
+#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk                      
+#define GPIO_IDR_ID5_Pos                 (5U)                                  
+#define GPIO_IDR_ID5_Msk                 (0x1UL << GPIO_IDR_ID5_Pos)            /*!< 0x00000020 */
+#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk                      
+#define GPIO_IDR_ID6_Pos                 (6U)                                  
+#define GPIO_IDR_ID6_Msk                 (0x1UL << GPIO_IDR_ID6_Pos)            /*!< 0x00000040 */
+#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk                      
+#define GPIO_IDR_ID7_Pos                 (7U)                                  
+#define GPIO_IDR_ID7_Msk                 (0x1UL << GPIO_IDR_ID7_Pos)            /*!< 0x00000080 */
+#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk                      
+#define GPIO_IDR_ID8_Pos                 (8U)                                  
+#define GPIO_IDR_ID8_Msk                 (0x1UL << GPIO_IDR_ID8_Pos)            /*!< 0x00000100 */
+#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk                      
+#define GPIO_IDR_ID9_Pos                 (9U)                                  
+#define GPIO_IDR_ID9_Msk                 (0x1UL << GPIO_IDR_ID9_Pos)            /*!< 0x00000200 */
+#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk                      
+#define GPIO_IDR_ID10_Pos                (10U)                                 
+#define GPIO_IDR_ID10_Msk                (0x1UL << GPIO_IDR_ID10_Pos)           /*!< 0x00000400 */
+#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk                     
+#define GPIO_IDR_ID11_Pos                (11U)                                 
+#define GPIO_IDR_ID11_Msk                (0x1UL << GPIO_IDR_ID11_Pos)           /*!< 0x00000800 */
+#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk                     
+#define GPIO_IDR_ID12_Pos                (12U)                                 
+#define GPIO_IDR_ID12_Msk                (0x1UL << GPIO_IDR_ID12_Pos)           /*!< 0x00001000 */
+#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk                     
+#define GPIO_IDR_ID13_Pos                (13U)                                 
+#define GPIO_IDR_ID13_Msk                (0x1UL << GPIO_IDR_ID13_Pos)           /*!< 0x00002000 */
+#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk                     
+#define GPIO_IDR_ID14_Pos                (14U)                                 
+#define GPIO_IDR_ID14_Msk                (0x1UL << GPIO_IDR_ID14_Pos)           /*!< 0x00004000 */
+#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk                     
+#define GPIO_IDR_ID15_Pos                (15U)                                 
+#define GPIO_IDR_ID15_Msk                (0x1UL << GPIO_IDR_ID15_Pos)           /*!< 0x00008000 */
+#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk                     
+
+/* Legacy defines */
+#define GPIO_IDR_IDR_0                   GPIO_IDR_ID0
+#define GPIO_IDR_IDR_1                   GPIO_IDR_ID1
+#define GPIO_IDR_IDR_2                   GPIO_IDR_ID2
+#define GPIO_IDR_IDR_3                   GPIO_IDR_ID3
+#define GPIO_IDR_IDR_4                   GPIO_IDR_ID4
+#define GPIO_IDR_IDR_5                   GPIO_IDR_ID5
+#define GPIO_IDR_IDR_6                   GPIO_IDR_ID6
+#define GPIO_IDR_IDR_7                   GPIO_IDR_ID7
+#define GPIO_IDR_IDR_8                   GPIO_IDR_ID8
+#define GPIO_IDR_IDR_9                   GPIO_IDR_ID9
+#define GPIO_IDR_IDR_10                  GPIO_IDR_ID10
+#define GPIO_IDR_IDR_11                  GPIO_IDR_ID11
+#define GPIO_IDR_IDR_12                  GPIO_IDR_ID12
+#define GPIO_IDR_IDR_13                  GPIO_IDR_ID13
+#define GPIO_IDR_IDR_14                  GPIO_IDR_ID14
+#define GPIO_IDR_IDR_15                  GPIO_IDR_ID15
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos                 (0U)                                  
+#define GPIO_ODR_OD0_Msk                 (0x1UL << GPIO_ODR_OD0_Pos)            /*!< 0x00000001 */
+#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk                      
+#define GPIO_ODR_OD1_Pos                 (1U)                                  
+#define GPIO_ODR_OD1_Msk                 (0x1UL << GPIO_ODR_OD1_Pos)            /*!< 0x00000002 */
+#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk                      
+#define GPIO_ODR_OD2_Pos                 (2U)                                  
+#define GPIO_ODR_OD2_Msk                 (0x1UL << GPIO_ODR_OD2_Pos)            /*!< 0x00000004 */
+#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk                      
+#define GPIO_ODR_OD3_Pos                 (3U)                                  
+#define GPIO_ODR_OD3_Msk                 (0x1UL << GPIO_ODR_OD3_Pos)            /*!< 0x00000008 */
+#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk                      
+#define GPIO_ODR_OD4_Pos                 (4U)                                  
+#define GPIO_ODR_OD4_Msk                 (0x1UL << GPIO_ODR_OD4_Pos)            /*!< 0x00000010 */
+#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk                      
+#define GPIO_ODR_OD5_Pos                 (5U)                                  
+#define GPIO_ODR_OD5_Msk                 (0x1UL << GPIO_ODR_OD5_Pos)            /*!< 0x00000020 */
+#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk                      
+#define GPIO_ODR_OD6_Pos                 (6U)                                  
+#define GPIO_ODR_OD6_Msk                 (0x1UL << GPIO_ODR_OD6_Pos)            /*!< 0x00000040 */
+#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk                      
+#define GPIO_ODR_OD7_Pos                 (7U)                                  
+#define GPIO_ODR_OD7_Msk                 (0x1UL << GPIO_ODR_OD7_Pos)            /*!< 0x00000080 */
+#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk                      
+#define GPIO_ODR_OD8_Pos                 (8U)                                  
+#define GPIO_ODR_OD8_Msk                 (0x1UL << GPIO_ODR_OD8_Pos)            /*!< 0x00000100 */
+#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk                      
+#define GPIO_ODR_OD9_Pos                 (9U)                                  
+#define GPIO_ODR_OD9_Msk                 (0x1UL << GPIO_ODR_OD9_Pos)            /*!< 0x00000200 */
+#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk                      
+#define GPIO_ODR_OD10_Pos                (10U)                                 
+#define GPIO_ODR_OD10_Msk                (0x1UL << GPIO_ODR_OD10_Pos)           /*!< 0x00000400 */
+#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk                     
+#define GPIO_ODR_OD11_Pos                (11U)                                 
+#define GPIO_ODR_OD11_Msk                (0x1UL << GPIO_ODR_OD11_Pos)           /*!< 0x00000800 */
+#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk                     
+#define GPIO_ODR_OD12_Pos                (12U)                                 
+#define GPIO_ODR_OD12_Msk                (0x1UL << GPIO_ODR_OD12_Pos)           /*!< 0x00001000 */
+#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk                     
+#define GPIO_ODR_OD13_Pos                (13U)                                 
+#define GPIO_ODR_OD13_Msk                (0x1UL << GPIO_ODR_OD13_Pos)           /*!< 0x00002000 */
+#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk                     
+#define GPIO_ODR_OD14_Pos                (14U)                                 
+#define GPIO_ODR_OD14_Msk                (0x1UL << GPIO_ODR_OD14_Pos)           /*!< 0x00004000 */
+#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk                     
+#define GPIO_ODR_OD15_Pos                (15U)                                 
+#define GPIO_ODR_OD15_Msk                (0x1UL << GPIO_ODR_OD15_Pos)           /*!< 0x00008000 */
+#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk
+
+/* Legacy defines */
+#define GPIO_ODR_ODR_0                   GPIO_ODR_OD0
+#define GPIO_ODR_ODR_1                   GPIO_ODR_OD1
+#define GPIO_ODR_ODR_2                   GPIO_ODR_OD2
+#define GPIO_ODR_ODR_3                   GPIO_ODR_OD3
+#define GPIO_ODR_ODR_4                   GPIO_ODR_OD4
+#define GPIO_ODR_ODR_5                   GPIO_ODR_OD5
+#define GPIO_ODR_ODR_6                   GPIO_ODR_OD6
+#define GPIO_ODR_ODR_7                   GPIO_ODR_OD7
+#define GPIO_ODR_ODR_8                   GPIO_ODR_OD8
+#define GPIO_ODR_ODR_9                   GPIO_ODR_OD9
+#define GPIO_ODR_ODR_10                  GPIO_ODR_OD10
+#define GPIO_ODR_ODR_11                  GPIO_ODR_OD11
+#define GPIO_ODR_ODR_12                  GPIO_ODR_OD12
+#define GPIO_ODR_ODR_13                  GPIO_ODR_OD13
+#define GPIO_ODR_ODR_14                  GPIO_ODR_OD14
+#define GPIO_ODR_ODR_15                  GPIO_ODR_OD15
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos                (0U)                                  
+#define GPIO_BSRR_BS0_Msk                (0x1UL << GPIO_BSRR_BS0_Pos)           /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk                     
+#define GPIO_BSRR_BS1_Pos                (1U)                                  
+#define GPIO_BSRR_BS1_Msk                (0x1UL << GPIO_BSRR_BS1_Pos)           /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk                     
+#define GPIO_BSRR_BS2_Pos                (2U)                                  
+#define GPIO_BSRR_BS2_Msk                (0x1UL << GPIO_BSRR_BS2_Pos)           /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk                     
+#define GPIO_BSRR_BS3_Pos                (3U)                                  
+#define GPIO_BSRR_BS3_Msk                (0x1UL << GPIO_BSRR_BS3_Pos)           /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk                     
+#define GPIO_BSRR_BS4_Pos                (4U)                                  
+#define GPIO_BSRR_BS4_Msk                (0x1UL << GPIO_BSRR_BS4_Pos)           /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk                     
+#define GPIO_BSRR_BS5_Pos                (5U)                                  
+#define GPIO_BSRR_BS5_Msk                (0x1UL << GPIO_BSRR_BS5_Pos)           /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk                     
+#define GPIO_BSRR_BS6_Pos                (6U)                                  
+#define GPIO_BSRR_BS6_Msk                (0x1UL << GPIO_BSRR_BS6_Pos)           /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk                     
+#define GPIO_BSRR_BS7_Pos                (7U)                                  
+#define GPIO_BSRR_BS7_Msk                (0x1UL << GPIO_BSRR_BS7_Pos)           /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk                     
+#define GPIO_BSRR_BS8_Pos                (8U)                                  
+#define GPIO_BSRR_BS8_Msk                (0x1UL << GPIO_BSRR_BS8_Pos)           /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk                     
+#define GPIO_BSRR_BS9_Pos                (9U)                                  
+#define GPIO_BSRR_BS9_Msk                (0x1UL << GPIO_BSRR_BS9_Pos)           /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk                     
+#define GPIO_BSRR_BS10_Pos               (10U)                                 
+#define GPIO_BSRR_BS10_Msk               (0x1UL << GPIO_BSRR_BS10_Pos)          /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk                    
+#define GPIO_BSRR_BS11_Pos               (11U)                                 
+#define GPIO_BSRR_BS11_Msk               (0x1UL << GPIO_BSRR_BS11_Pos)          /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk                    
+#define GPIO_BSRR_BS12_Pos               (12U)                                 
+#define GPIO_BSRR_BS12_Msk               (0x1UL << GPIO_BSRR_BS12_Pos)          /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk                    
+#define GPIO_BSRR_BS13_Pos               (13U)                                 
+#define GPIO_BSRR_BS13_Msk               (0x1UL << GPIO_BSRR_BS13_Pos)          /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk                    
+#define GPIO_BSRR_BS14_Pos               (14U)                                 
+#define GPIO_BSRR_BS14_Msk               (0x1UL << GPIO_BSRR_BS14_Pos)          /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk                    
+#define GPIO_BSRR_BS15_Pos               (15U)                                 
+#define GPIO_BSRR_BS15_Msk               (0x1UL << GPIO_BSRR_BS15_Pos)          /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk                    
+#define GPIO_BSRR_BR0_Pos                (16U)                                 
+#define GPIO_BSRR_BR0_Msk                (0x1UL << GPIO_BSRR_BR0_Pos)           /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk                     
+#define GPIO_BSRR_BR1_Pos                (17U)                                 
+#define GPIO_BSRR_BR1_Msk                (0x1UL << GPIO_BSRR_BR1_Pos)           /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk                     
+#define GPIO_BSRR_BR2_Pos                (18U)                                 
+#define GPIO_BSRR_BR2_Msk                (0x1UL << GPIO_BSRR_BR2_Pos)           /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk                     
+#define GPIO_BSRR_BR3_Pos                (19U)                                 
+#define GPIO_BSRR_BR3_Msk                (0x1UL << GPIO_BSRR_BR3_Pos)           /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk                     
+#define GPIO_BSRR_BR4_Pos                (20U)                                 
+#define GPIO_BSRR_BR4_Msk                (0x1UL << GPIO_BSRR_BR4_Pos)           /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk                     
+#define GPIO_BSRR_BR5_Pos                (21U)                                 
+#define GPIO_BSRR_BR5_Msk                (0x1UL << GPIO_BSRR_BR5_Pos)           /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk                     
+#define GPIO_BSRR_BR6_Pos                (22U)                                 
+#define GPIO_BSRR_BR6_Msk                (0x1UL << GPIO_BSRR_BR6_Pos)           /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk                     
+#define GPIO_BSRR_BR7_Pos                (23U)                                 
+#define GPIO_BSRR_BR7_Msk                (0x1UL << GPIO_BSRR_BR7_Pos)           /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk                     
+#define GPIO_BSRR_BR8_Pos                (24U)                                 
+#define GPIO_BSRR_BR8_Msk                (0x1UL << GPIO_BSRR_BR8_Pos)           /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk                     
+#define GPIO_BSRR_BR9_Pos                (25U)                                 
+#define GPIO_BSRR_BR9_Msk                (0x1UL << GPIO_BSRR_BR9_Pos)           /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk                     
+#define GPIO_BSRR_BR10_Pos               (26U)                                 
+#define GPIO_BSRR_BR10_Msk               (0x1UL << GPIO_BSRR_BR10_Pos)          /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk                    
+#define GPIO_BSRR_BR11_Pos               (27U)                                 
+#define GPIO_BSRR_BR11_Msk               (0x1UL << GPIO_BSRR_BR11_Pos)          /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk                    
+#define GPIO_BSRR_BR12_Pos               (28U)                                 
+#define GPIO_BSRR_BR12_Msk               (0x1UL << GPIO_BSRR_BR12_Pos)          /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk                    
+#define GPIO_BSRR_BR13_Pos               (29U)                                 
+#define GPIO_BSRR_BR13_Msk               (0x1UL << GPIO_BSRR_BR13_Pos)          /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk                    
+#define GPIO_BSRR_BR14_Pos               (30U)                                 
+#define GPIO_BSRR_BR14_Msk               (0x1UL << GPIO_BSRR_BR14_Pos)          /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk                    
+#define GPIO_BSRR_BR15_Pos               (31U)                                 
+#define GPIO_BSRR_BR15_Msk               (0x1UL << GPIO_BSRR_BR15_Pos)          /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk                    
+
+/* Legacy defines */
+#define GPIO_BSRR_BS_0                   GPIO_BSRR_BS0
+#define GPIO_BSRR_BS_1                   GPIO_BSRR_BS1
+#define GPIO_BSRR_BS_2                   GPIO_BSRR_BS2
+#define GPIO_BSRR_BS_3                   GPIO_BSRR_BS3
+#define GPIO_BSRR_BS_4                   GPIO_BSRR_BS4
+#define GPIO_BSRR_BS_5                   GPIO_BSRR_BS5
+#define GPIO_BSRR_BS_6                   GPIO_BSRR_BS6
+#define GPIO_BSRR_BS_7                   GPIO_BSRR_BS7
+#define GPIO_BSRR_BS_8                   GPIO_BSRR_BS8
+#define GPIO_BSRR_BS_9                   GPIO_BSRR_BS9
+#define GPIO_BSRR_BS_10                  GPIO_BSRR_BS10
+#define GPIO_BSRR_BS_11                  GPIO_BSRR_BS11
+#define GPIO_BSRR_BS_12                  GPIO_BSRR_BS12
+#define GPIO_BSRR_BS_13                  GPIO_BSRR_BS13
+#define GPIO_BSRR_BS_14                  GPIO_BSRR_BS14
+#define GPIO_BSRR_BS_15                  GPIO_BSRR_BS15
+#define GPIO_BSRR_BR_0                   GPIO_BSRR_BR0
+#define GPIO_BSRR_BR_1                   GPIO_BSRR_BR1
+#define GPIO_BSRR_BR_2                   GPIO_BSRR_BR2
+#define GPIO_BSRR_BR_3                   GPIO_BSRR_BR3
+#define GPIO_BSRR_BR_4                   GPIO_BSRR_BR4
+#define GPIO_BSRR_BR_5                   GPIO_BSRR_BR5
+#define GPIO_BSRR_BR_6                   GPIO_BSRR_BR6
+#define GPIO_BSRR_BR_7                   GPIO_BSRR_BR7
+#define GPIO_BSRR_BR_8                   GPIO_BSRR_BR8
+#define GPIO_BSRR_BR_9                   GPIO_BSRR_BR9
+#define GPIO_BSRR_BR_10                  GPIO_BSRR_BR10
+#define GPIO_BSRR_BR_11                  GPIO_BSRR_BR11
+#define GPIO_BSRR_BR_12                  GPIO_BSRR_BR12
+#define GPIO_BSRR_BR_13                  GPIO_BSRR_BR13
+#define GPIO_BSRR_BR_14                  GPIO_BSRR_BR14
+#define GPIO_BSRR_BR_15                  GPIO_BSRR_BR15
+
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos               (0U)
+#define GPIO_LCKR_LCK0_Msk               (0x1UL << GPIO_LCKR_LCK0_Pos)          /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos               (1U)
+#define GPIO_LCKR_LCK1_Msk               (0x1UL << GPIO_LCKR_LCK1_Pos)          /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos               (2U)
+#define GPIO_LCKR_LCK2_Msk               (0x1UL << GPIO_LCKR_LCK2_Pos)          /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos               (3U)
+#define GPIO_LCKR_LCK3_Msk               (0x1UL << GPIO_LCKR_LCK3_Pos)          /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos               (4U)
+#define GPIO_LCKR_LCK4_Msk               (0x1UL << GPIO_LCKR_LCK4_Pos)          /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos               (5U)
+#define GPIO_LCKR_LCK5_Msk               (0x1UL << GPIO_LCKR_LCK5_Pos)          /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos               (6U)
+#define GPIO_LCKR_LCK6_Msk               (0x1UL << GPIO_LCKR_LCK6_Pos)          /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos               (7U)
+#define GPIO_LCKR_LCK7_Msk               (0x1UL << GPIO_LCKR_LCK7_Pos)          /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos               (8U)
+#define GPIO_LCKR_LCK8_Msk               (0x1UL << GPIO_LCKR_LCK8_Pos)          /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos               (9U)
+#define GPIO_LCKR_LCK9_Msk               (0x1UL << GPIO_LCKR_LCK9_Pos)          /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos              (10U)
+#define GPIO_LCKR_LCK10_Msk              (0x1UL << GPIO_LCKR_LCK10_Pos)         /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos              (11U)
+#define GPIO_LCKR_LCK11_Msk              (0x1UL << GPIO_LCKR_LCK11_Pos)         /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos              (12U)
+#define GPIO_LCKR_LCK12_Msk              (0x1UL << GPIO_LCKR_LCK12_Pos)         /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos              (13U)
+#define GPIO_LCKR_LCK13_Msk              (0x1UL << GPIO_LCKR_LCK13_Pos)         /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos              (14U)
+#define GPIO_LCKR_LCK14_Msk              (0x1UL << GPIO_LCKR_LCK14_Pos)         /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos              (15U)
+#define GPIO_LCKR_LCK15_Msk              (0x1UL << GPIO_LCKR_LCK15_Pos)         /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos               (16U)
+#define GPIO_LCKR_LCKK_Msk               (0x1UL << GPIO_LCKR_LCKK_Pos)          /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk
+
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFRL0_Pos              (0U)
+#define GPIO_AFRL_AFRL0_Msk              (0xFUL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x0000000F */
+#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFRL0_Msk
+#define GPIO_AFRL_AFRL0_0                (0x1UL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x00000001 */
+#define GPIO_AFRL_AFRL0_1                (0x2UL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x00000002 */
+#define GPIO_AFRL_AFRL0_2                (0x4UL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x00000004 */
+#define GPIO_AFRL_AFRL0_3                (0x8UL << GPIO_AFRL_AFRL0_Pos)         /*!< 0x00000008 */
+#define GPIO_AFRL_AFRL1_Pos              (4U)
+#define GPIO_AFRL_AFRL1_Msk              (0xFUL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x000000F0 */
+#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFRL1_Msk
+#define GPIO_AFRL_AFRL1_0                (0x1UL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x00000010 */
+#define GPIO_AFRL_AFRL1_1                (0x2UL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x00000020 */
+#define GPIO_AFRL_AFRL1_2                (0x4UL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x00000040 */
+#define GPIO_AFRL_AFRL1_3                (0x8UL << GPIO_AFRL_AFRL1_Pos)         /*!< 0x00000080 */
+#define GPIO_AFRL_AFRL2_Pos              (8U)
+#define GPIO_AFRL_AFRL2_Msk              (0xFUL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFRL2_Msk
+#define GPIO_AFRL_AFRL2_0                (0x1UL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRL_AFRL2_1                (0x2UL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRL_AFRL2_2                (0x4UL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRL_AFRL2_3                (0x8UL << GPIO_AFRL_AFRL2_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRL_AFRL3_Pos              (12U)
+#define GPIO_AFRL_AFRL3_Msk              (0xFUL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFRL3_Msk
+#define GPIO_AFRL_AFRL3_0                (0x1UL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRL_AFRL3_1                (0x2UL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRL_AFRL3_2                (0x4UL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRL_AFRL3_3                (0x8UL << GPIO_AFRL_AFRL3_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRL_AFRL4_Pos              (16U)
+#define GPIO_AFRL_AFRL4_Msk              (0xFUL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFRL4_Msk
+#define GPIO_AFRL_AFRL4_0                (0x1UL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRL_AFRL4_1                (0x2UL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRL_AFRL4_2                (0x4UL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRL_AFRL4_3                (0x8UL << GPIO_AFRL_AFRL4_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRL_AFRL5_Pos              (20U)
+#define GPIO_AFRL_AFRL5_Msk              (0xFUL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFRL5_Msk
+#define GPIO_AFRL_AFRL5_0                (0x1UL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRL_AFRL5_1                (0x2UL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRL_AFRL5_2                (0x4UL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRL_AFRL5_3                (0x8UL << GPIO_AFRL_AFRL5_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRL_AFRL6_Pos              (24U)
+#define GPIO_AFRL_AFRL6_Msk              (0xFUL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFRL6_Msk
+#define GPIO_AFRL_AFRL6_0                (0x1UL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRL_AFRL6_1                (0x2UL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRL_AFRL6_2                (0x4UL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRL_AFRL6_3                (0x8UL << GPIO_AFRL_AFRL6_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRL_AFRL7_Pos              (28U)
+#define GPIO_AFRL_AFRL7_Msk              (0xFUL << GPIO_AFRL_AFRL7_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFRL7_Msk
+#define GPIO_AFRL_AFRL7_0                (0x1UL << GPIO_AFRL_AFRL7_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRL_AFRL7_1                (0x2UL << GPIO_AFRL_AFRL7_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRL_AFRL7_2                (0x4UL << GPIO_AFRL_AFRL7_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRL_AFRL7_3                (0x8UL << GPIO_AFRL_AFRL7_Pos)         /*!< 0x80000000 */
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFRH0_Pos              (0U)
+#define GPIO_AFRH_AFRH0_Msk              (0xFUL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x0000000F */
+#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFRH0_Msk
+#define GPIO_AFRH_AFRH0_0                (0x1UL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x00000001 */
+#define GPIO_AFRH_AFRH0_1                (0x2UL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x00000002 */
+#define GPIO_AFRH_AFRH0_2                (0x4UL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x00000004 */
+#define GPIO_AFRH_AFRH0_3                (0x8UL << GPIO_AFRH_AFRH0_Pos)         /*!< 0x00000008 */
+#define GPIO_AFRH_AFRH1_Pos              (4U)
+#define GPIO_AFRH_AFRH1_Msk              (0xFUL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x000000F0 */
+#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFRH1_Msk
+#define GPIO_AFRH_AFRH1_0                (0x1UL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x00000010 */
+#define GPIO_AFRH_AFRH1_1                (0x2UL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x00000020 */
+#define GPIO_AFRH_AFRH1_2                (0x4UL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x00000040 */
+#define GPIO_AFRH_AFRH1_3                (0x8UL << GPIO_AFRH_AFRH1_Pos)         /*!< 0x00000080 */
+#define GPIO_AFRH_AFRH2_Pos              (8U)
+#define GPIO_AFRH_AFRH2_Msk              (0xFUL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000F00 */
+#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFRH2_Msk
+#define GPIO_AFRH_AFRH2_0                (0x1UL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000100 */
+#define GPIO_AFRH_AFRH2_1                (0x2UL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000200 */
+#define GPIO_AFRH_AFRH2_2                (0x4UL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000400 */
+#define GPIO_AFRH_AFRH2_3                (0x8UL << GPIO_AFRH_AFRH2_Pos)         /*!< 0x00000800 */
+#define GPIO_AFRH_AFRH3_Pos              (12U)
+#define GPIO_AFRH_AFRH3_Msk              (0xFUL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x0000F000 */
+#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFRH3_Msk
+#define GPIO_AFRH_AFRH3_0                (0x1UL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x00001000 */
+#define GPIO_AFRH_AFRH3_1                (0x2UL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x00002000 */
+#define GPIO_AFRH_AFRH3_2                (0x4UL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x00004000 */
+#define GPIO_AFRH_AFRH3_3                (0x8UL << GPIO_AFRH_AFRH3_Pos)         /*!< 0x00008000 */
+#define GPIO_AFRH_AFRH4_Pos              (16U)
+#define GPIO_AFRH_AFRH4_Msk              (0xFUL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x000F0000 */
+#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFRH4_Msk
+#define GPIO_AFRH_AFRH4_0                (0x1UL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x00010000 */
+#define GPIO_AFRH_AFRH4_1                (0x2UL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x00020000 */
+#define GPIO_AFRH_AFRH4_2                (0x4UL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x00040000 */
+#define GPIO_AFRH_AFRH4_3                (0x8UL << GPIO_AFRH_AFRH4_Pos)         /*!< 0x00080000 */
+#define GPIO_AFRH_AFRH5_Pos              (20U)
+#define GPIO_AFRH_AFRH5_Msk              (0xFUL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00F00000 */
+#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFRH5_Msk
+#define GPIO_AFRH_AFRH5_0                (0x1UL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00100000 */
+#define GPIO_AFRH_AFRH5_1                (0x2UL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00200000 */
+#define GPIO_AFRH_AFRH5_2                (0x4UL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00400000 */
+#define GPIO_AFRH_AFRH5_3                (0x8UL << GPIO_AFRH_AFRH5_Pos)         /*!< 0x00800000 */
+#define GPIO_AFRH_AFRH6_Pos              (24U)
+#define GPIO_AFRH_AFRH6_Msk              (0xFUL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x0F000000 */
+#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFRH6_Msk
+#define GPIO_AFRH_AFRH6_0                (0x1UL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x01000000 */
+#define GPIO_AFRH_AFRH6_1                (0x2UL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x02000000 */
+#define GPIO_AFRH_AFRH6_2                (0x4UL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x04000000 */
+#define GPIO_AFRH_AFRH6_3                (0x8UL << GPIO_AFRH_AFRH6_Pos)         /*!< 0x08000000 */
+#define GPIO_AFRH_AFRH7_Pos              (28U)
+#define GPIO_AFRH_AFRH7_Msk              (0xFUL << GPIO_AFRH_AFRH7_Pos)         /*!< 0xF0000000 */
+#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFRH7_Msk
+#define GPIO_AFRH_AFRH7_0                (0x1UL << GPIO_AFRH_AFRH7_Pos)         /*!< 0x10000000 */
+#define GPIO_AFRH_AFRH7_1                (0x2UL << GPIO_AFRH_AFRH7_Pos)         /*!< 0x20000000 */
+#define GPIO_AFRH_AFRH7_2                (0x4UL << GPIO_AFRH_AFRH7_Pos)         /*!< 0x40000000 */
+#define GPIO_AFRH_AFRH7_3                (0x8UL << GPIO_AFRH_AFRH7_Pos)         /*!< 0x80000000 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface (I2C)              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  *******************/
+#define I2C_CR1_PE_Pos               (0U)
+#define I2C_CR1_PE_Msk               (0x1UL << I2C_CR1_PE_Pos)                  /*!< 0x00000001 */
+#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            /*!< Peripheral enable                   */
+#define I2C_CR1_TXIE_Pos             (1U)
+#define I2C_CR1_TXIE_Msk             (0x1UL << I2C_CR1_TXIE_Pos)                /*!< 0x00000002 */
+#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          /*!< TX interrupt enable                 */
+#define I2C_CR1_RXIE_Pos             (2U)
+#define I2C_CR1_RXIE_Msk             (0x1UL << I2C_CR1_RXIE_Pos)                /*!< 0x00000004 */
+#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          /*!< RX interrupt enable                 */
+#define I2C_CR1_ADDRIE_Pos           (3U)
+#define I2C_CR1_ADDRIE_Msk           (0x1UL << I2C_CR1_ADDRIE_Pos)              /*!< 0x00000008 */
+#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        /*!< Address match interrupt enable      */
+#define I2C_CR1_NACKIE_Pos           (4U)
+#define I2C_CR1_NACKIE_Msk           (0x1UL << I2C_CR1_NACKIE_Pos)              /*!< 0x00000010 */
+#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        /*!< NACK received interrupt enable      */
+#define I2C_CR1_STOPIE_Pos           (5U)
+#define I2C_CR1_STOPIE_Msk           (0x1UL << I2C_CR1_STOPIE_Pos)              /*!< 0x00000020 */
+#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        /*!< STOP detection interrupt enable     */
+#define I2C_CR1_TCIE_Pos             (6U)
+#define I2C_CR1_TCIE_Msk             (0x1UL << I2C_CR1_TCIE_Pos)                /*!< 0x00000040 */
+#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          /*!< Transfer complete interrupt enable  */
+#define I2C_CR1_ERRIE_Pos            (7U)
+#define I2C_CR1_ERRIE_Msk            (0x1UL << I2C_CR1_ERRIE_Pos)               /*!< 0x00000080 */
+#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         /*!< Errors interrupt enable             */
+#define I2C_CR1_DNF_Pos              (8U)
+#define I2C_CR1_DNF_Msk              (0xFUL << I2C_CR1_DNF_Pos)                 /*!< 0x00000F00 */
+#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           /*!< Digital noise filter                */
+#define I2C_CR1_ANFOFF_Pos           (12U)
+#define I2C_CR1_ANFOFF_Msk           (0x1UL << I2C_CR1_ANFOFF_Pos)              /*!< 0x00001000 */
+#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        /*!< Analog noise filter OFF             */
+#define I2C_CR1_TXDMAEN_Pos          (14U)
+#define I2C_CR1_TXDMAEN_Msk          (0x1UL << I2C_CR1_TXDMAEN_Pos)             /*!< 0x00004000 */
+#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       /*!< DMA transmission requests enable    */
+#define I2C_CR1_RXDMAEN_Pos          (15U)
+#define I2C_CR1_RXDMAEN_Msk          (0x1UL << I2C_CR1_RXDMAEN_Pos)             /*!< 0x00008000 */
+#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       /*!< DMA reception requests enable       */
+#define I2C_CR1_SBC_Pos              (16U)
+#define I2C_CR1_SBC_Msk              (0x1UL << I2C_CR1_SBC_Pos)                 /*!< 0x00010000 */
+#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           /*!< Slave byte control                  */
+#define I2C_CR1_NOSTRETCH_Pos        (17U)
+#define I2C_CR1_NOSTRETCH_Msk        (0x1UL << I2C_CR1_NOSTRETCH_Pos)           /*!< 0x00020000 */
+#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     /*!< Clock stretching disable            */
+#define I2C_CR1_GCEN_Pos             (19U)
+#define I2C_CR1_GCEN_Msk             (0x1UL << I2C_CR1_GCEN_Pos)                /*!< 0x00080000 */
+#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          /*!< General call enable                 */
+#define I2C_CR1_SMBHEN_Pos           (20U)
+#define I2C_CR1_SMBHEN_Msk           (0x1UL << I2C_CR1_SMBHEN_Pos)              /*!< 0x00100000 */
+#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        /*!< SMBus host address enable           */
+#define I2C_CR1_SMBDEN_Pos           (21U)
+#define I2C_CR1_SMBDEN_Msk           (0x1UL << I2C_CR1_SMBDEN_Pos)              /*!< 0x00200000 */
+#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        /*!< SMBus device default address enable */
+#define I2C_CR1_ALERTEN_Pos          (22U)
+#define I2C_CR1_ALERTEN_Msk          (0x1UL << I2C_CR1_ALERTEN_Pos)             /*!< 0x00400000 */
+#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       /*!< SMBus alert enable                  */
+#define I2C_CR1_PECEN_Pos            (23U)
+#define I2C_CR1_PECEN_Msk            (0x1UL << I2C_CR1_PECEN_Pos)               /*!< 0x00800000 */
+#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         /*!< PEC enable                          */
+
+
+/******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_SADD_Pos             (0U)
+#define I2C_CR2_SADD_Msk             (0x3FFUL << I2C_CR2_SADD_Pos)              /*!< 0x000003FF */
+#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          /*!< Slave address (master mode)                             */
+#define I2C_CR2_RD_WRN_Pos           (10U)
+#define I2C_CR2_RD_WRN_Msk           (0x1UL << I2C_CR2_RD_WRN_Pos)              /*!< 0x00000400 */
+#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        /*!< Transfer direction (master mode)                        */
+#define I2C_CR2_ADD10_Pos            (11U)
+#define I2C_CR2_ADD10_Msk            (0x1UL << I2C_CR2_ADD10_Pos)               /*!< 0x00000800 */
+#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         /*!< 10-bit addressing mode (master mode)                    */
+#define I2C_CR2_HEAD10R_Pos          (12U)
+#define I2C_CR2_HEAD10R_Msk          (0x1UL << I2C_CR2_HEAD10R_Pos)             /*!< 0x00001000 */
+#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       /*!< 10-bit address header only read direction (master mode) */
+#define I2C_CR2_START_Pos            (13U)
+#define I2C_CR2_START_Msk            (0x1UL << I2C_CR2_START_Pos)               /*!< 0x00002000 */
+#define I2C_CR2_START                I2C_CR2_START_Msk                         /*!< START generation                                        */
+#define I2C_CR2_STOP_Pos             (14U)
+#define I2C_CR2_STOP_Msk             (0x1UL << I2C_CR2_STOP_Pos)                /*!< 0x00004000 */
+#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          /*!< STOP generation (master mode)                           */
+#define I2C_CR2_NACK_Pos             (15U)
+#define I2C_CR2_NACK_Msk             (0x1UL << I2C_CR2_NACK_Pos)                /*!< 0x00008000 */
+#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          /*!< NACK generation (slave mode)                            */
+#define I2C_CR2_NBYTES_Pos           (16U)
+#define I2C_CR2_NBYTES_Msk           (0xFFUL << I2C_CR2_NBYTES_Pos)             /*!< 0x00FF0000 */
+#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        /*!< Number of bytes                                         */
+#define I2C_CR2_RELOAD_Pos           (24U)
+#define I2C_CR2_RELOAD_Msk           (0x1UL << I2C_CR2_RELOAD_Pos)              /*!< 0x01000000 */
+#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        /*!< NBYTES reload mode                                      */
+#define I2C_CR2_AUTOEND_Pos          (25U)
+#define I2C_CR2_AUTOEND_Msk          (0x1UL << I2C_CR2_AUTOEND_Pos)             /*!< 0x02000000 */
+#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       /*!< Automatic end mode (master mode)                        */
+#define I2C_CR2_PECBYTE_Pos          (26U)
+#define I2C_CR2_PECBYTE_Msk          (0x1UL << I2C_CR2_PECBYTE_Pos)             /*!< 0x04000000 */
+#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       /*!< Packet error checking byte                              */
+
+/*******************  Bit definition for I2C_OAR1 register  ******************/
+#define I2C_OAR1_OA1_Pos             (0U)
+#define I2C_OAR1_OA1_Msk             (0x3FFUL << I2C_OAR1_OA1_Pos)              /*!< 0x000003FF */
+#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          /*!< Interface own address 1   */
+#define I2C_OAR1_OA1MODE_Pos         (10U)
+#define I2C_OAR1_OA1MODE_Msk         (0x1UL << I2C_OAR1_OA1MODE_Pos)            /*!< 0x00000400 */
+#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      /*!< Own address 1 10-bit mode */
+#define I2C_OAR1_OA1EN_Pos           (15U)
+#define I2C_OAR1_OA1EN_Msk           (0x1UL << I2C_OAR1_OA1EN_Pos)              /*!< 0x00008000 */
+#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        /*!< Own address 1 enable      */
+
+/*******************  Bit definition for I2C_OAR2 register  ******************/
+#define I2C_OAR2_OA2_Pos             (1U)
+#define I2C_OAR2_OA2_Msk             (0x7FUL << I2C_OAR2_OA2_Pos)               /*!< 0x000000FE */
+#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          /*!< Interface own address 2 */
+#define I2C_OAR2_OA2MSK_Pos          (8U)
+#define I2C_OAR2_OA2MSK_Msk          (0x7UL << I2C_OAR2_OA2MSK_Pos)             /*!< 0x00000700 */
+#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       /*!< Own address 2 masks     */
+#define I2C_OAR2_OA2NOMASK           0x00000000U                               /*!< No mask */
+#define I2C_OAR2_OA2MASK01_Pos       (8U)
+#define I2C_OAR2_OA2MASK01_Msk       (0x1UL << I2C_OAR2_OA2MASK01_Pos)          /*!< 0x00000100 */
+#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    /*!< OA2[1] is masked, Only OA2[7:2] are compared */
+#define I2C_OAR2_OA2MASK02_Pos       (9U)
+#define I2C_OAR2_OA2MASK02_Msk       (0x1UL << I2C_OAR2_OA2MASK02_Pos)          /*!< 0x00000200 */
+#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */
+#define I2C_OAR2_OA2MASK03_Pos       (8U)
+#define I2C_OAR2_OA2MASK03_Msk       (0x3UL << I2C_OAR2_OA2MASK03_Pos)          /*!< 0x00000300 */
+#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */
+#define I2C_OAR2_OA2MASK04_Pos       (10U)
+#define I2C_OAR2_OA2MASK04_Msk       (0x1UL << I2C_OAR2_OA2MASK04_Pos)          /*!< 0x00000400 */
+#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */
+#define I2C_OAR2_OA2MASK05_Pos       (8U)
+#define I2C_OAR2_OA2MASK05_Msk       (0x5UL << I2C_OAR2_OA2MASK05_Pos)          /*!< 0x00000500 */
+#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */
+#define I2C_OAR2_OA2MASK06_Pos       (9U)
+#define I2C_OAR2_OA2MASK06_Msk       (0x3UL << I2C_OAR2_OA2MASK06_Pos)          /*!< 0x00000600 */
+#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    /*!< OA2[6:1] is masked, Only OA2[7] are compared */
+#define I2C_OAR2_OA2MASK07_Pos       (8U)
+#define I2C_OAR2_OA2MASK07_Msk       (0x7UL << I2C_OAR2_OA2MASK07_Pos)          /*!< 0x00000700 */
+#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    /*!< OA2[7:1] is masked, No comparison is done */
+#define I2C_OAR2_OA2EN_Pos           (15U)
+#define I2C_OAR2_OA2EN_Msk           (0x1UL << I2C_OAR2_OA2EN_Pos)              /*!< 0x00008000 */
+#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        /*!< Own address 2 enable    */
+
+/*******************  Bit definition for I2C_TIMINGR register *******************/
+#define I2C_TIMINGR_SCLL_Pos         (0U)
+#define I2C_TIMINGR_SCLL_Msk         (0xFFUL << I2C_TIMINGR_SCLL_Pos)           /*!< 0x000000FF */
+#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      /*!< SCL low period (master mode)  */
+#define I2C_TIMINGR_SCLH_Pos         (8U)
+#define I2C_TIMINGR_SCLH_Msk         (0xFFUL << I2C_TIMINGR_SCLH_Pos)           /*!< 0x0000FF00 */
+#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      /*!< SCL high period (master mode) */
+#define I2C_TIMINGR_SDADEL_Pos       (16U)
+#define I2C_TIMINGR_SDADEL_Msk       (0xFUL << I2C_TIMINGR_SDADEL_Pos)          /*!< 0x000F0000 */
+#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    /*!< Data hold time                */
+#define I2C_TIMINGR_SCLDEL_Pos       (20U)
+#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL << I2C_TIMINGR_SCLDEL_Pos)          /*!< 0x00F00000 */
+#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    /*!< Data setup time               */
+#define I2C_TIMINGR_PRESC_Pos        (28U)
+#define I2C_TIMINGR_PRESC_Msk        (0xFUL << I2C_TIMINGR_PRESC_Pos)           /*!< 0xF0000000 */
+#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     /*!< Timings prescaler             */
+
+/******************* Bit definition for I2C_TIMEOUTR register *******************/
+#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)
+#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)     /*!< 0x00000FFF */
+#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 /*!< Bus timeout A                 */
+#define I2C_TIMEOUTR_TIDLE_Pos       (12U)
+#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)          /*!< 0x00001000 */
+#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    /*!< Idle clock timeout detection  */
+#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)
+#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)       /*!< 0x00008000 */
+#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 /*!< Clock timeout enable          */
+#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)
+#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)     /*!< 0x0FFF0000 */
+#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 /*!< Bus timeout B                 */
+#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)
+#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)         /*!< 0x80000000 */
+#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   /*!< Extended clock timeout enable */
+
+/******************  Bit definition for I2C_ISR register  *********************/
+#define I2C_ISR_TXE_Pos              (0U)
+#define I2C_ISR_TXE_Msk              (0x1UL << I2C_ISR_TXE_Pos)                 /*!< 0x00000001 */
+#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           /*!< Transmit data register empty    */
+#define I2C_ISR_TXIS_Pos             (1U)
+#define I2C_ISR_TXIS_Msk             (0x1UL << I2C_ISR_TXIS_Pos)                /*!< 0x00000002 */
+#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          /*!< Transmit interrupt status       */
+#define I2C_ISR_RXNE_Pos             (2U)
+#define I2C_ISR_RXNE_Msk             (0x1UL << I2C_ISR_RXNE_Pos)                /*!< 0x00000004 */
+#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          /*!< Receive data register not empty */
+#define I2C_ISR_ADDR_Pos             (3U)
+#define I2C_ISR_ADDR_Msk             (0x1UL << I2C_ISR_ADDR_Pos)                /*!< 0x00000008 */
+#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          /*!< Address matched (slave mode)    */
+#define I2C_ISR_NACKF_Pos            (4U)
+#define I2C_ISR_NACKF_Msk            (0x1UL << I2C_ISR_NACKF_Pos)               /*!< 0x00000010 */
+#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         /*!< NACK received flag              */
+#define I2C_ISR_STOPF_Pos            (5U)
+#define I2C_ISR_STOPF_Msk            (0x1UL << I2C_ISR_STOPF_Pos)               /*!< 0x00000020 */
+#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         /*!< STOP detection flag             */
+#define I2C_ISR_TC_Pos               (6U)
+#define I2C_ISR_TC_Msk               (0x1UL << I2C_ISR_TC_Pos)                  /*!< 0x00000040 */
+#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            /*!< Transfer complete (master mode) */
+#define I2C_ISR_TCR_Pos              (7U)
+#define I2C_ISR_TCR_Msk              (0x1UL << I2C_ISR_TCR_Pos)                 /*!< 0x00000080 */
+#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           /*!< Transfer complete reload        */
+#define I2C_ISR_BERR_Pos             (8U)
+#define I2C_ISR_BERR_Msk             (0x1UL << I2C_ISR_BERR_Pos)                /*!< 0x00000100 */
+#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          /*!< Bus error                       */
+#define I2C_ISR_ARLO_Pos             (9U)
+#define I2C_ISR_ARLO_Msk             (0x1UL << I2C_ISR_ARLO_Pos)                /*!< 0x00000200 */
+#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          /*!< Arbitration lost                */
+#define I2C_ISR_OVR_Pos              (10U)
+#define I2C_ISR_OVR_Msk              (0x1UL << I2C_ISR_OVR_Pos)                 /*!< 0x00000400 */
+#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           /*!< Overrun/Underrun                */
+#define I2C_ISR_PECERR_Pos           (11U)
+#define I2C_ISR_PECERR_Msk           (0x1UL << I2C_ISR_PECERR_Pos)              /*!< 0x00000800 */
+#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        /*!< PEC error in reception          */
+#define I2C_ISR_TIMEOUT_Pos          (12U)
+#define I2C_ISR_TIMEOUT_Msk          (0x1UL << I2C_ISR_TIMEOUT_Pos)             /*!< 0x00001000 */
+#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       /*!< Timeout or Tlow detection flag  */
+#define I2C_ISR_ALERT_Pos            (13U)
+#define I2C_ISR_ALERT_Msk            (0x1UL << I2C_ISR_ALERT_Pos)               /*!< 0x00002000 */
+#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         /*!< SMBus alert                     */
+#define I2C_ISR_BUSY_Pos             (15U)
+#define I2C_ISR_BUSY_Msk             (0x1UL << I2C_ISR_BUSY_Pos)                /*!< 0x00008000 */
+#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          /*!< Bus busy                        */
+#define I2C_ISR_DIR_Pos              (16U)
+#define I2C_ISR_DIR_Msk              (0x1UL << I2C_ISR_DIR_Pos)                 /*!< 0x00010000 */
+#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           /*!< Transfer direction (slave mode) */
+#define I2C_ISR_ADDCODE_Pos          (17U)
+#define I2C_ISR_ADDCODE_Msk          (0x7FUL << I2C_ISR_ADDCODE_Pos)            /*!< 0x00FE0000 */
+#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       /*!< Address match code (slave mode) */
+
+/******************  Bit definition for I2C_ICR register  *********************/
+#define I2C_ICR_ADDRCF_Pos           (3U)
+#define I2C_ICR_ADDRCF_Msk           (0x1UL << I2C_ICR_ADDRCF_Pos)              /*!< 0x00000008 */
+#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        /*!< Address matched clear flag      */
+#define I2C_ICR_NACKCF_Pos           (4U)
+#define I2C_ICR_NACKCF_Msk           (0x1UL << I2C_ICR_NACKCF_Pos)              /*!< 0x00000010 */
+#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        /*!< NACK clear flag                 */
+#define I2C_ICR_STOPCF_Pos           (5U)
+#define I2C_ICR_STOPCF_Msk           (0x1UL << I2C_ICR_STOPCF_Pos)              /*!< 0x00000020 */
+#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        /*!< STOP detection clear flag       */
+#define I2C_ICR_BERRCF_Pos           (8U)
+#define I2C_ICR_BERRCF_Msk           (0x1UL << I2C_ICR_BERRCF_Pos)              /*!< 0x00000100 */
+#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        /*!< Bus error clear flag            */
+#define I2C_ICR_ARLOCF_Pos           (9U)
+#define I2C_ICR_ARLOCF_Msk           (0x1UL << I2C_ICR_ARLOCF_Pos)              /*!< 0x00000200 */
+#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        /*!< Arbitration lost clear flag     */
+#define I2C_ICR_OVRCF_Pos            (10U)
+#define I2C_ICR_OVRCF_Msk            (0x1UL << I2C_ICR_OVRCF_Pos)               /*!< 0x00000400 */
+#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         /*!< Overrun/Underrun clear flag     */
+#define I2C_ICR_PECCF_Pos            (11U)
+#define I2C_ICR_PECCF_Msk            (0x1UL << I2C_ICR_PECCF_Pos)               /*!< 0x00000800 */
+#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         /*!< PAC error clear flag            */
+#define I2C_ICR_TIMOUTCF_Pos         (12U)
+#define I2C_ICR_TIMOUTCF_Msk         (0x1UL << I2C_ICR_TIMOUTCF_Pos)            /*!< 0x00001000 */
+#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      /*!< Timeout clear flag              */
+#define I2C_ICR_ALERTCF_Pos          (13U)
+#define I2C_ICR_ALERTCF_Msk          (0x1UL << I2C_ICR_ALERTCF_Pos)             /*!< 0x00002000 */
+#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       /*!< Alert clear flag                */
+
+/******************  Bit definition for I2C_PECR register  *********************/
+#define I2C_PECR_PEC_Pos             (0U)
+#define I2C_PECR_PEC_Msk             (0xFFUL << I2C_PECR_PEC_Pos)               /*!< 0x000000FF */
+#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          /*!< PEC register        */
+
+/******************  Bit definition for I2C_RXDR register  *********************/
+#define I2C_RXDR_RXDATA_Pos          (0U)
+#define I2C_RXDR_RXDATA_Msk          (0xFFUL << I2C_RXDR_RXDATA_Pos)            /*!< 0x000000FF */
+#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       /*!< 8-bit receive data  */
+
+/******************  Bit definition for I2C_TXDR register  *********************/
+#define I2C_TXDR_TXDATA_Pos          (0U)
+#define I2C_TXDR_TXDATA_Msk          (0xFFUL << I2C_TXDR_TXDATA_Pos)            /*!< 0x000000FF */
+#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       /*!< 8-bit transmit data */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Independent WATCHDOG                             */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos      (0U)
+#define IWDG_KR_KEY_Msk      (0xFFFFUL << IWDG_KR_KEY_Pos)                      /*!< 0x0000FFFF */
+#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos       (0U)
+#define IWDG_PR_PR_Msk       (0x7UL << IWDG_PR_PR_Pos)                          /*!< 0x00000007 */
+#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0         (0x1UL << IWDG_PR_PR_Pos)                          /*!< 0x01 */
+#define IWDG_PR_PR_1         (0x2UL << IWDG_PR_PR_Pos)                          /*!< 0x02 */
+#define IWDG_PR_PR_2         (0x4UL << IWDG_PR_PR_Pos)                          /*!< 0x04 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos      (0U)
+#define IWDG_RLR_RL_Msk      (0xFFFUL << IWDG_RLR_RL_Pos)                       /*!< 0x00000FFF */
+#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos      (0U)
+#define IWDG_SR_PVU_Msk      (0x1UL << IWDG_SR_PVU_Pos)                         /*!< 0x00000001 */
+#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   /*!< Watchdog prescaler value update */
+#define IWDG_SR_RVU_Pos      (1U)
+#define IWDG_SR_RVU_Msk      (0x1UL << IWDG_SR_RVU_Pos)                         /*!< 0x00000002 */
+#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   /*!< Watchdog counter reload value update */
+#define IWDG_SR_WVU_Pos      (2U)
+#define IWDG_SR_WVU_Msk      (0x1UL << IWDG_SR_WVU_Pos)                         /*!< 0x00000004 */
+#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   /*!< Watchdog counter window value update */
+
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_WINR_WIN_Pos    (0U)
+#define IWDG_WINR_WIN_Msk    (0xFFFUL << IWDG_WINR_WIN_Pos)                     /*!< 0x00000FFF */
+#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 /*!< Watchdog counter window value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                             Power Control                                  */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for PWR_CR1 register  ********************/
+#define PWR_CR1_LPDS_Pos        (0U)
+#define PWR_CR1_LPDS_Msk        (0x1UL << PWR_CR1_LPDS_Pos)                     /*!< 0x00000001 */
+#define PWR_CR1_LPDS            PWR_CR1_LPDS_Msk                               /*!< Low-Power Deepsleep                 */
+#define PWR_CR1_PDDS_Pos        (1U)
+#define PWR_CR1_PDDS_Msk        (0x1UL << PWR_CR1_PDDS_Pos)                     /*!< 0x00000002 */
+#define PWR_CR1_PDDS            PWR_CR1_PDDS_Msk                               /*!< Power Down Deepsleep                */
+#define PWR_CR1_CSBF_Pos        (3U)
+#define PWR_CR1_CSBF_Msk        (0x1UL << PWR_CR1_CSBF_Pos)                     /*!< 0x00000008 */
+#define PWR_CR1_CSBF            PWR_CR1_CSBF_Msk                               /*!< Clear Standby Flag                  */
+#define PWR_CR1_PVDE_Pos        (4U)
+#define PWR_CR1_PVDE_Msk        (0x1UL << PWR_CR1_PVDE_Pos)                     /*!< 0x00000010 */
+#define PWR_CR1_PVDE            PWR_CR1_PVDE_Msk                               /*!< Power Voltage Detector Enable       */
+#define PWR_CR1_PLS_Pos         (5U)
+#define PWR_CR1_PLS_Msk         (0x7UL << PWR_CR1_PLS_Pos)                      /*!< 0x000000E0 */
+#define PWR_CR1_PLS             PWR_CR1_PLS_Msk                                /*!< PLS[2:0] bits (PVD Level Selection) */
+#define PWR_CR1_PLS_0           (0x1UL << PWR_CR1_PLS_Pos)                      /*!< 0x00000020 */
+#define PWR_CR1_PLS_1           (0x2UL << PWR_CR1_PLS_Pos)                      /*!< 0x00000040 */
+#define PWR_CR1_PLS_2           (0x4UL << PWR_CR1_PLS_Pos)                      /*!< 0x00000080 */
+
+/*!< PVD level configuration */
+#define PWR_CR1_PLS_LEV0        0x00000000U                                    /*!< PVD level 0 */
+#define PWR_CR1_PLS_LEV1_Pos    (5U)
+#define PWR_CR1_PLS_LEV1_Msk    (0x1UL << PWR_CR1_PLS_LEV1_Pos)                 /*!< 0x00000020 */
+#define PWR_CR1_PLS_LEV1        PWR_CR1_PLS_LEV1_Msk                           /*!< PVD level 1 */
+#define PWR_CR1_PLS_LEV2_Pos    (6U)
+#define PWR_CR1_PLS_LEV2_Msk    (0x1UL << PWR_CR1_PLS_LEV2_Pos)                 /*!< 0x00000040 */
+#define PWR_CR1_PLS_LEV2        PWR_CR1_PLS_LEV2_Msk                           /*!< PVD level 2 */
+#define PWR_CR1_PLS_LEV3_Pos    (5U)
+#define PWR_CR1_PLS_LEV3_Msk    (0x3UL << PWR_CR1_PLS_LEV3_Pos)                 /*!< 0x00000060 */
+#define PWR_CR1_PLS_LEV3        PWR_CR1_PLS_LEV3_Msk                           /*!< PVD level 3 */
+#define PWR_CR1_PLS_LEV4_Pos    (7U)
+#define PWR_CR1_PLS_LEV4_Msk    (0x1UL << PWR_CR1_PLS_LEV4_Pos)                 /*!< 0x00000080 */
+#define PWR_CR1_PLS_LEV4        PWR_CR1_PLS_LEV4_Msk                           /*!< PVD level 4 */
+#define PWR_CR1_PLS_LEV5_Pos    (5U)
+#define PWR_CR1_PLS_LEV5_Msk    (0x5UL << PWR_CR1_PLS_LEV5_Pos)                 /*!< 0x000000A0 */
+#define PWR_CR1_PLS_LEV5        PWR_CR1_PLS_LEV5_Msk                           /*!< PVD level 5 */
+#define PWR_CR1_PLS_LEV6_Pos    (6U)
+#define PWR_CR1_PLS_LEV6_Msk    (0x3UL << PWR_CR1_PLS_LEV6_Pos)                 /*!< 0x000000C0 */
+#define PWR_CR1_PLS_LEV6        PWR_CR1_PLS_LEV6_Msk                           /*!< PVD level 6 */
+#define PWR_CR1_PLS_LEV7_Pos    (5U)
+#define PWR_CR1_PLS_LEV7_Msk    (0x7UL << PWR_CR1_PLS_LEV7_Pos)                 /*!< 0x000000E0 */
+#define PWR_CR1_PLS_LEV7        PWR_CR1_PLS_LEV7_Msk                           /*!< PVD level 7 */
+#define PWR_CR1_DBP_Pos         (8U)
+#define PWR_CR1_DBP_Msk         (0x1UL << PWR_CR1_DBP_Pos)                      /*!< 0x00000100 */
+#define PWR_CR1_DBP             PWR_CR1_DBP_Msk                                /*!< Disable Backup Domain write protection                     */
+#define PWR_CR1_FPDS_Pos        (9U)
+#define PWR_CR1_FPDS_Msk        (0x1UL << PWR_CR1_FPDS_Pos)                     /*!< 0x00000200 */
+#define PWR_CR1_FPDS            PWR_CR1_FPDS_Msk                               /*!< Flash power down in Stop mode                              */
+#define PWR_CR1_LPUDS_Pos       (10U)
+#define PWR_CR1_LPUDS_Msk       (0x1UL << PWR_CR1_LPUDS_Pos)                    /*!< 0x00000400 */
+#define PWR_CR1_LPUDS           PWR_CR1_LPUDS_Msk                              /*!< Low-power regulator in deepsleep under-drive mode          */
+#define PWR_CR1_MRUDS_Pos       (11U)
+#define PWR_CR1_MRUDS_Msk       (0x1UL << PWR_CR1_MRUDS_Pos)                    /*!< 0x00000800 */
+#define PWR_CR1_MRUDS           PWR_CR1_MRUDS_Msk                              /*!< Main regulator in deepsleep under-drive mode               */
+#define PWR_CR1_ADCDC1_Pos      (13U)
+#define PWR_CR1_ADCDC1_Msk      (0x1UL << PWR_CR1_ADCDC1_Pos)                   /*!< 0x00002000 */
+#define PWR_CR1_ADCDC1          PWR_CR1_ADCDC1_Msk                             /*!< Refer to AN4073 on how to use this bit */
+#define PWR_CR1_VOS_Pos         (14U)
+#define PWR_CR1_VOS_Msk         (0x3UL << PWR_CR1_VOS_Pos)                      /*!< 0x0000C000 */
+#define PWR_CR1_VOS             PWR_CR1_VOS_Msk                                /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
+#define PWR_CR1_VOS_0           (0x1UL << PWR_CR1_VOS_Pos)                      /*!< 0x00004000 */
+#define PWR_CR1_VOS_1           (0x2UL << PWR_CR1_VOS_Pos)                      /*!< 0x00008000 */
+#define PWR_CR1_ODEN_Pos        (16U)
+#define PWR_CR1_ODEN_Msk        (0x1UL << PWR_CR1_ODEN_Pos)                     /*!< 0x00010000 */
+#define PWR_CR1_ODEN            PWR_CR1_ODEN_Msk                               /*!< Over Drive enable                   */
+#define PWR_CR1_ODSWEN_Pos      (17U)
+#define PWR_CR1_ODSWEN_Msk      (0x1UL << PWR_CR1_ODSWEN_Pos)                   /*!< 0x00020000 */
+#define PWR_CR1_ODSWEN          PWR_CR1_ODSWEN_Msk                             /*!< Over Drive switch enabled           */
+#define PWR_CR1_UDEN_Pos        (18U)
+#define PWR_CR1_UDEN_Msk        (0x3UL << PWR_CR1_UDEN_Pos)                     /*!< 0x000C0000 */
+#define PWR_CR1_UDEN            PWR_CR1_UDEN_Msk                               /*!< Under Drive enable in stop mode     */
+#define PWR_CR1_UDEN_0          (0x1UL << PWR_CR1_UDEN_Pos)                     /*!< 0x00040000 */
+#define PWR_CR1_UDEN_1          (0x2UL << PWR_CR1_UDEN_Pos)                     /*!< 0x00080000 */
+
+/*******************  Bit definition for PWR_CSR1 register  ********************/
+#define PWR_CSR1_WUIF_Pos       (0U)
+#define PWR_CSR1_WUIF_Msk       (0x1UL << PWR_CSR1_WUIF_Pos)                    /*!< 0x00000001 */
+#define PWR_CSR1_WUIF           PWR_CSR1_WUIF_Msk                              /*!< Wake up internal Flag                            */
+#define PWR_CSR1_SBF_Pos        (1U)
+#define PWR_CSR1_SBF_Msk        (0x1UL << PWR_CSR1_SBF_Pos)                     /*!< 0x00000002 */
+#define PWR_CSR1_SBF            PWR_CSR1_SBF_Msk                               /*!< Standby Flag                                     */
+#define PWR_CSR1_PVDO_Pos       (2U)
+#define PWR_CSR1_PVDO_Msk       (0x1UL << PWR_CSR1_PVDO_Pos)                    /*!< 0x00000004 */
+#define PWR_CSR1_PVDO           PWR_CSR1_PVDO_Msk                              /*!< PVD Output                                       */
+#define PWR_CSR1_BRR_Pos        (3U)
+#define PWR_CSR1_BRR_Msk        (0x1UL << PWR_CSR1_BRR_Pos)                     /*!< 0x00000008 */
+#define PWR_CSR1_BRR            PWR_CSR1_BRR_Msk                               /*!< Backup regulator ready                           */
+#define PWR_CSR1_EIWUP_Pos      (8U)
+#define PWR_CSR1_EIWUP_Msk      (0x1UL << PWR_CSR1_EIWUP_Pos)                   /*!< 0x00000100 */
+#define PWR_CSR1_EIWUP          PWR_CSR1_EIWUP_Msk                             /*!< Enable internal wakeup                           */
+#define PWR_CSR1_BRE_Pos        (9U)
+#define PWR_CSR1_BRE_Msk        (0x1UL << PWR_CSR1_BRE_Pos)                     /*!< 0x00000200 */
+#define PWR_CSR1_BRE            PWR_CSR1_BRE_Msk                               /*!< Backup regulator enable                          */
+#define PWR_CSR1_VOSRDY_Pos     (14U)
+#define PWR_CSR1_VOSRDY_Msk     (0x1UL << PWR_CSR1_VOSRDY_Pos)                  /*!< 0x00004000 */
+#define PWR_CSR1_VOSRDY         PWR_CSR1_VOSRDY_Msk                            /*!< Regulator voltage scaling output selection ready */
+#define PWR_CSR1_ODRDY_Pos      (16U)
+#define PWR_CSR1_ODRDY_Msk      (0x1UL << PWR_CSR1_ODRDY_Pos)                   /*!< 0x00010000 */
+#define PWR_CSR1_ODRDY          PWR_CSR1_ODRDY_Msk                             /*!< Over Drive generator ready                       */
+#define PWR_CSR1_ODSWRDY_Pos    (17U)
+#define PWR_CSR1_ODSWRDY_Msk    (0x1UL << PWR_CSR1_ODSWRDY_Pos)                 /*!< 0x00020000 */
+#define PWR_CSR1_ODSWRDY        PWR_CSR1_ODSWRDY_Msk                           /*!< Over Drive Switch ready                          */
+#define PWR_CSR1_UDRDY_Pos      (18U)
+#define PWR_CSR1_UDRDY_Msk      (0x3UL << PWR_CSR1_UDRDY_Pos)                   /*!< 0x000C0000 */
+#define PWR_CSR1_UDRDY          PWR_CSR1_UDRDY_Msk                             /*!< Under Drive ready                                */
+
+
+/********************  Bit definition for PWR_CR2 register  ********************/
+#define PWR_CR2_CWUPF1_Pos      (0U)
+#define PWR_CR2_CWUPF1_Msk      (0x1UL << PWR_CR2_CWUPF1_Pos)                   /*!< 0x00000001 */
+#define PWR_CR2_CWUPF1          PWR_CR2_CWUPF1_Msk                             /*!< Clear Wakeup Pin Flag for PA0      */
+#define PWR_CR2_CWUPF2_Pos      (1U)
+#define PWR_CR2_CWUPF2_Msk      (0x1UL << PWR_CR2_CWUPF2_Pos)                   /*!< 0x00000002 */
+#define PWR_CR2_CWUPF2          PWR_CR2_CWUPF2_Msk                             /*!< Clear Wakeup Pin Flag for PA2      */
+#define PWR_CR2_CWUPF3_Pos      (2U)
+#define PWR_CR2_CWUPF3_Msk      (0x1UL << PWR_CR2_CWUPF3_Pos)                   /*!< 0x00000004 */
+#define PWR_CR2_CWUPF3          PWR_CR2_CWUPF3_Msk                             /*!< Clear Wakeup Pin Flag for PC1      */
+#define PWR_CR2_CWUPF4_Pos      (3U)
+#define PWR_CR2_CWUPF4_Msk      (0x1UL << PWR_CR2_CWUPF4_Pos)                   /*!< 0x00000008 */
+#define PWR_CR2_CWUPF4          PWR_CR2_CWUPF4_Msk                             /*!< Clear Wakeup Pin Flag for PC13     */
+#define PWR_CR2_CWUPF5_Pos      (4U)
+#define PWR_CR2_CWUPF5_Msk      (0x1UL << PWR_CR2_CWUPF5_Pos)                   /*!< 0x00000010 */
+#define PWR_CR2_CWUPF5          PWR_CR2_CWUPF5_Msk                             /*!< Clear Wakeup Pin Flag for PI8      */
+#define PWR_CR2_CWUPF6_Pos      (5U)
+#define PWR_CR2_CWUPF6_Msk      (0x1UL << PWR_CR2_CWUPF6_Pos)                   /*!< 0x00000020 */
+#define PWR_CR2_CWUPF6          PWR_CR2_CWUPF6_Msk                             /*!< Clear Wakeup Pin Flag for PI11     */
+#define PWR_CR2_WUPP1_Pos       (8U)
+#define PWR_CR2_WUPP1_Msk       (0x1UL << PWR_CR2_WUPP1_Pos)                    /*!< 0x00000100 */
+#define PWR_CR2_WUPP1           PWR_CR2_WUPP1_Msk                              /*!< Wakeup Pin Polarity bit for PA0    */
+#define PWR_CR2_WUPP2_Pos       (9U)
+#define PWR_CR2_WUPP2_Msk       (0x1UL << PWR_CR2_WUPP2_Pos)                    /*!< 0x00000200 */
+#define PWR_CR2_WUPP2           PWR_CR2_WUPP2_Msk                              /*!< Wakeup Pin Polarity bit for PA2    */
+#define PWR_CR2_WUPP3_Pos       (10U)
+#define PWR_CR2_WUPP3_Msk       (0x1UL << PWR_CR2_WUPP3_Pos)                    /*!< 0x00000400 */
+#define PWR_CR2_WUPP3           PWR_CR2_WUPP3_Msk                              /*!< Wakeup Pin Polarity bit for PC1    */
+#define PWR_CR2_WUPP4_Pos       (11U)
+#define PWR_CR2_WUPP4_Msk       (0x1UL << PWR_CR2_WUPP4_Pos)                    /*!< 0x00000800 */
+#define PWR_CR2_WUPP4           PWR_CR2_WUPP4_Msk                              /*!< Wakeup Pin Polarity bit for PC13   */
+#define PWR_CR2_WUPP5_Pos       (12U)
+#define PWR_CR2_WUPP5_Msk       (0x1UL << PWR_CR2_WUPP5_Pos)                    /*!< 0x00001000 */
+#define PWR_CR2_WUPP5           PWR_CR2_WUPP5_Msk                              /*!< Wakeup Pin Polarity bit for PI8    */
+#define PWR_CR2_WUPP6_Pos       (13U)
+#define PWR_CR2_WUPP6_Msk       (0x1UL << PWR_CR2_WUPP6_Pos)                    /*!< 0x00002000 */
+#define PWR_CR2_WUPP6           PWR_CR2_WUPP6_Msk                              /*!< Wakeup Pin Polarity bit for PI11   */
+
+/*******************  Bit definition for PWR_CSR2 register  ********************/
+#define PWR_CSR2_WUPF1_Pos      (0U)
+#define PWR_CSR2_WUPF1_Msk      (0x1UL << PWR_CSR2_WUPF1_Pos)                   /*!< 0x00000001 */
+#define PWR_CSR2_WUPF1          PWR_CSR2_WUPF1_Msk                             /*!< Wakeup Pin Flag for PA0            */
+#define PWR_CSR2_WUPF2_Pos      (1U)
+#define PWR_CSR2_WUPF2_Msk      (0x1UL << PWR_CSR2_WUPF2_Pos)                   /*!< 0x00000002 */
+#define PWR_CSR2_WUPF2          PWR_CSR2_WUPF2_Msk                             /*!< Wakeup Pin Flag for PA2            */
+#define PWR_CSR2_WUPF3_Pos      (2U)
+#define PWR_CSR2_WUPF3_Msk      (0x1UL << PWR_CSR2_WUPF3_Pos)                   /*!< 0x00000004 */
+#define PWR_CSR2_WUPF3          PWR_CSR2_WUPF3_Msk                             /*!< Wakeup Pin Flag for PC1            */
+#define PWR_CSR2_WUPF4_Pos      (3U)
+#define PWR_CSR2_WUPF4_Msk      (0x1UL << PWR_CSR2_WUPF4_Pos)                   /*!< 0x00000008 */
+#define PWR_CSR2_WUPF4          PWR_CSR2_WUPF4_Msk                             /*!< Wakeup Pin Flag for PC13           */
+#define PWR_CSR2_WUPF5_Pos      (4U)
+#define PWR_CSR2_WUPF5_Msk      (0x1UL << PWR_CSR2_WUPF5_Pos)                   /*!< 0x00000010 */
+#define PWR_CSR2_WUPF5          PWR_CSR2_WUPF5_Msk                             /*!< Wakeup Pin Flag for PI8            */
+#define PWR_CSR2_WUPF6_Pos      (5U)
+#define PWR_CSR2_WUPF6_Msk      (0x1UL << PWR_CSR2_WUPF6_Pos)                   /*!< 0x00000020 */
+#define PWR_CSR2_WUPF6          PWR_CSR2_WUPF6_Msk                             /*!< Wakeup Pin Flag for PI11           */
+#define PWR_CSR2_EWUP1_Pos      (8U)
+#define PWR_CSR2_EWUP1_Msk      (0x1UL << PWR_CSR2_EWUP1_Pos)                   /*!< 0x00000100 */
+#define PWR_CSR2_EWUP1          PWR_CSR2_EWUP1_Msk                             /*!< Enable Wakeup Pin PA0              */
+#define PWR_CSR2_EWUP2_Pos      (9U)
+#define PWR_CSR2_EWUP2_Msk      (0x1UL << PWR_CSR2_EWUP2_Pos)                   /*!< 0x00000200 */
+#define PWR_CSR2_EWUP2          PWR_CSR2_EWUP2_Msk                             /*!< Enable Wakeup Pin PA2              */
+#define PWR_CSR2_EWUP3_Pos      (10U)
+#define PWR_CSR2_EWUP3_Msk      (0x1UL << PWR_CSR2_EWUP3_Pos)                   /*!< 0x00000400 */
+#define PWR_CSR2_EWUP3          PWR_CSR2_EWUP3_Msk                             /*!< Enable Wakeup Pin PC1              */
+#define PWR_CSR2_EWUP4_Pos      (11U)
+#define PWR_CSR2_EWUP4_Msk      (0x1UL << PWR_CSR2_EWUP4_Pos)                   /*!< 0x00000800 */
+#define PWR_CSR2_EWUP4          PWR_CSR2_EWUP4_Msk                             /*!< Enable Wakeup Pin PC13             */
+#define PWR_CSR2_EWUP5_Pos      (12U)
+#define PWR_CSR2_EWUP5_Msk      (0x1UL << PWR_CSR2_EWUP5_Pos)                   /*!< 0x00001000 */
+#define PWR_CSR2_EWUP5          PWR_CSR2_EWUP5_Msk                             /*!< Enable Wakeup Pin PI8              */
+#define PWR_CSR2_EWUP6_Pos      (13U)
+#define PWR_CSR2_EWUP6_Msk      (0x1UL << PWR_CSR2_EWUP6_Pos)                   /*!< 0x00002000 */
+#define PWR_CSR2_EWUP6          PWR_CSR2_EWUP6_Msk                             /*!< Enable Wakeup Pin PI11             */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    QUADSPI                                 */
+/*                                                                            */
+/******************************************************************************/
+/*****************  Bit definition for QUADSPI_CR register  *******************/
+#define QUADSPI_CR_EN_Pos                (0U)
+#define QUADSPI_CR_EN_Msk                (0x1UL << QUADSPI_CR_EN_Pos)           /*!< 0x00000001 */
+#define QUADSPI_CR_EN                    QUADSPI_CR_EN_Msk                     /*!< Enable                            */
+#define QUADSPI_CR_ABORT_Pos             (1U)
+#define QUADSPI_CR_ABORT_Msk             (0x1UL << QUADSPI_CR_ABORT_Pos)        /*!< 0x00000002 */
+#define QUADSPI_CR_ABORT                 QUADSPI_CR_ABORT_Msk                  /*!< Abort request                     */
+#define QUADSPI_CR_DMAEN_Pos             (2U)
+#define QUADSPI_CR_DMAEN_Msk             (0x1UL << QUADSPI_CR_DMAEN_Pos)        /*!< 0x00000004 */
+#define QUADSPI_CR_DMAEN                 QUADSPI_CR_DMAEN_Msk                  /*!< DMA Enable                        */
+#define QUADSPI_CR_TCEN_Pos              (3U)
+#define QUADSPI_CR_TCEN_Msk              (0x1UL << QUADSPI_CR_TCEN_Pos)         /*!< 0x00000008 */
+#define QUADSPI_CR_TCEN                  QUADSPI_CR_TCEN_Msk                   /*!< Timeout Counter Enable            */
+#define QUADSPI_CR_SSHIFT_Pos            (4U)
+#define QUADSPI_CR_SSHIFT_Msk            (0x1UL << QUADSPI_CR_SSHIFT_Pos)       /*!< 0x00000010 */
+#define QUADSPI_CR_SSHIFT                QUADSPI_CR_SSHIFT_Msk                 /*!< Sample Shift                      */
+#define QUADSPI_CR_DFM_Pos               (6U)
+#define QUADSPI_CR_DFM_Msk               (0x1UL << QUADSPI_CR_DFM_Pos)          /*!< 0x00000040 */
+#define QUADSPI_CR_DFM                   QUADSPI_CR_DFM_Msk                    /*!< Dual Flash Mode                   */
+#define QUADSPI_CR_FSEL_Pos              (7U)
+#define QUADSPI_CR_FSEL_Msk              (0x1UL << QUADSPI_CR_FSEL_Pos)         /*!< 0x00000080 */
+#define QUADSPI_CR_FSEL                  QUADSPI_CR_FSEL_Msk                   /*!< Flash Select                      */
+#define QUADSPI_CR_FTHRES_Pos            (8U)
+#define QUADSPI_CR_FTHRES_Msk            (0x1FUL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00001F00 */
+#define QUADSPI_CR_FTHRES                QUADSPI_CR_FTHRES_Msk                 /*!< FTHRES[4:0] FIFO Level            */
+#define QUADSPI_CR_FTHRES_0              (0x01UL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00000100 */
+#define QUADSPI_CR_FTHRES_1              (0x02UL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00000200 */
+#define QUADSPI_CR_FTHRES_2              (0x04UL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00000400 */
+#define QUADSPI_CR_FTHRES_3              (0x08UL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00000800 */
+#define QUADSPI_CR_FTHRES_4              (0x10UL << QUADSPI_CR_FTHRES_Pos)      /*!< 0x00001000 */
+#define QUADSPI_CR_TEIE_Pos              (16U)
+#define QUADSPI_CR_TEIE_Msk              (0x1UL << QUADSPI_CR_TEIE_Pos)         /*!< 0x00010000 */
+#define QUADSPI_CR_TEIE                  QUADSPI_CR_TEIE_Msk                   /*!< Transfer Error Interrupt Enable    */
+#define QUADSPI_CR_TCIE_Pos              (17U)
+#define QUADSPI_CR_TCIE_Msk              (0x1UL << QUADSPI_CR_TCIE_Pos)         /*!< 0x00020000 */
+#define QUADSPI_CR_TCIE                  QUADSPI_CR_TCIE_Msk                   /*!< Transfer Complete Interrupt Enable */
+#define QUADSPI_CR_FTIE_Pos              (18U)
+#define QUADSPI_CR_FTIE_Msk              (0x1UL << QUADSPI_CR_FTIE_Pos)         /*!< 0x00040000 */
+#define QUADSPI_CR_FTIE                  QUADSPI_CR_FTIE_Msk                   /*!< FIFO Threshold Interrupt Enable    */
+#define QUADSPI_CR_SMIE_Pos              (19U)
+#define QUADSPI_CR_SMIE_Msk              (0x1UL << QUADSPI_CR_SMIE_Pos)         /*!< 0x00080000 */
+#define QUADSPI_CR_SMIE                  QUADSPI_CR_SMIE_Msk                   /*!< Status Match Interrupt Enable      */
+#define QUADSPI_CR_TOIE_Pos              (20U)
+#define QUADSPI_CR_TOIE_Msk              (0x1UL << QUADSPI_CR_TOIE_Pos)         /*!< 0x00100000 */
+#define QUADSPI_CR_TOIE                  QUADSPI_CR_TOIE_Msk                   /*!< TimeOut Interrupt Enable           */
+#define QUADSPI_CR_APMS_Pos              (22U)
+#define QUADSPI_CR_APMS_Msk              (0x1UL << QUADSPI_CR_APMS_Pos)         /*!< 0x00400000 */
+#define QUADSPI_CR_APMS                  QUADSPI_CR_APMS_Msk                   /*!< Bit 1                              */
+#define QUADSPI_CR_PMM_Pos               (23U)
+#define QUADSPI_CR_PMM_Msk               (0x1UL << QUADSPI_CR_PMM_Pos)          /*!< 0x00800000 */
+#define QUADSPI_CR_PMM                   QUADSPI_CR_PMM_Msk                    /*!< Polling Match Mode                 */
+#define QUADSPI_CR_PRESCALER_Pos         (24U)
+#define QUADSPI_CR_PRESCALER_Msk         (0xFFUL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0xFF000000 */
+#define QUADSPI_CR_PRESCALER             QUADSPI_CR_PRESCALER_Msk              /*!< PRESCALER[7:0] Clock prescaler     */
+#define QUADSPI_CR_PRESCALER_0           (0x01UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x01000000 */
+#define QUADSPI_CR_PRESCALER_1           (0x02UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x02000000 */
+#define QUADSPI_CR_PRESCALER_2           (0x04UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x04000000 */
+#define QUADSPI_CR_PRESCALER_3           (0x08UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x08000000 */
+#define QUADSPI_CR_PRESCALER_4           (0x10UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x10000000 */
+#define QUADSPI_CR_PRESCALER_5           (0x20UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x20000000 */
+#define QUADSPI_CR_PRESCALER_6           (0x40UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x40000000 */
+#define QUADSPI_CR_PRESCALER_7           (0x80UL << QUADSPI_CR_PRESCALER_Pos)   /*!< 0x80000000 */
+
+/*****************  Bit definition for QUADSPI_DCR register  ******************/
+#define QUADSPI_DCR_CKMODE_Pos           (0U)
+#define QUADSPI_DCR_CKMODE_Msk           (0x1UL << QUADSPI_DCR_CKMODE_Pos)      /*!< 0x00000001 */
+#define QUADSPI_DCR_CKMODE               QUADSPI_DCR_CKMODE_Msk                /*!< Mode 0 / Mode 3                 */
+#define QUADSPI_DCR_CSHT_Pos             (8U)
+#define QUADSPI_DCR_CSHT_Msk             (0x7UL << QUADSPI_DCR_CSHT_Pos)        /*!< 0x00000700 */
+#define QUADSPI_DCR_CSHT                 QUADSPI_DCR_CSHT_Msk                  /*!< CSHT[2:0]: ChipSelect High Time */
+#define QUADSPI_DCR_CSHT_0               (0x1UL << QUADSPI_DCR_CSHT_Pos)        /*!< 0x00000100 */
+#define QUADSPI_DCR_CSHT_1               (0x2UL << QUADSPI_DCR_CSHT_Pos)        /*!< 0x00000200 */
+#define QUADSPI_DCR_CSHT_2               (0x4UL << QUADSPI_DCR_CSHT_Pos)        /*!< 0x00000400 */
+#define QUADSPI_DCR_FSIZE_Pos            (16U)
+#define QUADSPI_DCR_FSIZE_Msk            (0x1FUL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x001F0000 */
+#define QUADSPI_DCR_FSIZE                QUADSPI_DCR_FSIZE_Msk                 /*!< FSIZE[4:0]: Flash Size          */
+#define QUADSPI_DCR_FSIZE_0              (0x01UL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x00010000 */
+#define QUADSPI_DCR_FSIZE_1              (0x02UL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x00020000 */
+#define QUADSPI_DCR_FSIZE_2              (0x04UL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x00040000 */
+#define QUADSPI_DCR_FSIZE_3              (0x08UL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x00080000 */
+#define QUADSPI_DCR_FSIZE_4              (0x10UL << QUADSPI_DCR_FSIZE_Pos)      /*!< 0x00100000 */
+
+/******************  Bit definition for QUADSPI_SR register  *******************/
+#define QUADSPI_SR_TEF_Pos               (0U)
+#define QUADSPI_SR_TEF_Msk               (0x1UL << QUADSPI_SR_TEF_Pos)          /*!< 0x00000001 */
+#define QUADSPI_SR_TEF                   QUADSPI_SR_TEF_Msk                    /*!< Transfer Error Flag    */
+#define QUADSPI_SR_TCF_Pos               (1U)
+#define QUADSPI_SR_TCF_Msk               (0x1UL << QUADSPI_SR_TCF_Pos)          /*!< 0x00000002 */
+#define QUADSPI_SR_TCF                   QUADSPI_SR_TCF_Msk                    /*!< Transfer Complete Flag */
+#define QUADSPI_SR_FTF_Pos               (2U)
+#define QUADSPI_SR_FTF_Msk               (0x1UL << QUADSPI_SR_FTF_Pos)          /*!< 0x00000004 */
+#define QUADSPI_SR_FTF                   QUADSPI_SR_FTF_Msk                    /*!< FIFO Threshlod Flag    */
+#define QUADSPI_SR_SMF_Pos               (3U)
+#define QUADSPI_SR_SMF_Msk               (0x1UL << QUADSPI_SR_SMF_Pos)          /*!< 0x00000008 */
+#define QUADSPI_SR_SMF                   QUADSPI_SR_SMF_Msk                    /*!< Status Match Flag      */
+#define QUADSPI_SR_TOF_Pos               (4U)
+#define QUADSPI_SR_TOF_Msk               (0x1UL << QUADSPI_SR_TOF_Pos)          /*!< 0x00000010 */
+#define QUADSPI_SR_TOF                   QUADSPI_SR_TOF_Msk                    /*!< Timeout Flag           */
+#define QUADSPI_SR_BUSY_Pos              (5U)
+#define QUADSPI_SR_BUSY_Msk              (0x1UL << QUADSPI_SR_BUSY_Pos)         /*!< 0x00000020 */
+#define QUADSPI_SR_BUSY                  QUADSPI_SR_BUSY_Msk                   /*!< Busy                   */
+#define QUADSPI_SR_FLEVEL_Pos            (8U)
+#define QUADSPI_SR_FLEVEL_Msk            (0x3FUL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00003F00 */
+#define QUADSPI_SR_FLEVEL                QUADSPI_SR_FLEVEL_Msk                 /*!< FIFO Threshlod Flag    */
+#define QUADSPI_SR_FLEVEL_0              (0x01UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00000100 */
+#define QUADSPI_SR_FLEVEL_1              (0x02UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00000200 */
+#define QUADSPI_SR_FLEVEL_2              (0x04UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00000400 */
+#define QUADSPI_SR_FLEVEL_3              (0x08UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00000800 */
+#define QUADSPI_SR_FLEVEL_4              (0x10UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00001000 */
+#define QUADSPI_SR_FLEVEL_5              (0x20UL << QUADSPI_SR_FLEVEL_Pos)      /*!< 0x00002000 */
+
+/******************  Bit definition for QUADSPI_FCR register  ******************/
+#define QUADSPI_FCR_CTEF_Pos             (0U)
+#define QUADSPI_FCR_CTEF_Msk             (0x1UL << QUADSPI_FCR_CTEF_Pos)        /*!< 0x00000001 */
+#define QUADSPI_FCR_CTEF                 QUADSPI_FCR_CTEF_Msk                  /*!< Clear Transfer Error Flag    */
+#define QUADSPI_FCR_CTCF_Pos             (1U)
+#define QUADSPI_FCR_CTCF_Msk             (0x1UL << QUADSPI_FCR_CTCF_Pos)        /*!< 0x00000002 */
+#define QUADSPI_FCR_CTCF                 QUADSPI_FCR_CTCF_Msk                  /*!< Clear Transfer Complete Flag */
+#define QUADSPI_FCR_CSMF_Pos             (3U)
+#define QUADSPI_FCR_CSMF_Msk             (0x1UL << QUADSPI_FCR_CSMF_Pos)        /*!< 0x00000008 */
+#define QUADSPI_FCR_CSMF                 QUADSPI_FCR_CSMF_Msk                  /*!< Clear Status Match Flag      */
+#define QUADSPI_FCR_CTOF_Pos             (4U)
+#define QUADSPI_FCR_CTOF_Msk             (0x1UL << QUADSPI_FCR_CTOF_Pos)        /*!< 0x00000010 */
+#define QUADSPI_FCR_CTOF                 QUADSPI_FCR_CTOF_Msk                  /*!< Clear Timeout Flag           */
+
+/******************  Bit definition for QUADSPI_DLR register  ******************/
+#define QUADSPI_DLR_DL_Pos               (0U)
+#define QUADSPI_DLR_DL_Msk               (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)   /*!< 0xFFFFFFFF */
+#define QUADSPI_DLR_DL                   QUADSPI_DLR_DL_Msk                    /*!< DL[31:0]: Data Length */
+
+/******************  Bit definition for QUADSPI_CCR register  ******************/
+#define QUADSPI_CCR_INSTRUCTION_Pos      (0U)
+#define QUADSPI_CCR_INSTRUCTION_Msk      (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */
+#define QUADSPI_CCR_INSTRUCTION          QUADSPI_CCR_INSTRUCTION_Msk           /*!< INSTRUCTION[7:0]: Instruction    */
+#define QUADSPI_CCR_INSTRUCTION_0        (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */
+#define QUADSPI_CCR_INSTRUCTION_1        (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */
+#define QUADSPI_CCR_INSTRUCTION_2        (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */
+#define QUADSPI_CCR_INSTRUCTION_3        (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */
+#define QUADSPI_CCR_INSTRUCTION_4        (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */
+#define QUADSPI_CCR_INSTRUCTION_5        (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */
+#define QUADSPI_CCR_INSTRUCTION_6        (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */
+#define QUADSPI_CCR_INSTRUCTION_7        (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */
+#define QUADSPI_CCR_IMODE_Pos            (8U)
+#define QUADSPI_CCR_IMODE_Msk            (0x3UL << QUADSPI_CCR_IMODE_Pos)       /*!< 0x00000300 */
+#define QUADSPI_CCR_IMODE                QUADSPI_CCR_IMODE_Msk                 /*!< IMODE[1:0]: Instruction Mode      */
+#define QUADSPI_CCR_IMODE_0              (0x1UL << QUADSPI_CCR_IMODE_Pos)       /*!< 0x00000100 */
+#define QUADSPI_CCR_IMODE_1              (0x2UL << QUADSPI_CCR_IMODE_Pos)       /*!< 0x00000200 */
+#define QUADSPI_CCR_ADMODE_Pos           (10U)
+#define QUADSPI_CCR_ADMODE_Msk           (0x3UL << QUADSPI_CCR_ADMODE_Pos)      /*!< 0x00000C00 */
+#define QUADSPI_CCR_ADMODE               QUADSPI_CCR_ADMODE_Msk                /*!< ADMODE[1:0]: Address Mode         */
+#define QUADSPI_CCR_ADMODE_0             (0x1UL << QUADSPI_CCR_ADMODE_Pos)      /*!< 0x00000400 */
+#define QUADSPI_CCR_ADMODE_1             (0x2UL << QUADSPI_CCR_ADMODE_Pos)      /*!< 0x00000800 */
+#define QUADSPI_CCR_ADSIZE_Pos           (12U)
+#define QUADSPI_CCR_ADSIZE_Msk           (0x3UL << QUADSPI_CCR_ADSIZE_Pos)      /*!< 0x00003000 */
+#define QUADSPI_CCR_ADSIZE               QUADSPI_CCR_ADSIZE_Msk                /*!< ADSIZE[1:0]: Address Size         */
+#define QUADSPI_CCR_ADSIZE_0             (0x1UL << QUADSPI_CCR_ADSIZE_Pos)      /*!< 0x00001000 */
+#define QUADSPI_CCR_ADSIZE_1             (0x2UL << QUADSPI_CCR_ADSIZE_Pos)      /*!< 0x00002000 */
+#define QUADSPI_CCR_ABMODE_Pos           (14U)
+#define QUADSPI_CCR_ABMODE_Msk           (0x3UL << QUADSPI_CCR_ABMODE_Pos)      /*!< 0x0000C000 */
+#define QUADSPI_CCR_ABMODE               QUADSPI_CCR_ABMODE_Msk                /*!< ABMODE[1:0]: Alternate Bytes Mode */
+#define QUADSPI_CCR_ABMODE_0             (0x1UL << QUADSPI_CCR_ABMODE_Pos)      /*!< 0x00004000 */
+#define QUADSPI_CCR_ABMODE_1             (0x2UL << QUADSPI_CCR_ABMODE_Pos)      /*!< 0x00008000 */
+#define QUADSPI_CCR_ABSIZE_Pos           (16U)
+#define QUADSPI_CCR_ABSIZE_Msk           (0x3UL << QUADSPI_CCR_ABSIZE_Pos)      /*!< 0x00030000 */
+#define QUADSPI_CCR_ABSIZE               QUADSPI_CCR_ABSIZE_Msk                /*!< ABSIZE[1:0]: Instruction Mode     */
+#define QUADSPI_CCR_ABSIZE_0             (0x1UL << QUADSPI_CCR_ABSIZE_Pos)      /*!< 0x00010000 */
+#define QUADSPI_CCR_ABSIZE_1             (0x2UL << QUADSPI_CCR_ABSIZE_Pos)      /*!< 0x00020000 */
+#define QUADSPI_CCR_DCYC_Pos             (18U)
+#define QUADSPI_CCR_DCYC_Msk             (0x1FUL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x007C0000 */
+#define QUADSPI_CCR_DCYC                 QUADSPI_CCR_DCYC_Msk                  /*!< DCYC[4:0]: Dummy Cycles           */
+#define QUADSPI_CCR_DCYC_0               (0x01UL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x00040000 */
+#define QUADSPI_CCR_DCYC_1               (0x02UL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x00080000 */
+#define QUADSPI_CCR_DCYC_2               (0x04UL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x00100000 */
+#define QUADSPI_CCR_DCYC_3               (0x08UL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x00200000 */
+#define QUADSPI_CCR_DCYC_4               (0x10UL << QUADSPI_CCR_DCYC_Pos)       /*!< 0x00400000 */
+#define QUADSPI_CCR_DMODE_Pos            (24U)
+#define QUADSPI_CCR_DMODE_Msk            (0x3UL << QUADSPI_CCR_DMODE_Pos)       /*!< 0x03000000 */
+#define QUADSPI_CCR_DMODE                QUADSPI_CCR_DMODE_Msk                 /*!< DMODE[1:0]: Data Mode              */
+#define QUADSPI_CCR_DMODE_0              (0x1UL << QUADSPI_CCR_DMODE_Pos)       /*!< 0x01000000 */
+#define QUADSPI_CCR_DMODE_1              (0x2UL << QUADSPI_CCR_DMODE_Pos)       /*!< 0x02000000 */
+#define QUADSPI_CCR_FMODE_Pos            (26U)
+#define QUADSPI_CCR_FMODE_Msk            (0x3UL << QUADSPI_CCR_FMODE_Pos)       /*!< 0x0C000000 */
+#define QUADSPI_CCR_FMODE                QUADSPI_CCR_FMODE_Msk                 /*!< FMODE[1:0]: Functional Mode        */
+#define QUADSPI_CCR_FMODE_0              (0x1UL << QUADSPI_CCR_FMODE_Pos)       /*!< 0x04000000 */
+#define QUADSPI_CCR_FMODE_1              (0x2UL << QUADSPI_CCR_FMODE_Pos)       /*!< 0x08000000 */
+#define QUADSPI_CCR_SIOO_Pos             (28U)
+#define QUADSPI_CCR_SIOO_Msk             (0x1UL << QUADSPI_CCR_SIOO_Pos)        /*!< 0x10000000 */
+#define QUADSPI_CCR_SIOO                 QUADSPI_CCR_SIOO_Msk                  /*!< SIOO: Send Instruction Only Once Mode */
+#define QUADSPI_CCR_DHHC_Pos             (30U)
+#define QUADSPI_CCR_DHHC_Msk             (0x1UL << QUADSPI_CCR_DHHC_Pos)        /*!< 0x40000000 */
+#define QUADSPI_CCR_DHHC                 QUADSPI_CCR_DHHC_Msk                  /*!< DHHC: Delay Half Hclk Cycle           */
+#define QUADSPI_CCR_DDRM_Pos             (31U)
+#define QUADSPI_CCR_DDRM_Msk             (0x1UL << QUADSPI_CCR_DDRM_Pos)        /*!< 0x80000000 */
+#define QUADSPI_CCR_DDRM                 QUADSPI_CCR_DDRM_Msk                  /*!< DDRM: Double Data Rate Mode           */
+/******************  Bit definition for QUADSPI_AR register  *******************/
+#define QUADSPI_AR_ADDRESS_Pos           (0U)
+#define QUADSPI_AR_ADDRESS_Msk           (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */
+#define QUADSPI_AR_ADDRESS               QUADSPI_AR_ADDRESS_Msk                /*!< ADDRESS[31:0]: Address */
+
+/******************  Bit definition for QUADSPI_ABR register  ******************/
+#define QUADSPI_ABR_ALTERNATE_Pos        (0U)
+#define QUADSPI_ABR_ALTERNATE_Msk        (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */
+#define QUADSPI_ABR_ALTERNATE            QUADSPI_ABR_ALTERNATE_Msk             /*!< ALTERNATE[31:0]: Alternate Bytes */
+
+/******************  Bit definition for QUADSPI_DR register  *******************/
+#define QUADSPI_DR_DATA_Pos              (0U)
+#define QUADSPI_DR_DATA_Msk              (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)  /*!< 0xFFFFFFFF */
+#define QUADSPI_DR_DATA                  QUADSPI_DR_DATA_Msk                   /*!< DATA[31:0]: Data */
+
+/******************  Bit definition for QUADSPI_PSMKR register  ****************/
+#define QUADSPI_PSMKR_MASK_Pos           (0U)
+#define QUADSPI_PSMKR_MASK_Msk           (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */
+#define QUADSPI_PSMKR_MASK               QUADSPI_PSMKR_MASK_Msk                /*!< MASK[31:0]: Status Mask */
+
+/******************  Bit definition for QUADSPI_PSMAR register  ****************/
+#define QUADSPI_PSMAR_MATCH_Pos          (0U)
+#define QUADSPI_PSMAR_MATCH_Msk          (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */
+#define QUADSPI_PSMAR_MATCH              QUADSPI_PSMAR_MATCH_Msk               /*!< MATCH[31:0]: Status Match */
+
+/******************  Bit definition for QUADSPI_PIR register  *****************/
+#define QUADSPI_PIR_INTERVAL_Pos         (0U)
+#define QUADSPI_PIR_INTERVAL_Msk         (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */
+#define QUADSPI_PIR_INTERVAL             QUADSPI_PIR_INTERVAL_Msk              /*!< INTERVAL[15:0]: Polling Interval */
+
+/******************  Bit definition for QUADSPI_LPTR register  *****************/
+#define QUADSPI_LPTR_TIMEOUT_Pos         (0U)
+#define QUADSPI_LPTR_TIMEOUT_Msk         (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */
+#define QUADSPI_LPTR_TIMEOUT             QUADSPI_LPTR_TIMEOUT_Msk              /*!< TIMEOUT[15:0]: Timeout period */
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Reset and Clock Control            */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for RCC_CR register  ********************/
+#define RCC_CR_HSION_Pos                   (0U)
+#define RCC_CR_HSION_Msk                   (0x1UL << RCC_CR_HSION_Pos)          /*!< 0x00000001 */
+#define RCC_CR_HSION                       RCC_CR_HSION_Msk
+#define RCC_CR_HSIRDY_Pos                  (1U)
+#define RCC_CR_HSIRDY_Msk                  (0x1UL << RCC_CR_HSIRDY_Pos)         /*!< 0x00000002 */
+#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk
+#define RCC_CR_HSITRIM_Pos                 (3U)
+#define RCC_CR_HSITRIM_Msk                 (0x1FUL << RCC_CR_HSITRIM_Pos)       /*!< 0x000000F8 */
+#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk
+#define RCC_CR_HSITRIM_0                   (0x01UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000008 */
+#define RCC_CR_HSITRIM_1                   (0x02UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000010 */
+#define RCC_CR_HSITRIM_2                   (0x04UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000020 */
+#define RCC_CR_HSITRIM_3                   (0x08UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000040 */
+#define RCC_CR_HSITRIM_4                   (0x10UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000080 */
+#define RCC_CR_HSICAL_Pos                  (8U)
+#define RCC_CR_HSICAL_Msk                  (0xFFUL << RCC_CR_HSICAL_Pos)        /*!< 0x0000FF00 */
+#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk
+#define RCC_CR_HSICAL_0                    (0x01UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000100 */
+#define RCC_CR_HSICAL_1                    (0x02UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSICAL_2                    (0x04UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000400 */
+#define RCC_CR_HSICAL_3                    (0x08UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000800 */
+#define RCC_CR_HSICAL_4                    (0x10UL << RCC_CR_HSICAL_Pos)        /*!< 0x00001000 */
+#define RCC_CR_HSICAL_5                    (0x20UL << RCC_CR_HSICAL_Pos)        /*!< 0x00002000 */
+#define RCC_CR_HSICAL_6                    (0x40UL << RCC_CR_HSICAL_Pos)        /*!< 0x00004000 */
+#define RCC_CR_HSICAL_7                    (0x80UL << RCC_CR_HSICAL_Pos)        /*!< 0x00008000 */
+#define RCC_CR_HSEON_Pos                   (16U)
+#define RCC_CR_HSEON_Msk                   (0x1UL << RCC_CR_HSEON_Pos)          /*!< 0x00010000 */
+#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk
+#define RCC_CR_HSERDY_Pos                  (17U)
+#define RCC_CR_HSERDY_Msk                  (0x1UL << RCC_CR_HSERDY_Pos)         /*!< 0x00020000 */
+#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk
+#define RCC_CR_HSEBYP_Pos                  (18U)
+#define RCC_CR_HSEBYP_Msk                  (0x1UL << RCC_CR_HSEBYP_Pos)         /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk
+#define RCC_CR_CSSON_Pos                   (19U)
+#define RCC_CR_CSSON_Msk                   (0x1UL << RCC_CR_CSSON_Pos)          /*!< 0x00080000 */
+#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk
+#define RCC_CR_PLLON_Pos                   (24U)
+#define RCC_CR_PLLON_Msk                   (0x1UL << RCC_CR_PLLON_Pos)          /*!< 0x01000000 */
+#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk
+#define RCC_CR_PLLRDY_Pos                  (25U)
+#define RCC_CR_PLLRDY_Msk                  (0x1UL << RCC_CR_PLLRDY_Pos)         /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk
+#define RCC_CR_PLLI2SON_Pos                (26U)
+#define RCC_CR_PLLI2SON_Msk                (0x1UL << RCC_CR_PLLI2SON_Pos)       /*!< 0x04000000 */
+#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk
+#define RCC_CR_PLLI2SRDY_Pos               (27U)
+#define RCC_CR_PLLI2SRDY_Msk               (0x1UL << RCC_CR_PLLI2SRDY_Pos)      /*!< 0x08000000 */
+#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk
+#define RCC_CR_PLLSAION_Pos                (28U)
+#define RCC_CR_PLLSAION_Msk                (0x1UL << RCC_CR_PLLSAION_Pos)       /*!< 0x10000000 */
+#define RCC_CR_PLLSAION                    RCC_CR_PLLSAION_Msk
+#define RCC_CR_PLLSAIRDY_Pos               (29U)
+#define RCC_CR_PLLSAIRDY_Msk               (0x1UL << RCC_CR_PLLSAIRDY_Pos)      /*!< 0x20000000 */
+#define RCC_CR_PLLSAIRDY                   RCC_CR_PLLSAIRDY_Msk
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLM_Pos               (0U)
+#define RCC_PLLCFGR_PLLM_Msk               (0x3FUL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x0000003F */
+#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0                 (0x01UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLM_1                 (0x02UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLM_2                 (0x04UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000004 */
+#define RCC_PLLCFGR_PLLM_3                 (0x08UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000008 */
+#define RCC_PLLCFGR_PLLM_4                 (0x10UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_5                 (0x20UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000020 */
+#define RCC_PLLCFGR_PLLN_Pos               (6U)
+#define RCC_PLLCFGR_PLLN_Msk               (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00007FC0 */
+#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0                 (0x001UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000040 */
+#define RCC_PLLCFGR_PLLN_1                 (0x002UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000080 */
+#define RCC_PLLCFGR_PLLN_2                 (0x004UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_3                 (0x008UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_4                 (0x010UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_5                 (0x020UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_6                 (0x040UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_7                 (0x080UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_8                 (0x100UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00004000 */
+#define RCC_PLLCFGR_PLLP_Pos               (16U)
+#define RCC_PLLCFGR_PLLP_Msk               (0x3UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00030000 */
+#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                 (0x1UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLP_1                 (0x2UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00020000 */
+#define RCC_PLLCFGR_PLLSRC_Pos             (22U)
+#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)    /*!< 0x00400000 */
+#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
+#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk
+#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U
+#define RCC_PLLCFGR_PLLQ_Pos               (24U)
+#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x0F000000 */
+#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0                 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQ_1                 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_2                 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_3                 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x08000000 */
+
+
+/********************  Bit definition for RCC_CFGR register  ******************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                    (0U)
+#define RCC_CFGR_SW_Msk                    (0x3UL << RCC_CFGR_SW_Pos)           /*!< 0x00000003 */
+#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     /*!< SW[1:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                      (0x1UL << RCC_CFGR_SW_Pos)           /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                      (0x2UL << RCC_CFGR_SW_Pos)           /*!< 0x00000002 */
+#define RCC_CFGR_SW_HSI                    0x00000000U                         /*!< HSI selected as system clock */
+#define RCC_CFGR_SW_HSE                    0x00000001U                         /*!< HSE selected as system clock */
+#define RCC_CFGR_SW_PLL                    0x00000002U                         /*!< PLL selected as system clock */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos                   (2U)
+#define RCC_CFGR_SWS_Msk                   (0x3UL << RCC_CFGR_SWS_Pos)          /*!< 0x0000000C */
+#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    /*!< SWS[1:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                     (0x1UL << RCC_CFGR_SWS_Pos)          /*!< 0x00000004 */
+#define RCC_CFGR_SWS_1                     (0x2UL << RCC_CFGR_SWS_Pos)          /*!< 0x00000008 */
+#define RCC_CFGR_SWS_HSI                   0x00000000U                         /*!< HSI oscillator used as system clock */
+#define RCC_CFGR_SWS_HSE                   0x00000004U                         /*!< HSE oscillator used as system clock */
+#define RCC_CFGR_SWS_PLL                   0x00000008U                         /*!< PLL used as system clock */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos                  (4U)
+#define RCC_CFGR_HPRE_Msk                  (0xFUL << RCC_CFGR_HPRE_Pos)         /*!< 0x000000F0 */
+#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                    (0x1UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000010 */
+#define RCC_CFGR_HPRE_1                    (0x2UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000020 */
+#define RCC_CFGR_HPRE_2                    (0x4UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000040 */
+#define RCC_CFGR_HPRE_3                    (0x8UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000080 */
+
+#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         /*!< SYSCLK not divided */
+#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         /*!< SYSCLK divided by 2 */
+#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         /*!< SYSCLK divided by 4 */
+#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         /*!< SYSCLK divided by 8 */
+#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         /*!< SYSCLK divided by 16 */
+#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         /*!< SYSCLK divided by 64 */
+#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         /*!< SYSCLK divided by 128 */
+#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         /*!< SYSCLK divided by 256 */
+#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         /*!< SYSCLK divided by 512 */
+
+/*!< PPRE1 configuration */
+#define RCC_CFGR_PPRE1_Pos                 (10U)
+#define RCC_CFGR_PPRE1_Msk                 (0x7UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001C00 */
+#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  /*!< PRE1[2:0] bits (APB1 prescaler) */
+#define RCC_CFGR_PPRE1_0                   (0x1UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000400 */
+#define RCC_CFGR_PPRE1_1                   (0x2UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000800 */
+#define RCC_CFGR_PPRE1_2                   (0x4UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001000 */
+
+#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         /*!< HCLK not divided */
+#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         /*!< HCLK divided by 2 */
+#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         /*!< HCLK divided by 4 */
+#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         /*!< HCLK divided by 8 */
+#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         /*!< HCLK divided by 16 */
+
+/*!< PPRE2 configuration */
+#define RCC_CFGR_PPRE2_Pos                 (13U)
+#define RCC_CFGR_PPRE2_Msk                 (0x7UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x0000E000 */
+#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  /*!< PRE2[2:0] bits (APB2 prescaler) */
+#define RCC_CFGR_PPRE2_0                   (0x1UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00002000 */
+#define RCC_CFGR_PPRE2_1                   (0x2UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00004000 */
+#define RCC_CFGR_PPRE2_2                   (0x4UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00008000 */
+
+#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         /*!< HCLK not divided */
+#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         /*!< HCLK divided by 2 */
+#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         /*!< HCLK divided by 4 */
+#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         /*!< HCLK divided by 8 */
+#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         /*!< HCLK divided by 16 */
+
+/*!< RTCPRE configuration */
+#define RCC_CFGR_RTCPRE_Pos                (16U)
+#define RCC_CFGR_RTCPRE_Msk                (0x1FUL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x001F0000 */
+#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk
+#define RCC_CFGR_RTCPRE_0                  (0x01UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00010000 */
+#define RCC_CFGR_RTCPRE_1                  (0x02UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00020000 */
+#define RCC_CFGR_RTCPRE_2                  (0x04UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00040000 */
+#define RCC_CFGR_RTCPRE_3                  (0x08UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00080000 */
+#define RCC_CFGR_RTCPRE_4                  (0x10UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00100000 */
+
+/*!< MCO1 configuration */
+#define RCC_CFGR_MCO1_Pos                  (21U)
+#define RCC_CFGR_MCO1_Msk                  (0x3UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00600000 */
+#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk
+#define RCC_CFGR_MCO1_0                    (0x1UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00200000 */
+#define RCC_CFGR_MCO1_1                    (0x2UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00400000 */
+
+#define RCC_CFGR_I2SSRC_Pos                (23U)
+#define RCC_CFGR_I2SSRC_Msk                (0x1UL << RCC_CFGR_I2SSRC_Pos)       /*!< 0x00800000 */
+#define RCC_CFGR_I2SSRC                    RCC_CFGR_I2SSRC_Msk
+
+#define RCC_CFGR_MCO1PRE_Pos               (24U)
+#define RCC_CFGR_MCO1PRE_Msk               (0x7UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x07000000 */
+#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk
+#define RCC_CFGR_MCO1PRE_0                 (0x1UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x01000000 */
+#define RCC_CFGR_MCO1PRE_1                 (0x2UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x02000000 */
+#define RCC_CFGR_MCO1PRE_2                 (0x4UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x04000000 */
+
+#define RCC_CFGR_MCO2PRE_Pos               (27U)
+#define RCC_CFGR_MCO2PRE_Msk               (0x7UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x38000000 */
+#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk
+#define RCC_CFGR_MCO2PRE_0                 (0x1UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x08000000 */
+#define RCC_CFGR_MCO2PRE_1                 (0x2UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x10000000 */
+#define RCC_CFGR_MCO2PRE_2                 (0x4UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x20000000 */
+
+#define RCC_CFGR_MCO2_Pos                  (30U)
+#define RCC_CFGR_MCO2_Msk                  (0x3UL << RCC_CFGR_MCO2_Pos)         /*!< 0xC0000000 */
+#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk
+#define RCC_CFGR_MCO2_0                    (0x1UL << RCC_CFGR_MCO2_Pos)         /*!< 0x40000000 */
+#define RCC_CFGR_MCO2_1                    (0x2UL << RCC_CFGR_MCO2_Pos)         /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIR register  *******************/
+#define RCC_CIR_LSIRDYF_Pos                (0U)
+#define RCC_CIR_LSIRDYF_Msk                (0x1UL << RCC_CIR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk
+#define RCC_CIR_LSERDYF_Pos                (1U)
+#define RCC_CIR_LSERDYF_Msk                (0x1UL << RCC_CIR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk
+#define RCC_CIR_HSIRDYF_Pos                (2U)
+#define RCC_CIR_HSIRDYF_Msk                (0x1UL << RCC_CIR_HSIRDYF_Pos)       /*!< 0x00000004 */
+#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk
+#define RCC_CIR_HSERDYF_Pos                (3U)
+#define RCC_CIR_HSERDYF_Msk                (0x1UL << RCC_CIR_HSERDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk
+#define RCC_CIR_PLLRDYF_Pos                (4U)
+#define RCC_CIR_PLLRDYF_Msk                (0x1UL << RCC_CIR_PLLRDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk
+#define RCC_CIR_PLLI2SRDYF_Pos             (5U)
+#define RCC_CIR_PLLI2SRDYF_Msk             (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)    /*!< 0x00000020 */
+#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk
+#define RCC_CIR_PLLSAIRDYF_Pos             (6U)
+#define RCC_CIR_PLLSAIRDYF_Msk             (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)    /*!< 0x00000040 */
+#define RCC_CIR_PLLSAIRDYF                 RCC_CIR_PLLSAIRDYF_Msk
+#define RCC_CIR_CSSF_Pos                   (7U)
+#define RCC_CIR_CSSF_Msk                   (0x1UL << RCC_CIR_CSSF_Pos)          /*!< 0x00000080 */
+#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk
+#define RCC_CIR_LSIRDYIE_Pos               (8U)
+#define RCC_CIR_LSIRDYIE_Msk               (0x1UL << RCC_CIR_LSIRDYIE_Pos)      /*!< 0x00000100 */
+#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk
+#define RCC_CIR_LSERDYIE_Pos               (9U)
+#define RCC_CIR_LSERDYIE_Msk               (0x1UL << RCC_CIR_LSERDYIE_Pos)      /*!< 0x00000200 */
+#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk
+#define RCC_CIR_HSIRDYIE_Pos               (10U)
+#define RCC_CIR_HSIRDYIE_Msk               (0x1UL << RCC_CIR_HSIRDYIE_Pos)      /*!< 0x00000400 */
+#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk
+#define RCC_CIR_HSERDYIE_Pos               (11U)
+#define RCC_CIR_HSERDYIE_Msk               (0x1UL << RCC_CIR_HSERDYIE_Pos)      /*!< 0x00000800 */
+#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk
+#define RCC_CIR_PLLRDYIE_Pos               (12U)
+#define RCC_CIR_PLLRDYIE_Msk               (0x1UL << RCC_CIR_PLLRDYIE_Pos)      /*!< 0x00001000 */
+#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk
+#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)
+#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)   /*!< 0x00002000 */
+#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk
+#define RCC_CIR_PLLSAIRDYIE_Pos            (14U)
+#define RCC_CIR_PLLSAIRDYIE_Msk            (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)   /*!< 0x00004000 */
+#define RCC_CIR_PLLSAIRDYIE                RCC_CIR_PLLSAIRDYIE_Msk
+#define RCC_CIR_LSIRDYC_Pos                (16U)
+#define RCC_CIR_LSIRDYC_Msk                (0x1UL << RCC_CIR_LSIRDYC_Pos)       /*!< 0x00010000 */
+#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk
+#define RCC_CIR_LSERDYC_Pos                (17U)
+#define RCC_CIR_LSERDYC_Msk                (0x1UL << RCC_CIR_LSERDYC_Pos)       /*!< 0x00020000 */
+#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk
+#define RCC_CIR_HSIRDYC_Pos                (18U)
+#define RCC_CIR_HSIRDYC_Msk                (0x1UL << RCC_CIR_HSIRDYC_Pos)       /*!< 0x00040000 */
+#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk
+#define RCC_CIR_HSERDYC_Pos                (19U)
+#define RCC_CIR_HSERDYC_Msk                (0x1UL << RCC_CIR_HSERDYC_Pos)       /*!< 0x00080000 */
+#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk
+#define RCC_CIR_PLLRDYC_Pos                (20U)
+#define RCC_CIR_PLLRDYC_Msk                (0x1UL << RCC_CIR_PLLRDYC_Pos)       /*!< 0x00100000 */
+#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk
+#define RCC_CIR_PLLI2SRDYC_Pos             (21U)
+#define RCC_CIR_PLLI2SRDYC_Msk             (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)    /*!< 0x00200000 */
+#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk
+#define RCC_CIR_PLLSAIRDYC_Pos             (22U)
+#define RCC_CIR_PLLSAIRDYC_Msk             (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)    /*!< 0x00400000 */
+#define RCC_CIR_PLLSAIRDYC                 RCC_CIR_PLLSAIRDYC_Msk
+#define RCC_CIR_CSSC_Pos                   (23U)
+#define RCC_CIR_CSSC_Msk                   (0x1UL << RCC_CIR_CSSC_Pos)          /*!< 0x00800000 */
+#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk
+
+/********************  Bit definition for RCC_AHB1RSTR register  **************/
+#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)
+#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
+#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk
+#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)
+#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
+#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk
+#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)
+#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
+#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk
+#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)
+#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
+#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk
+#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)
+#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
+#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk
+#define RCC_AHB1RSTR_GPIOFRST_Pos          (5U)
+#define RCC_AHB1RSTR_GPIOFRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
+#define RCC_AHB1RSTR_GPIOFRST              RCC_AHB1RSTR_GPIOFRST_Msk
+#define RCC_AHB1RSTR_GPIOGRST_Pos          (6U)
+#define RCC_AHB1RSTR_GPIOGRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
+#define RCC_AHB1RSTR_GPIOGRST              RCC_AHB1RSTR_GPIOGRST_Msk
+#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)
+#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
+#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk
+#define RCC_AHB1RSTR_GPIOIRST_Pos          (8U)
+#define RCC_AHB1RSTR_GPIOIRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos) /*!< 0x00000100 */
+#define RCC_AHB1RSTR_GPIOIRST              RCC_AHB1RSTR_GPIOIRST_Msk
+#define RCC_AHB1RSTR_CRCRST_Pos            (12U)
+#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)   /*!< 0x00001000 */
+#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk
+#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)
+#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)  /*!< 0x00200000 */
+#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk
+#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)
+#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)  /*!< 0x00400000 */
+#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk
+#define RCC_AHB1RSTR_OTGHRST_Pos           (29U)
+#define RCC_AHB1RSTR_OTGHRST_Msk           (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)  /*!< 0x20000000 */
+#define RCC_AHB1RSTR_OTGHRST               RCC_AHB1RSTR_OTGHRST_Msk
+
+/********************  Bit definition for RCC_AHB2RSTR register  **************/
+#define RCC_AHB2RSTR_RNGRST_Pos            (6U)
+#define RCC_AHB2RSTR_RNGRST_Msk            (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)   /*!< 0x00000040 */
+#define RCC_AHB2RSTR_RNGRST                RCC_AHB2RSTR_RNGRST_Msk
+#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)
+#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
+#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk
+
+/********************  Bit definition for RCC_AHB3RSTR register  **************/
+
+#define RCC_AHB3RSTR_FMCRST_Pos            (0U)
+#define RCC_AHB3RSTR_FMCRST_Msk            (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)   /*!< 0x00000001 */
+#define RCC_AHB3RSTR_FMCRST                RCC_AHB3RSTR_FMCRST_Msk
+#define RCC_AHB3RSTR_QSPIRST_Pos           (1U)
+#define RCC_AHB3RSTR_QSPIRST_Msk           (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)  /*!< 0x00000002 */
+#define RCC_AHB3RSTR_QSPIRST               RCC_AHB3RSTR_QSPIRST_Msk
+
+/********************  Bit definition for RCC_APB1RSTR register  **************/
+#define RCC_APB1RSTR_TIM2RST_Pos           (0U)
+#define RCC_APB1RSTR_TIM2RST_Msk           (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)  /*!< 0x00000001 */
+#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk
+#define RCC_APB1RSTR_TIM3RST_Pos           (1U)
+#define RCC_APB1RSTR_TIM3RST_Msk           (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)  /*!< 0x00000002 */
+#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk
+#define RCC_APB1RSTR_TIM4RST_Pos           (2U)
+#define RCC_APB1RSTR_TIM4RST_Msk           (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)  /*!< 0x00000004 */
+#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk
+#define RCC_APB1RSTR_TIM5RST_Pos           (3U)
+#define RCC_APB1RSTR_TIM5RST_Msk           (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)  /*!< 0x00000008 */
+#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk
+#define RCC_APB1RSTR_TIM6RST_Pos           (4U)
+#define RCC_APB1RSTR_TIM6RST_Msk           (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)  /*!< 0x00000010 */
+#define RCC_APB1RSTR_TIM6RST               RCC_APB1RSTR_TIM6RST_Msk
+#define RCC_APB1RSTR_TIM7RST_Pos           (5U)
+#define RCC_APB1RSTR_TIM7RST_Msk           (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)  /*!< 0x00000020 */
+#define RCC_APB1RSTR_TIM7RST               RCC_APB1RSTR_TIM7RST_Msk
+#define RCC_APB1RSTR_TIM12RST_Pos          (6U)
+#define RCC_APB1RSTR_TIM12RST_Msk          (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
+#define RCC_APB1RSTR_TIM12RST              RCC_APB1RSTR_TIM12RST_Msk
+#define RCC_APB1RSTR_TIM13RST_Pos          (7U)
+#define RCC_APB1RSTR_TIM13RST_Msk          (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
+#define RCC_APB1RSTR_TIM13RST              RCC_APB1RSTR_TIM13RST_Msk
+#define RCC_APB1RSTR_TIM14RST_Pos          (8U)
+#define RCC_APB1RSTR_TIM14RST_Msk          (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
+#define RCC_APB1RSTR_TIM14RST              RCC_APB1RSTR_TIM14RST_Msk
+#define RCC_APB1RSTR_LPTIM1RST_Pos         (9U)
+#define RCC_APB1RSTR_LPTIM1RST_Msk         (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x00000200 */
+#define RCC_APB1RSTR_LPTIM1RST             RCC_APB1RSTR_LPTIM1RST_Msk
+#define RCC_APB1RSTR_WWDGRST_Pos           (11U)
+#define RCC_APB1RSTR_WWDGRST_Msk           (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)  /*!< 0x00000800 */
+#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk
+#define RCC_APB1RSTR_SPI2RST_Pos           (14U)
+#define RCC_APB1RSTR_SPI2RST_Msk           (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)  /*!< 0x00004000 */
+#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk
+#define RCC_APB1RSTR_SPI3RST_Pos           (15U)
+#define RCC_APB1RSTR_SPI3RST_Msk           (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)  /*!< 0x00008000 */
+#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk
+#define RCC_APB1RSTR_USART2RST_Pos         (17U)
+#define RCC_APB1RSTR_USART2RST_Msk         (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk
+#define RCC_APB1RSTR_USART3RST_Pos         (18U)
+#define RCC_APB1RSTR_USART3RST_Msk         (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
+#define RCC_APB1RSTR_USART3RST             RCC_APB1RSTR_USART3RST_Msk
+#define RCC_APB1RSTR_UART4RST_Pos          (19U)
+#define RCC_APB1RSTR_UART4RST_Msk          (0x1UL << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
+#define RCC_APB1RSTR_UART4RST              RCC_APB1RSTR_UART4RST_Msk
+#define RCC_APB1RSTR_UART5RST_Pos          (20U)
+#define RCC_APB1RSTR_UART5RST_Msk          (0x1UL << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
+#define RCC_APB1RSTR_UART5RST              RCC_APB1RSTR_UART5RST_Msk
+#define RCC_APB1RSTR_I2C1RST_Pos           (21U)
+#define RCC_APB1RSTR_I2C1RST_Msk           (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)  /*!< 0x00200000 */
+#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk
+#define RCC_APB1RSTR_I2C2RST_Pos           (22U)
+#define RCC_APB1RSTR_I2C2RST_Msk           (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)  /*!< 0x00400000 */
+#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk
+#define RCC_APB1RSTR_I2C3RST_Pos           (23U)
+#define RCC_APB1RSTR_I2C3RST_Msk           (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)  /*!< 0x00800000 */
+#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk
+#define RCC_APB1RSTR_CAN1RST_Pos           (25U)
+#define RCC_APB1RSTR_CAN1RST_Msk           (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)  /*!< 0x02000000 */
+#define RCC_APB1RSTR_CAN1RST               RCC_APB1RSTR_CAN1RST_Msk
+#define RCC_APB1RSTR_PWRRST_Pos            (28U)
+#define RCC_APB1RSTR_PWRRST_Msk            (0x1UL << RCC_APB1RSTR_PWRRST_Pos)   /*!< 0x10000000 */
+#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk
+#define RCC_APB1RSTR_DACRST_Pos            (29U)
+#define RCC_APB1RSTR_DACRST_Msk            (0x1UL << RCC_APB1RSTR_DACRST_Pos)   /*!< 0x20000000 */
+#define RCC_APB1RSTR_DACRST                RCC_APB1RSTR_DACRST_Msk
+#define RCC_APB1RSTR_UART7RST_Pos          (30U)
+#define RCC_APB1RSTR_UART7RST_Msk          (0x1UL << RCC_APB1RSTR_UART7RST_Pos) /*!< 0x40000000 */
+#define RCC_APB1RSTR_UART7RST              RCC_APB1RSTR_UART7RST_Msk
+#define RCC_APB1RSTR_UART8RST_Pos          (31U)
+#define RCC_APB1RSTR_UART8RST_Msk          (0x1UL << RCC_APB1RSTR_UART8RST_Pos) /*!< 0x80000000 */
+#define RCC_APB1RSTR_UART8RST              RCC_APB1RSTR_UART8RST_Msk
+
+/********************  Bit definition for RCC_APB2RSTR register  **************/
+#define RCC_APB2RSTR_TIM1RST_Pos           (0U)
+#define RCC_APB2RSTR_TIM1RST_Msk           (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)  /*!< 0x00000001 */
+#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk
+#define RCC_APB2RSTR_TIM8RST_Pos           (1U)
+#define RCC_APB2RSTR_TIM8RST_Msk           (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)  /*!< 0x00000002 */
+#define RCC_APB2RSTR_TIM8RST               RCC_APB2RSTR_TIM8RST_Msk
+#define RCC_APB2RSTR_USART1RST_Pos         (4U)
+#define RCC_APB2RSTR_USART1RST_Msk         (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
+#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk
+#define RCC_APB2RSTR_USART6RST_Pos         (5U)
+#define RCC_APB2RSTR_USART6RST_Msk         (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
+#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk
+#define RCC_APB2RSTR_SDMMC2RST_Pos         (7U)
+#define RCC_APB2RSTR_SDMMC2RST_Msk         (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos) /*!< 0x00000080 */
+#define RCC_APB2RSTR_SDMMC2RST             RCC_APB2RSTR_SDMMC2RST_Msk
+#define RCC_APB2RSTR_ADCRST_Pos            (8U)
+#define RCC_APB2RSTR_ADCRST_Msk            (0x1UL << RCC_APB2RSTR_ADCRST_Pos)   /*!< 0x00000100 */
+#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk
+#define RCC_APB2RSTR_SDMMC1RST_Pos         (11U)
+#define RCC_APB2RSTR_SDMMC1RST_Msk         (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos) /*!< 0x00000800 */
+#define RCC_APB2RSTR_SDMMC1RST             RCC_APB2RSTR_SDMMC1RST_Msk
+#define RCC_APB2RSTR_SPI1RST_Pos           (12U)
+#define RCC_APB2RSTR_SPI1RST_Msk           (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)  /*!< 0x00001000 */
+#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk
+#define RCC_APB2RSTR_SPI4RST_Pos           (13U)
+#define RCC_APB2RSTR_SPI4RST_Msk           (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)  /*!< 0x00002000 */
+#define RCC_APB2RSTR_SPI4RST               RCC_APB2RSTR_SPI4RST_Msk
+#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)
+#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
+#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk
+#define RCC_APB2RSTR_TIM9RST_Pos           (16U)
+#define RCC_APB2RSTR_TIM9RST_Msk           (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)  /*!< 0x00010000 */
+#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk
+#define RCC_APB2RSTR_TIM10RST_Pos          (17U)
+#define RCC_APB2RSTR_TIM10RST_Msk          (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
+#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk
+#define RCC_APB2RSTR_TIM11RST_Pos          (18U)
+#define RCC_APB2RSTR_TIM11RST_Msk          (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
+#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk
+#define RCC_APB2RSTR_SPI5RST_Pos           (20U)
+#define RCC_APB2RSTR_SPI5RST_Msk           (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)  /*!< 0x00100000 */
+#define RCC_APB2RSTR_SPI5RST               RCC_APB2RSTR_SPI5RST_Msk
+#define RCC_APB2RSTR_SAI1RST_Pos           (22U)
+#define RCC_APB2RSTR_SAI1RST_Msk           (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)  /*!< 0x00400000 */
+#define RCC_APB2RSTR_SAI1RST               RCC_APB2RSTR_SAI1RST_Msk
+#define RCC_APB2RSTR_SAI2RST_Pos           (23U)
+#define RCC_APB2RSTR_SAI2RST_Msk           (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)  /*!< 0x00800000 */
+#define RCC_APB2RSTR_SAI2RST               RCC_APB2RSTR_SAI2RST_Msk
+
+/********************  Bit definition for RCC_AHB1ENR register  ***************/
+#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)
+#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk
+#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)
+#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)   /*!< 0x00000002 */
+#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk
+#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)
+#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)   /*!< 0x00000004 */
+#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk
+#define RCC_AHB1ENR_GPIODEN_Pos            (3U)
+#define RCC_AHB1ENR_GPIODEN_Msk            (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)   /*!< 0x00000008 */
+#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk
+#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)
+#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)   /*!< 0x00000010 */
+#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk
+#define RCC_AHB1ENR_GPIOFEN_Pos            (5U)
+#define RCC_AHB1ENR_GPIOFEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)   /*!< 0x00000020 */
+#define RCC_AHB1ENR_GPIOFEN                RCC_AHB1ENR_GPIOFEN_Msk
+#define RCC_AHB1ENR_GPIOGEN_Pos            (6U)
+#define RCC_AHB1ENR_GPIOGEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)   /*!< 0x00000040 */
+#define RCC_AHB1ENR_GPIOGEN                RCC_AHB1ENR_GPIOGEN_Msk
+#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)
+#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)   /*!< 0x00000080 */
+#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk
+#define RCC_AHB1ENR_GPIOIEN_Pos            (8U)
+#define RCC_AHB1ENR_GPIOIEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)   /*!< 0x00000100 */
+#define RCC_AHB1ENR_GPIOIEN                RCC_AHB1ENR_GPIOIEN_Msk
+#define RCC_AHB1ENR_CRCEN_Pos              (12U)
+#define RCC_AHB1ENR_CRCEN_Msk              (0x1UL << RCC_AHB1ENR_CRCEN_Pos)     /*!< 0x00001000 */
+#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk
+#define RCC_AHB1ENR_BKPSRAMEN_Pos          (18U)
+#define RCC_AHB1ENR_BKPSRAMEN_Msk          (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos) /*!< 0x00040000 */
+#define RCC_AHB1ENR_BKPSRAMEN              RCC_AHB1ENR_BKPSRAMEN_Msk
+#define RCC_AHB1ENR_DTCMRAMEN_Pos          (20U)
+#define RCC_AHB1ENR_DTCMRAMEN_Msk          (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos) /*!< 0x00100000 */
+#define RCC_AHB1ENR_DTCMRAMEN              RCC_AHB1ENR_DTCMRAMEN_Msk
+#define RCC_AHB1ENR_DMA1EN_Pos             (21U)
+#define RCC_AHB1ENR_DMA1EN_Msk             (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)    /*!< 0x00200000 */
+#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk
+#define RCC_AHB1ENR_DMA2EN_Pos             (22U)
+#define RCC_AHB1ENR_DMA2EN_Msk             (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)    /*!< 0x00400000 */
+#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk
+#define RCC_AHB1ENR_OTGHSEN_Pos            (29U)
+#define RCC_AHB1ENR_OTGHSEN_Msk            (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)   /*!< 0x20000000 */
+#define RCC_AHB1ENR_OTGHSEN                RCC_AHB1ENR_OTGHSEN_Msk
+#define RCC_AHB1ENR_OTGHSULPIEN_Pos        (30U)
+#define RCC_AHB1ENR_OTGHSULPIEN_Msk        (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos) /*!< 0x40000000 */
+#define RCC_AHB1ENR_OTGHSULPIEN            RCC_AHB1ENR_OTGHSULPIEN_Msk
+
+/********************  Bit definition for RCC_AHB2ENR register  ***************/
+#define RCC_AHB2ENR_RNGEN_Pos              (6U)
+#define RCC_AHB2ENR_RNGEN_Msk              (0x1UL << RCC_AHB2ENR_RNGEN_Pos)     /*!< 0x00000040 */
+#define RCC_AHB2ENR_RNGEN                  RCC_AHB2ENR_RNGEN_Msk
+#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)
+#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)   /*!< 0x00000080 */
+#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk
+
+/********************  Bit definition for RCC_AHB3ENR register  ***************/
+#define RCC_AHB3ENR_FMCEN_Pos              (0U)
+#define RCC_AHB3ENR_FMCEN_Msk              (0x1UL << RCC_AHB3ENR_FMCEN_Pos)     /*!< 0x00000001 */
+#define RCC_AHB3ENR_FMCEN                  RCC_AHB3ENR_FMCEN_Msk
+#define RCC_AHB3ENR_QSPIEN_Pos             (1U)
+#define RCC_AHB3ENR_QSPIEN_Msk             (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)    /*!< 0x00000002 */
+#define RCC_AHB3ENR_QSPIEN                 RCC_AHB3ENR_QSPIEN_Msk
+
+/********************  Bit definition for RCC_APB1ENR register  ***************/
+#define RCC_APB1ENR_TIM2EN_Pos             (0U)
+#define RCC_APB1ENR_TIM2EN_Msk             (0x1UL << RCC_APB1ENR_TIM2EN_Pos)    /*!< 0x00000001 */
+#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk
+#define RCC_APB1ENR_TIM3EN_Pos             (1U)
+#define RCC_APB1ENR_TIM3EN_Msk             (0x1UL << RCC_APB1ENR_TIM3EN_Pos)    /*!< 0x00000002 */
+#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk
+#define RCC_APB1ENR_TIM4EN_Pos             (2U)
+#define RCC_APB1ENR_TIM4EN_Msk             (0x1UL << RCC_APB1ENR_TIM4EN_Pos)    /*!< 0x00000004 */
+#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk
+#define RCC_APB1ENR_TIM5EN_Pos             (3U)
+#define RCC_APB1ENR_TIM5EN_Msk             (0x1UL << RCC_APB1ENR_TIM5EN_Pos)    /*!< 0x00000008 */
+#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk
+#define RCC_APB1ENR_TIM6EN_Pos             (4U)
+#define RCC_APB1ENR_TIM6EN_Msk             (0x1UL << RCC_APB1ENR_TIM6EN_Pos)    /*!< 0x00000010 */
+#define RCC_APB1ENR_TIM6EN                 RCC_APB1ENR_TIM6EN_Msk
+#define RCC_APB1ENR_TIM7EN_Pos             (5U)
+#define RCC_APB1ENR_TIM7EN_Msk             (0x1UL << RCC_APB1ENR_TIM7EN_Pos)    /*!< 0x00000020 */
+#define RCC_APB1ENR_TIM7EN                 RCC_APB1ENR_TIM7EN_Msk
+#define RCC_APB1ENR_TIM12EN_Pos            (6U)
+#define RCC_APB1ENR_TIM12EN_Msk            (0x1UL << RCC_APB1ENR_TIM12EN_Pos)   /*!< 0x00000040 */
+#define RCC_APB1ENR_TIM12EN                RCC_APB1ENR_TIM12EN_Msk
+#define RCC_APB1ENR_TIM13EN_Pos            (7U)
+#define RCC_APB1ENR_TIM13EN_Msk            (0x1UL << RCC_APB1ENR_TIM13EN_Pos)   /*!< 0x00000080 */
+#define RCC_APB1ENR_TIM13EN                RCC_APB1ENR_TIM13EN_Msk
+#define RCC_APB1ENR_TIM14EN_Pos            (8U)
+#define RCC_APB1ENR_TIM14EN_Msk            (0x1UL << RCC_APB1ENR_TIM14EN_Pos)   /*!< 0x00000100 */
+#define RCC_APB1ENR_TIM14EN                RCC_APB1ENR_TIM14EN_Msk
+#define RCC_APB1ENR_LPTIM1EN_Pos           (9U)
+#define RCC_APB1ENR_LPTIM1EN_Msk           (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)  /*!< 0x00000200 */
+#define RCC_APB1ENR_LPTIM1EN               RCC_APB1ENR_LPTIM1EN_Msk
+#define RCC_APB1ENR_RTCEN_Pos              (10U)
+#define RCC_APB1ENR_RTCEN_Msk              (0x1UL << RCC_APB1ENR_RTCEN_Pos)     /*!< 0x00000400 */
+#define RCC_APB1ENR_RTCEN                  RCC_APB1ENR_RTCEN_Msk
+#define RCC_APB1ENR_WWDGEN_Pos             (11U)
+#define RCC_APB1ENR_WWDGEN_Msk             (0x1UL << RCC_APB1ENR_WWDGEN_Pos)    /*!< 0x00000800 */
+#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk
+#define RCC_APB1ENR_SPI2EN_Pos             (14U)
+#define RCC_APB1ENR_SPI2EN_Msk             (0x1UL << RCC_APB1ENR_SPI2EN_Pos)    /*!< 0x00004000 */
+#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk
+#define RCC_APB1ENR_SPI3EN_Pos             (15U)
+#define RCC_APB1ENR_SPI3EN_Msk             (0x1UL << RCC_APB1ENR_SPI3EN_Pos)    /*!< 0x00008000 */
+#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk
+#define RCC_APB1ENR_USART2EN_Pos           (17U)
+#define RCC_APB1ENR_USART2EN_Msk           (0x1UL << RCC_APB1ENR_USART2EN_Pos)  /*!< 0x00020000 */
+#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk
+#define RCC_APB1ENR_USART3EN_Pos           (18U)
+#define RCC_APB1ENR_USART3EN_Msk           (0x1UL << RCC_APB1ENR_USART3EN_Pos)  /*!< 0x00040000 */
+#define RCC_APB1ENR_USART3EN               RCC_APB1ENR_USART3EN_Msk
+#define RCC_APB1ENR_UART4EN_Pos            (19U)
+#define RCC_APB1ENR_UART4EN_Msk            (0x1UL << RCC_APB1ENR_UART4EN_Pos)   /*!< 0x00080000 */
+#define RCC_APB1ENR_UART4EN                RCC_APB1ENR_UART4EN_Msk
+#define RCC_APB1ENR_UART5EN_Pos            (20U)
+#define RCC_APB1ENR_UART5EN_Msk            (0x1UL << RCC_APB1ENR_UART5EN_Pos)   /*!< 0x00100000 */
+#define RCC_APB1ENR_UART5EN                RCC_APB1ENR_UART5EN_Msk
+#define RCC_APB1ENR_I2C1EN_Pos             (21U)
+#define RCC_APB1ENR_I2C1EN_Msk             (0x1UL << RCC_APB1ENR_I2C1EN_Pos)    /*!< 0x00200000 */
+#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk
+#define RCC_APB1ENR_I2C2EN_Pos             (22U)
+#define RCC_APB1ENR_I2C2EN_Msk             (0x1UL << RCC_APB1ENR_I2C2EN_Pos)    /*!< 0x00400000 */
+#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk
+#define RCC_APB1ENR_I2C3EN_Pos             (23U)
+#define RCC_APB1ENR_I2C3EN_Msk             (0x1UL << RCC_APB1ENR_I2C3EN_Pos)    /*!< 0x00800000 */
+#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk
+#define RCC_APB1ENR_CAN1EN_Pos             (25U)
+#define RCC_APB1ENR_CAN1EN_Msk             (0x1UL << RCC_APB1ENR_CAN1EN_Pos)    /*!< 0x02000000 */
+#define RCC_APB1ENR_CAN1EN                 RCC_APB1ENR_CAN1EN_Msk
+#define RCC_APB1ENR_PWREN_Pos              (28U)
+#define RCC_APB1ENR_PWREN_Msk              (0x1UL << RCC_APB1ENR_PWREN_Pos)     /*!< 0x10000000 */
+#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk
+#define RCC_APB1ENR_DACEN_Pos              (29U)
+#define RCC_APB1ENR_DACEN_Msk              (0x1UL << RCC_APB1ENR_DACEN_Pos)     /*!< 0x20000000 */
+#define RCC_APB1ENR_DACEN                  RCC_APB1ENR_DACEN_Msk
+#define RCC_APB1ENR_UART7EN_Pos            (30U)
+#define RCC_APB1ENR_UART7EN_Msk            (0x1UL << RCC_APB1ENR_UART7EN_Pos)   /*!< 0x40000000 */
+#define RCC_APB1ENR_UART7EN                RCC_APB1ENR_UART7EN_Msk
+#define RCC_APB1ENR_UART8EN_Pos            (31U)
+#define RCC_APB1ENR_UART8EN_Msk            (0x1UL << RCC_APB1ENR_UART8EN_Pos)   /*!< 0x80000000 */
+#define RCC_APB1ENR_UART8EN                RCC_APB1ENR_UART8EN_Msk
+
+/********************  Bit definition for RCC_APB2ENR register  ***************/
+#define RCC_APB2ENR_TIM1EN_Pos             (0U)
+#define RCC_APB2ENR_TIM1EN_Msk             (0x1UL << RCC_APB2ENR_TIM1EN_Pos)    /*!< 0x00000001 */
+#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk
+#define RCC_APB2ENR_TIM8EN_Pos             (1U)
+#define RCC_APB2ENR_TIM8EN_Msk             (0x1UL << RCC_APB2ENR_TIM8EN_Pos)    /*!< 0x00000002 */
+#define RCC_APB2ENR_TIM8EN                 RCC_APB2ENR_TIM8EN_Msk
+#define RCC_APB2ENR_USART1EN_Pos           (4U)
+#define RCC_APB2ENR_USART1EN_Msk           (0x1UL << RCC_APB2ENR_USART1EN_Pos)  /*!< 0x00000010 */
+#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk
+#define RCC_APB2ENR_USART6EN_Pos           (5U)
+#define RCC_APB2ENR_USART6EN_Msk           (0x1UL << RCC_APB2ENR_USART6EN_Pos)  /*!< 0x00000020 */
+#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk
+#define RCC_APB2ENR_SDMMC2EN_Pos           (7U)
+#define RCC_APB2ENR_SDMMC2EN_Msk           (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)  /*!< 0x00000080 */
+#define RCC_APB2ENR_SDMMC2EN               RCC_APB2ENR_SDMMC2EN_Msk
+#define RCC_APB2ENR_ADC1EN_Pos             (8U)
+#define RCC_APB2ENR_ADC1EN_Msk             (0x1UL << RCC_APB2ENR_ADC1EN_Pos)    /*!< 0x00000100 */
+#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk
+#define RCC_APB2ENR_ADC2EN_Pos             (9U)
+#define RCC_APB2ENR_ADC2EN_Msk             (0x1UL << RCC_APB2ENR_ADC2EN_Pos)    /*!< 0x00000200 */
+#define RCC_APB2ENR_ADC2EN                 RCC_APB2ENR_ADC2EN_Msk
+#define RCC_APB2ENR_ADC3EN_Pos             (10U)
+#define RCC_APB2ENR_ADC3EN_Msk             (0x1UL << RCC_APB2ENR_ADC3EN_Pos)    /*!< 0x00000400 */
+#define RCC_APB2ENR_ADC3EN                 RCC_APB2ENR_ADC3EN_Msk
+#define RCC_APB2ENR_SDMMC1EN_Pos           (11U)
+#define RCC_APB2ENR_SDMMC1EN_Msk           (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)  /*!< 0x00000800 */
+#define RCC_APB2ENR_SDMMC1EN               RCC_APB2ENR_SDMMC1EN_Msk
+#define RCC_APB2ENR_SPI1EN_Pos             (12U)
+#define RCC_APB2ENR_SPI1EN_Msk             (0x1UL << RCC_APB2ENR_SPI1EN_Pos)    /*!< 0x00001000 */
+#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk
+#define RCC_APB2ENR_SPI4EN_Pos             (13U)
+#define RCC_APB2ENR_SPI4EN_Msk             (0x1UL << RCC_APB2ENR_SPI4EN_Pos)    /*!< 0x00002000 */
+#define RCC_APB2ENR_SPI4EN                 RCC_APB2ENR_SPI4EN_Msk
+#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)
+#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)  /*!< 0x00004000 */
+#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk
+#define RCC_APB2ENR_TIM9EN_Pos             (16U)
+#define RCC_APB2ENR_TIM9EN_Msk             (0x1UL << RCC_APB2ENR_TIM9EN_Pos)    /*!< 0x00010000 */
+#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk
+#define RCC_APB2ENR_TIM10EN_Pos            (17U)
+#define RCC_APB2ENR_TIM10EN_Msk            (0x1UL << RCC_APB2ENR_TIM10EN_Pos)   /*!< 0x00020000 */
+#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk
+#define RCC_APB2ENR_TIM11EN_Pos            (18U)
+#define RCC_APB2ENR_TIM11EN_Msk            (0x1UL << RCC_APB2ENR_TIM11EN_Pos)   /*!< 0x00040000 */
+#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk
+#define RCC_APB2ENR_SPI5EN_Pos             (20U)
+#define RCC_APB2ENR_SPI5EN_Msk             (0x1UL << RCC_APB2ENR_SPI5EN_Pos)    /*!< 0x00100000 */
+#define RCC_APB2ENR_SPI5EN                 RCC_APB2ENR_SPI5EN_Msk
+#define RCC_APB2ENR_SAI1EN_Pos             (22U)
+#define RCC_APB2ENR_SAI1EN_Msk             (0x1UL << RCC_APB2ENR_SAI1EN_Pos)    /*!< 0x00400000 */
+#define RCC_APB2ENR_SAI1EN                 RCC_APB2ENR_SAI1EN_Msk
+#define RCC_APB2ENR_SAI2EN_Pos             (23U)
+#define RCC_APB2ENR_SAI2EN_Msk             (0x1UL << RCC_APB2ENR_SAI2EN_Pos)    /*!< 0x00800000 */
+#define RCC_APB2ENR_SAI2EN                 RCC_APB2ENR_SAI2EN_Msk
+
+/********************  Bit definition for RCC_AHB1LPENR register  *************/
+#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)
+#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
+#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk
+#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)
+#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
+#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk
+#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)
+#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
+#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk
+#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)
+#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
+#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk
+#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)
+#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
+#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk
+#define RCC_AHB1LPENR_GPIOFLPEN_Pos        (5U)
+#define RCC_AHB1LPENR_GPIOFLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
+#define RCC_AHB1LPENR_GPIOFLPEN            RCC_AHB1LPENR_GPIOFLPEN_Msk
+#define RCC_AHB1LPENR_GPIOGLPEN_Pos        (6U)
+#define RCC_AHB1LPENR_GPIOGLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
+#define RCC_AHB1LPENR_GPIOGLPEN            RCC_AHB1LPENR_GPIOGLPEN_Msk
+#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)
+#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
+#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk
+#define RCC_AHB1LPENR_GPIOILPEN_Pos        (8U)
+#define RCC_AHB1LPENR_GPIOILPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos) /*!< 0x00000100 */
+#define RCC_AHB1LPENR_GPIOILPEN            RCC_AHB1LPENR_GPIOILPEN_Msk
+#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)
+#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
+#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk
+#define RCC_AHB1LPENR_AXILPEN_Pos          (13U)
+#define RCC_AHB1LPENR_AXILPEN_Msk          (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos) /*!< 0x00002000 */
+#define RCC_AHB1LPENR_AXILPEN              RCC_AHB1LPENR_AXILPEN_Msk
+#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)
+#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
+#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk
+#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)
+#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
+#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk
+#define RCC_AHB1LPENR_SRAM2LPEN_Pos        (17U)
+#define RCC_AHB1LPENR_SRAM2LPEN_Msk        (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */
+#define RCC_AHB1LPENR_SRAM2LPEN            RCC_AHB1LPENR_SRAM2LPEN_Msk
+#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos      (18U)
+#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk      (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) /*!< 0x00040000 */
+#define RCC_AHB1LPENR_BKPSRAMLPEN          RCC_AHB1LPENR_BKPSRAMLPEN_Msk
+#define RCC_AHB1LPENR_DTCMLPEN_Pos         (20U)
+#define RCC_AHB1LPENR_DTCMLPEN_Msk         (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos) /*!< 0x00100000 */
+#define RCC_AHB1LPENR_DTCMLPEN             RCC_AHB1LPENR_DTCMLPEN_Msk
+#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)
+#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
+#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk
+#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)
+#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
+#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk
+#define RCC_AHB1LPENR_OTGHSLPEN_Pos        (29U)
+#define RCC_AHB1LPENR_OTGHSLPEN_Msk        (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos) /*!< 0x20000000 */
+#define RCC_AHB1LPENR_OTGHSLPEN            RCC_AHB1LPENR_OTGHSLPEN_Msk
+#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos    (30U)
+#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk    (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) /*!< 0x40000000 */
+#define RCC_AHB1LPENR_OTGHSULPILPEN        RCC_AHB1LPENR_OTGHSULPILPEN_Msk
+
+/********************  Bit definition for RCC_AHB2LPENR register  *************/
+#define RCC_AHB2LPENR_RNGLPEN_Pos          (6U)
+#define RCC_AHB2LPENR_RNGLPEN_Msk          (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
+#define RCC_AHB2LPENR_RNGLPEN              RCC_AHB2LPENR_RNGLPEN_Msk
+#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)
+#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
+#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk
+
+/********************  Bit definition for RCC_AHB3LPENR register  *************/
+#define RCC_AHB3LPENR_FMCLPEN_Pos          (0U)
+#define RCC_AHB3LPENR_FMCLPEN_Msk          (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos) /*!< 0x00000001 */
+#define RCC_AHB3LPENR_FMCLPEN              RCC_AHB3LPENR_FMCLPEN_Msk
+#define RCC_AHB3LPENR_QSPILPEN_Pos         (1U)
+#define RCC_AHB3LPENR_QSPILPEN_Msk         (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */
+#define RCC_AHB3LPENR_QSPILPEN             RCC_AHB3LPENR_QSPILPEN_Msk
+/********************  Bit definition for RCC_APB1LPENR register  *************/
+#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)
+#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
+#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk
+#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)
+#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
+#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk
+#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)
+#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
+#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk
+#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)
+#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
+#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk
+#define RCC_APB1LPENR_TIM6LPEN_Pos         (4U)
+#define RCC_APB1LPENR_TIM6LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
+#define RCC_APB1LPENR_TIM6LPEN             RCC_APB1LPENR_TIM6LPEN_Msk
+#define RCC_APB1LPENR_TIM7LPEN_Pos         (5U)
+#define RCC_APB1LPENR_TIM7LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
+#define RCC_APB1LPENR_TIM7LPEN             RCC_APB1LPENR_TIM7LPEN_Msk
+#define RCC_APB1LPENR_TIM12LPEN_Pos        (6U)
+#define RCC_APB1LPENR_TIM12LPEN_Msk        (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
+#define RCC_APB1LPENR_TIM12LPEN            RCC_APB1LPENR_TIM12LPEN_Msk
+#define RCC_APB1LPENR_TIM13LPEN_Pos        (7U)
+#define RCC_APB1LPENR_TIM13LPEN_Msk        (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
+#define RCC_APB1LPENR_TIM13LPEN            RCC_APB1LPENR_TIM13LPEN_Msk
+#define RCC_APB1LPENR_TIM14LPEN_Pos        (8U)
+#define RCC_APB1LPENR_TIM14LPEN_Msk        (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
+#define RCC_APB1LPENR_TIM14LPEN            RCC_APB1LPENR_TIM14LPEN_Msk
+#define RCC_APB1LPENR_LPTIM1LPEN_Pos       (9U)
+#define RCC_APB1LPENR_LPTIM1LPEN_Msk       (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos) /*!< 0x00000200 */
+#define RCC_APB1LPENR_LPTIM1LPEN           RCC_APB1LPENR_LPTIM1LPEN_Msk
+#define RCC_APB1LPENR_RTCLPEN_Pos          (10U)
+#define RCC_APB1LPENR_RTCLPEN_Msk          (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos) /*!< 0x00000400 */
+#define RCC_APB1LPENR_RTCLPEN              RCC_APB1LPENR_RTCLPEN_Msk
+#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)
+#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
+#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk
+#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)
+#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
+#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk
+#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)
+#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
+#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk
+#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)
+#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
+#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk
+#define RCC_APB1LPENR_USART3LPEN_Pos       (18U)
+#define RCC_APB1LPENR_USART3LPEN_Msk       (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
+#define RCC_APB1LPENR_USART3LPEN           RCC_APB1LPENR_USART3LPEN_Msk
+#define RCC_APB1LPENR_UART4LPEN_Pos        (19U)
+#define RCC_APB1LPENR_UART4LPEN_Msk        (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */
+#define RCC_APB1LPENR_UART4LPEN            RCC_APB1LPENR_UART4LPEN_Msk
+#define RCC_APB1LPENR_UART5LPEN_Pos        (20U)
+#define RCC_APB1LPENR_UART5LPEN_Msk        (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */
+#define RCC_APB1LPENR_UART5LPEN            RCC_APB1LPENR_UART5LPEN_Msk
+#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)
+#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
+#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk
+#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)
+#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
+#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk
+#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)
+#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
+#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk
+#define RCC_APB1LPENR_CAN1LPEN_Pos         (25U)
+#define RCC_APB1LPENR_CAN1LPEN_Msk         (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
+#define RCC_APB1LPENR_CAN1LPEN             RCC_APB1LPENR_CAN1LPEN_Msk
+#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)
+#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
+#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk
+#define RCC_APB1LPENR_DACLPEN_Pos          (29U)
+#define RCC_APB1LPENR_DACLPEN_Msk          (0x1UL << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */
+#define RCC_APB1LPENR_DACLPEN              RCC_APB1LPENR_DACLPEN_Msk
+#define RCC_APB1LPENR_UART7LPEN_Pos        (30U)
+#define RCC_APB1LPENR_UART7LPEN_Msk        (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos) /*!< 0x40000000 */
+#define RCC_APB1LPENR_UART7LPEN            RCC_APB1LPENR_UART7LPEN_Msk
+#define RCC_APB1LPENR_UART8LPEN_Pos        (31U)
+#define RCC_APB1LPENR_UART8LPEN_Msk        (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos) /*!< 0x80000000 */
+#define RCC_APB1LPENR_UART8LPEN            RCC_APB1LPENR_UART8LPEN_Msk
+
+/********************  Bit definition for RCC_APB2LPENR register  *************/
+#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)
+#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
+#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk
+#define RCC_APB2LPENR_TIM8LPEN_Pos         (1U)
+#define RCC_APB2LPENR_TIM8LPEN_Msk         (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
+#define RCC_APB2LPENR_TIM8LPEN             RCC_APB2LPENR_TIM8LPEN_Msk
+#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)
+#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
+#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk
+#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)
+#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
+#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk
+#define RCC_APB2LPENR_SDMMC2LPEN_Pos       (7U)
+#define RCC_APB2LPENR_SDMMC2LPEN_Msk       (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos) /*!< 0x00000080 */
+#define RCC_APB2LPENR_SDMMC2LPEN           RCC_APB2LPENR_SDMMC2LPEN_Msk
+#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)
+#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
+#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk
+#define RCC_APB2LPENR_ADC2LPEN_Pos         (9U)
+#define RCC_APB2LPENR_ADC2LPEN_Msk         (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos) /*!< 0x00000200 */
+#define RCC_APB2LPENR_ADC2LPEN             RCC_APB2LPENR_ADC2LPEN_Msk
+#define RCC_APB2LPENR_ADC3LPEN_Pos         (10U)
+#define RCC_APB2LPENR_ADC3LPEN_Msk         (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos) /*!< 0x00000400 */
+#define RCC_APB2LPENR_ADC3LPEN             RCC_APB2LPENR_ADC3LPEN_Msk
+#define RCC_APB2LPENR_SDMMC1LPEN_Pos       (11U)
+#define RCC_APB2LPENR_SDMMC1LPEN_Msk       (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos) /*!< 0x00000800 */
+#define RCC_APB2LPENR_SDMMC1LPEN           RCC_APB2LPENR_SDMMC1LPEN_Msk
+#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)
+#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
+#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk
+#define RCC_APB2LPENR_SPI4LPEN_Pos         (13U)
+#define RCC_APB2LPENR_SPI4LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
+#define RCC_APB2LPENR_SPI4LPEN             RCC_APB2LPENR_SPI4LPEN_Msk
+#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)
+#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
+#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk
+#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)
+#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
+#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk
+#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)
+#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
+#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk
+#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)
+#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
+#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk
+#define RCC_APB2LPENR_SPI5LPEN_Pos         (20U)
+#define RCC_APB2LPENR_SPI5LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos) /*!< 0x00100000 */
+#define RCC_APB2LPENR_SPI5LPEN             RCC_APB2LPENR_SPI5LPEN_Msk
+#define RCC_APB2LPENR_SAI1LPEN_Pos         (22U)
+#define RCC_APB2LPENR_SAI1LPEN_Msk         (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos) /*!< 0x00400000 */
+#define RCC_APB2LPENR_SAI1LPEN             RCC_APB2LPENR_SAI1LPEN_Msk
+#define RCC_APB2LPENR_SAI2LPEN_Pos         (23U)
+#define RCC_APB2LPENR_SAI2LPEN_Msk         (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos) /*!< 0x00800000 */
+#define RCC_APB2LPENR_SAI2LPEN             RCC_APB2LPENR_SAI2LPEN_Msk
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos                 (0U)
+#define RCC_BDCR_LSEON_Msk                 (0x1UL << RCC_BDCR_LSEON_Pos)        /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos                (1U)
+#define RCC_BDCR_LSERDY_Msk                (0x1UL << RCC_BDCR_LSERDY_Pos)       /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos                (2U)
+#define RCC_BDCR_LSEBYP_Msk                (0x1UL << RCC_BDCR_LSEBYP_Pos)       /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk
+#define RCC_BDCR_LSEDRV_Pos                (3U)
+#define RCC_BDCR_LSEDRV_Msk                (0x3UL << RCC_BDCR_LSEDRV_Pos)       /*!< 0x00000018 */
+#define RCC_BDCR_LSEDRV                    RCC_BDCR_LSEDRV_Msk
+#define RCC_BDCR_LSEDRV_0                  (0x1UL << RCC_BDCR_LSEDRV_Pos)       /*!< 0x00000008 */
+#define RCC_BDCR_LSEDRV_1                  (0x2UL << RCC_BDCR_LSEDRV_Pos)       /*!< 0x00000010 */
+#define RCC_BDCR_RTCSEL_Pos                (8U)
+#define RCC_BDCR_RTCSEL_Msk                (0x3UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                  (0x1UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                  (0x2UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000200 */
+#define RCC_BDCR_RTCEN_Pos                 (15U)
+#define RCC_BDCR_RTCEN_Msk                 (0x1UL << RCC_BDCR_RTCEN_Pos)        /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos                 (16U)
+#define RCC_BDCR_BDRST_Msk                 (0x1UL << RCC_BDCR_BDRST_Pos)        /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                  (0U)
+#define RCC_CSR_LSION_Msk                  (0x1UL << RCC_CSR_LSION_Pos)         /*!< 0x00000001 */
+#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos                 (1U)
+#define RCC_CSR_LSIRDY_Msk                 (0x1UL << RCC_CSR_LSIRDY_Pos)        /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk
+#define RCC_CSR_RMVF_Pos                   (24U)
+#define RCC_CSR_RMVF_Msk                   (0x1UL << RCC_CSR_RMVF_Pos)          /*!< 0x01000000 */
+#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk
+#define RCC_CSR_BORRSTF_Pos                (25U)
+#define RCC_CSR_BORRSTF_Msk                (0x1UL << RCC_CSR_BORRSTF_Pos)       /*!< 0x02000000 */
+#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos                (26U)
+#define RCC_CSR_PINRSTF_Msk                (0x1UL << RCC_CSR_PINRSTF_Pos)       /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PORRSTF_Pos                (27U)
+#define RCC_CSR_PORRSTF_Msk                (0x1UL << RCC_CSR_PORRSTF_Pos)       /*!< 0x08000000 */
+#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos                (28U)
+#define RCC_CSR_SFTRSTF_Msk                (0x1UL << RCC_CSR_SFTRSTF_Pos)       /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos               (29U)
+#define RCC_CSR_IWDGRSTF_Msk               (0x1UL << RCC_CSR_IWDGRSTF_Pos)      /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos               (30U)
+#define RCC_CSR_WWDGRSTF_Msk               (0x1UL << RCC_CSR_WWDGRSTF_Pos)      /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos               (31U)
+#define RCC_CSR_LPWRRSTF_Msk               (0x1UL << RCC_CSR_LPWRRSTF_Pos)      /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk
+
+/********************  Bit definition for RCC_SSCGR register  *****************/
+#define RCC_SSCGR_MODPER_Pos               (0U)
+#define RCC_SSCGR_MODPER_Msk               (0x1FFFUL << RCC_SSCGR_MODPER_Pos)   /*!< 0x00001FFF */
+#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk
+#define RCC_SSCGR_INCSTEP_Pos              (13U)
+#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)  /*!< 0x0FFFE000 */
+#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk
+#define RCC_SSCGR_SPREADSEL_Pos            (30U)
+#define RCC_SSCGR_SPREADSEL_Msk            (0x1UL << RCC_SSCGR_SPREADSEL_Pos)   /*!< 0x40000000 */
+#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk
+#define RCC_SSCGR_SSCGEN_Pos               (31U)
+#define RCC_SSCGR_SSCGEN_Msk               (0x1UL << RCC_SSCGR_SSCGEN_Pos)      /*!< 0x80000000 */
+#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk
+
+/********************  Bit definition for RCC_PLLI2SCFGR register  ************/
+#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)
+#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
+#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk
+#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
+#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
+#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
+#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
+#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
+#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
+#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
+#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
+#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
+#define RCC_PLLI2SCFGR_PLLI2SQ_Pos         (24U)
+#define RCC_PLLI2SCFGR_PLLI2SQ_Msk         (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */
+#define RCC_PLLI2SCFGR_PLLI2SQ             RCC_PLLI2SCFGR_PLLI2SQ_Msk
+#define RCC_PLLI2SCFGR_PLLI2SQ_0           (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */
+#define RCC_PLLI2SCFGR_PLLI2SQ_1           (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */
+#define RCC_PLLI2SCFGR_PLLI2SQ_2           (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */
+#define RCC_PLLI2SCFGR_PLLI2SQ_3           (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)
+#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk
+#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_PLLSAICFGR register  ************/
+#define RCC_PLLSAICFGR_PLLSAIN_Pos         (6U)
+#define RCC_PLLSAICFGR_PLLSAIN_Msk         (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00007FC0 */
+#define RCC_PLLSAICFGR_PLLSAIN             RCC_PLLSAICFGR_PLLSAIN_Msk
+#define RCC_PLLSAICFGR_PLLSAIN_0           (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000040 */
+#define RCC_PLLSAICFGR_PLLSAIN_1           (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000080 */
+#define RCC_PLLSAICFGR_PLLSAIN_2           (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000100 */
+#define RCC_PLLSAICFGR_PLLSAIN_3           (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000200 */
+#define RCC_PLLSAICFGR_PLLSAIN_4           (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000400 */
+#define RCC_PLLSAICFGR_PLLSAIN_5           (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000800 */
+#define RCC_PLLSAICFGR_PLLSAIN_6           (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00001000 */
+#define RCC_PLLSAICFGR_PLLSAIN_7           (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00002000 */
+#define RCC_PLLSAICFGR_PLLSAIN_8           (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00004000 */
+#define RCC_PLLSAICFGR_PLLSAIP_Pos         (16U)
+#define RCC_PLLSAICFGR_PLLSAIP_Msk         (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00030000 */
+#define RCC_PLLSAICFGR_PLLSAIP             RCC_PLLSAICFGR_PLLSAIP_Msk
+#define RCC_PLLSAICFGR_PLLSAIP_0           (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00010000 */
+#define RCC_PLLSAICFGR_PLLSAIP_1           (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00020000 */
+#define RCC_PLLSAICFGR_PLLSAIQ_Pos         (24U)
+#define RCC_PLLSAICFGR_PLLSAIQ_Msk         (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x0F000000 */
+#define RCC_PLLSAICFGR_PLLSAIQ             RCC_PLLSAICFGR_PLLSAIQ_Msk
+#define RCC_PLLSAICFGR_PLLSAIQ_0           (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x01000000 */
+#define RCC_PLLSAICFGR_PLLSAIQ_1           (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x02000000 */
+#define RCC_PLLSAICFGR_PLLSAIQ_2           (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x04000000 */
+#define RCC_PLLSAICFGR_PLLSAIQ_3           (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x08000000 */
+
+/********************  Bit definition for RCC_DCKCFGR1 register  ***************/
+#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos        (0U)
+#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk        (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x0000001F */
+#define RCC_DCKCFGR1_PLLI2SDIVQ            RCC_DCKCFGR1_PLLI2SDIVQ_Msk
+#define RCC_DCKCFGR1_PLLI2SDIVQ_0          (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x00000001 */
+#define RCC_DCKCFGR1_PLLI2SDIVQ_1          (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x00000002 */
+#define RCC_DCKCFGR1_PLLI2SDIVQ_2          (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x00000004 */
+#define RCC_DCKCFGR1_PLLI2SDIVQ_3          (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x00000008 */
+#define RCC_DCKCFGR1_PLLI2SDIVQ_4          (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos) /*!< 0x00000010 */
+
+#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos        (8U)
+#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk        (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00001F00 */
+#define RCC_DCKCFGR1_PLLSAIDIVQ            RCC_DCKCFGR1_PLLSAIDIVQ_Msk
+#define RCC_DCKCFGR1_PLLSAIDIVQ_0          (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00000100 */
+#define RCC_DCKCFGR1_PLLSAIDIVQ_1          (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00000200 */
+#define RCC_DCKCFGR1_PLLSAIDIVQ_2          (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00000400 */
+#define RCC_DCKCFGR1_PLLSAIDIVQ_3          (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00000800 */
+#define RCC_DCKCFGR1_PLLSAIDIVQ_4          (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos) /*!< 0x00001000 */
+
+
+#define RCC_DCKCFGR1_SAI1SEL_Pos           (20U)
+#define RCC_DCKCFGR1_SAI1SEL_Msk           (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)  /*!< 0x00300000 */
+#define RCC_DCKCFGR1_SAI1SEL               RCC_DCKCFGR1_SAI1SEL_Msk
+#define RCC_DCKCFGR1_SAI1SEL_0             (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)  /*!< 0x00100000 */
+#define RCC_DCKCFGR1_SAI1SEL_1             (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)  /*!< 0x00200000 */
+
+#define RCC_DCKCFGR1_SAI2SEL_Pos           (22U)
+#define RCC_DCKCFGR1_SAI2SEL_Msk           (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)  /*!< 0x00C00000 */
+#define RCC_DCKCFGR1_SAI2SEL               RCC_DCKCFGR1_SAI2SEL_Msk
+#define RCC_DCKCFGR1_SAI2SEL_0             (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)  /*!< 0x00400000 */
+#define RCC_DCKCFGR1_SAI2SEL_1             (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)  /*!< 0x00800000 */
+
+#define RCC_DCKCFGR1_TIMPRE_Pos            (24U)
+#define RCC_DCKCFGR1_TIMPRE_Msk            (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)   /*!< 0x01000000 */
+#define RCC_DCKCFGR1_TIMPRE                RCC_DCKCFGR1_TIMPRE_Msk
+
+/********************  Bit definition for RCC_DCKCFGR2 register  ***************/
+#define RCC_DCKCFGR2_USART1SEL_Pos         (0U)
+#define RCC_DCKCFGR2_USART1SEL_Msk         (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos) /*!< 0x00000003 */
+#define RCC_DCKCFGR2_USART1SEL             RCC_DCKCFGR2_USART1SEL_Msk
+#define RCC_DCKCFGR2_USART1SEL_0           (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos) /*!< 0x00000001 */
+#define RCC_DCKCFGR2_USART1SEL_1           (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos) /*!< 0x00000002 */
+#define RCC_DCKCFGR2_USART2SEL_Pos         (2U)
+#define RCC_DCKCFGR2_USART2SEL_Msk         (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos) /*!< 0x0000000C */
+#define RCC_DCKCFGR2_USART2SEL             RCC_DCKCFGR2_USART2SEL_Msk
+#define RCC_DCKCFGR2_USART2SEL_0           (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos) /*!< 0x00000004 */
+#define RCC_DCKCFGR2_USART2SEL_1           (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos) /*!< 0x00000008 */
+#define RCC_DCKCFGR2_USART3SEL_Pos         (4U)
+#define RCC_DCKCFGR2_USART3SEL_Msk         (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos) /*!< 0x00000030 */
+#define RCC_DCKCFGR2_USART3SEL             RCC_DCKCFGR2_USART3SEL_Msk
+#define RCC_DCKCFGR2_USART3SEL_0           (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos) /*!< 0x00000010 */
+#define RCC_DCKCFGR2_USART3SEL_1           (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos) /*!< 0x00000020 */
+#define RCC_DCKCFGR2_UART4SEL_Pos          (6U)
+#define RCC_DCKCFGR2_UART4SEL_Msk          (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos) /*!< 0x000000C0 */
+#define RCC_DCKCFGR2_UART4SEL              RCC_DCKCFGR2_UART4SEL_Msk
+#define RCC_DCKCFGR2_UART4SEL_0            (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos) /*!< 0x00000040 */
+#define RCC_DCKCFGR2_UART4SEL_1            (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos) /*!< 0x00000080 */
+#define RCC_DCKCFGR2_UART5SEL_Pos          (8U)
+#define RCC_DCKCFGR2_UART5SEL_Msk          (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos) /*!< 0x00000300 */
+#define RCC_DCKCFGR2_UART5SEL              RCC_DCKCFGR2_UART5SEL_Msk
+#define RCC_DCKCFGR2_UART5SEL_0            (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos) /*!< 0x00000100 */
+#define RCC_DCKCFGR2_UART5SEL_1            (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos) /*!< 0x00000200 */
+#define RCC_DCKCFGR2_USART6SEL_Pos         (10U)
+#define RCC_DCKCFGR2_USART6SEL_Msk         (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos) /*!< 0x00000C00 */
+#define RCC_DCKCFGR2_USART6SEL             RCC_DCKCFGR2_USART6SEL_Msk
+#define RCC_DCKCFGR2_USART6SEL_0           (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos) /*!< 0x00000400 */
+#define RCC_DCKCFGR2_USART6SEL_1           (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos) /*!< 0x00000800 */
+#define RCC_DCKCFGR2_UART7SEL_Pos          (12U)
+#define RCC_DCKCFGR2_UART7SEL_Msk          (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos) /*!< 0x00003000 */
+#define RCC_DCKCFGR2_UART7SEL              RCC_DCKCFGR2_UART7SEL_Msk
+#define RCC_DCKCFGR2_UART7SEL_0            (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos) /*!< 0x00001000 */
+#define RCC_DCKCFGR2_UART7SEL_1            (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos) /*!< 0x00002000 */
+#define RCC_DCKCFGR2_UART8SEL_Pos          (14U)
+#define RCC_DCKCFGR2_UART8SEL_Msk          (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos) /*!< 0x0000C000 */
+#define RCC_DCKCFGR2_UART8SEL              RCC_DCKCFGR2_UART8SEL_Msk
+#define RCC_DCKCFGR2_UART8SEL_0            (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos) /*!< 0x00004000 */
+#define RCC_DCKCFGR2_UART8SEL_1            (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos) /*!< 0x00008000 */
+#define RCC_DCKCFGR2_I2C1SEL_Pos           (16U)
+#define RCC_DCKCFGR2_I2C1SEL_Msk           (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)  /*!< 0x00030000 */
+#define RCC_DCKCFGR2_I2C1SEL               RCC_DCKCFGR2_I2C1SEL_Msk
+#define RCC_DCKCFGR2_I2C1SEL_0             (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)  /*!< 0x00010000 */
+#define RCC_DCKCFGR2_I2C1SEL_1             (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)  /*!< 0x00020000 */
+#define RCC_DCKCFGR2_I2C2SEL_Pos           (18U)
+#define RCC_DCKCFGR2_I2C2SEL_Msk           (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)  /*!< 0x000C0000 */
+#define RCC_DCKCFGR2_I2C2SEL               RCC_DCKCFGR2_I2C2SEL_Msk
+#define RCC_DCKCFGR2_I2C2SEL_0             (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)  /*!< 0x00040000 */
+#define RCC_DCKCFGR2_I2C2SEL_1             (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)  /*!< 0x00080000 */
+#define RCC_DCKCFGR2_I2C3SEL_Pos           (20U)
+#define RCC_DCKCFGR2_I2C3SEL_Msk           (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)  /*!< 0x00300000 */
+#define RCC_DCKCFGR2_I2C3SEL               RCC_DCKCFGR2_I2C3SEL_Msk
+#define RCC_DCKCFGR2_I2C3SEL_0             (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)  /*!< 0x00100000 */
+#define RCC_DCKCFGR2_I2C3SEL_1             (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)  /*!< 0x00200000 */
+#define RCC_DCKCFGR2_LPTIM1SEL_Pos         (24U)
+#define RCC_DCKCFGR2_LPTIM1SEL_Msk         (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0x03000000 */
+#define RCC_DCKCFGR2_LPTIM1SEL             RCC_DCKCFGR2_LPTIM1SEL_Msk
+#define RCC_DCKCFGR2_LPTIM1SEL_0           (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0x01000000 */
+#define RCC_DCKCFGR2_LPTIM1SEL_1           (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos) /*!< 0x02000000 */
+#define RCC_DCKCFGR2_CK48MSEL_Pos          (27U)
+#define RCC_DCKCFGR2_CK48MSEL_Msk          (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */
+#define RCC_DCKCFGR2_CK48MSEL              RCC_DCKCFGR2_CK48MSEL_Msk
+#define RCC_DCKCFGR2_SDMMC1SEL_Pos         (28U)
+#define RCC_DCKCFGR2_SDMMC1SEL_Msk         (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos) /*!< 0x10000000 */
+#define RCC_DCKCFGR2_SDMMC1SEL             RCC_DCKCFGR2_SDMMC1SEL_Msk
+#define RCC_DCKCFGR2_SDMMC2SEL_Pos         (29U)
+#define RCC_DCKCFGR2_SDMMC2SEL_Msk         (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos) /*!< 0x20000000 */
+#define RCC_DCKCFGR2_SDMMC2SEL             RCC_DCKCFGR2_SDMMC2SEL_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    RNG                                     */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RNG_CR register  *******************/
+#define RNG_CR_RNGEN_Pos    (2U)
+#define RNG_CR_RNGEN_Msk    (0x1UL << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
+#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk
+#define RNG_CR_IE_Pos       (3U)
+#define RNG_CR_IE_Msk       (0x1UL << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
+#define RNG_CR_IE           RNG_CR_IE_Msk
+
+/********************  Bits definition for RNG_SR register  *******************/
+#define RNG_SR_DRDY_Pos     (0U)
+#define RNG_SR_DRDY_Msk     (0x1UL << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
+#define RNG_SR_DRDY         RNG_SR_DRDY_Msk
+#define RNG_SR_CECS_Pos     (1U)
+#define RNG_SR_CECS_Msk     (0x1UL << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
+#define RNG_SR_CECS         RNG_SR_CECS_Msk
+#define RNG_SR_SECS_Pos     (2U)
+#define RNG_SR_SECS_Msk     (0x1UL << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
+#define RNG_SR_SECS         RNG_SR_SECS_Msk
+#define RNG_SR_CEIS_Pos     (5U)
+#define RNG_SR_CEIS_Msk     (0x1UL << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
+#define RNG_SR_CEIS         RNG_SR_CEIS_Msk
+#define RNG_SR_SEIS_Pos     (6U)
+#define RNG_SR_SEIS_Msk     (0x1UL << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
+#define RNG_SR_SEIS         RNG_SR_SEIS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                  (22U)
+#define RTC_TR_PM_Msk                  (0x1UL << RTC_TR_PM_Pos)                 /*!< 0x00400000 */
+#define RTC_TR_PM                      RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                  (20U)
+#define RTC_TR_HT_Msk                  (0x3UL << RTC_TR_HT_Pos)                 /*!< 0x00300000 */
+#define RTC_TR_HT                      RTC_TR_HT_Msk
+#define RTC_TR_HT_0                    (0x1UL << RTC_TR_HT_Pos)                 /*!< 0x00100000 */
+#define RTC_TR_HT_1                    (0x2UL << RTC_TR_HT_Pos)                 /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                  (16U)
+#define RTC_TR_HU_Msk                  (0xFUL << RTC_TR_HU_Pos)                 /*!< 0x000F0000 */
+#define RTC_TR_HU                      RTC_TR_HU_Msk
+#define RTC_TR_HU_0                    (0x1UL << RTC_TR_HU_Pos)                 /*!< 0x00010000 */
+#define RTC_TR_HU_1                    (0x2UL << RTC_TR_HU_Pos)                 /*!< 0x00020000 */
+#define RTC_TR_HU_2                    (0x4UL << RTC_TR_HU_Pos)                 /*!< 0x00040000 */
+#define RTC_TR_HU_3                    (0x8UL << RTC_TR_HU_Pos)                 /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos                 (12U)
+#define RTC_TR_MNT_Msk                 (0x7UL << RTC_TR_MNT_Pos)                /*!< 0x00007000 */
+#define RTC_TR_MNT                     RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                   (0x1UL << RTC_TR_MNT_Pos)                /*!< 0x00001000 */
+#define RTC_TR_MNT_1                   (0x2UL << RTC_TR_MNT_Pos)                /*!< 0x00002000 */
+#define RTC_TR_MNT_2                   (0x4UL << RTC_TR_MNT_Pos)                /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos                 (8U)
+#define RTC_TR_MNU_Msk                 (0xFUL << RTC_TR_MNU_Pos)                /*!< 0x00000F00 */
+#define RTC_TR_MNU                     RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                   (0x1UL << RTC_TR_MNU_Pos)                /*!< 0x00000100 */
+#define RTC_TR_MNU_1                   (0x2UL << RTC_TR_MNU_Pos)                /*!< 0x00000200 */
+#define RTC_TR_MNU_2                   (0x4UL << RTC_TR_MNU_Pos)                /*!< 0x00000400 */
+#define RTC_TR_MNU_3                   (0x8UL << RTC_TR_MNU_Pos)                /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                  (4U)
+#define RTC_TR_ST_Msk                  (0x7UL << RTC_TR_ST_Pos)                 /*!< 0x00000070 */
+#define RTC_TR_ST                      RTC_TR_ST_Msk
+#define RTC_TR_ST_0                    (0x1UL << RTC_TR_ST_Pos)                 /*!< 0x00000010 */
+#define RTC_TR_ST_1                    (0x2UL << RTC_TR_ST_Pos)                 /*!< 0x00000020 */
+#define RTC_TR_ST_2                    (0x4UL << RTC_TR_ST_Pos)                 /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                  (0U)
+#define RTC_TR_SU_Msk                  (0xFUL << RTC_TR_SU_Pos)                 /*!< 0x0000000F */
+#define RTC_TR_SU                      RTC_TR_SU_Msk
+#define RTC_TR_SU_0                    (0x1UL << RTC_TR_SU_Pos)                 /*!< 0x00000001 */
+#define RTC_TR_SU_1                    (0x2UL << RTC_TR_SU_Pos)                 /*!< 0x00000002 */
+#define RTC_TR_SU_2                    (0x4UL << RTC_TR_SU_Pos)                 /*!< 0x00000004 */
+#define RTC_TR_SU_3                    (0x8UL << RTC_TR_SU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                  (20U)
+#define RTC_DR_YT_Msk                  (0xFUL << RTC_DR_YT_Pos)                 /*!< 0x00F00000 */
+#define RTC_DR_YT                      RTC_DR_YT_Msk
+#define RTC_DR_YT_0                    (0x1UL << RTC_DR_YT_Pos)                 /*!< 0x00100000 */
+#define RTC_DR_YT_1                    (0x2UL << RTC_DR_YT_Pos)                 /*!< 0x00200000 */
+#define RTC_DR_YT_2                    (0x4UL << RTC_DR_YT_Pos)                 /*!< 0x00400000 */
+#define RTC_DR_YT_3                    (0x8UL << RTC_DR_YT_Pos)                 /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                  (16U)
+#define RTC_DR_YU_Msk                  (0xFUL << RTC_DR_YU_Pos)                 /*!< 0x000F0000 */
+#define RTC_DR_YU                      RTC_DR_YU_Msk
+#define RTC_DR_YU_0                    (0x1UL << RTC_DR_YU_Pos)                 /*!< 0x00010000 */
+#define RTC_DR_YU_1                    (0x2UL << RTC_DR_YU_Pos)                 /*!< 0x00020000 */
+#define RTC_DR_YU_2                    (0x4UL << RTC_DR_YU_Pos)                 /*!< 0x00040000 */
+#define RTC_DR_YU_3                    (0x8UL << RTC_DR_YU_Pos)                 /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos                 (13U)
+#define RTC_DR_WDU_Msk                 (0x7UL << RTC_DR_WDU_Pos)                /*!< 0x0000E000 */
+#define RTC_DR_WDU                     RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                   (0x1UL << RTC_DR_WDU_Pos)                /*!< 0x00002000 */
+#define RTC_DR_WDU_1                   (0x2UL << RTC_DR_WDU_Pos)                /*!< 0x00004000 */
+#define RTC_DR_WDU_2                   (0x4UL << RTC_DR_WDU_Pos)                /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                  (12U)
+#define RTC_DR_MT_Msk                  (0x1UL << RTC_DR_MT_Pos)                 /*!< 0x00001000 */
+#define RTC_DR_MT                      RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                  (8U)
+#define RTC_DR_MU_Msk                  (0xFUL << RTC_DR_MU_Pos)                 /*!< 0x00000F00 */
+#define RTC_DR_MU                      RTC_DR_MU_Msk
+#define RTC_DR_MU_0                    (0x1UL << RTC_DR_MU_Pos)                 /*!< 0x00000100 */
+#define RTC_DR_MU_1                    (0x2UL << RTC_DR_MU_Pos)                 /*!< 0x00000200 */
+#define RTC_DR_MU_2                    (0x4UL << RTC_DR_MU_Pos)                 /*!< 0x00000400 */
+#define RTC_DR_MU_3                    (0x8UL << RTC_DR_MU_Pos)                 /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                  (4U)
+#define RTC_DR_DT_Msk                  (0x3UL << RTC_DR_DT_Pos)                 /*!< 0x00000030 */
+#define RTC_DR_DT                      RTC_DR_DT_Msk
+#define RTC_DR_DT_0                    (0x1UL << RTC_DR_DT_Pos)                 /*!< 0x00000010 */
+#define RTC_DR_DT_1                    (0x2UL << RTC_DR_DT_Pos)                 /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                  (0U)
+#define RTC_DR_DU_Msk                  (0xFUL << RTC_DR_DU_Pos)                 /*!< 0x0000000F */
+#define RTC_DR_DU                      RTC_DR_DU_Msk
+#define RTC_DR_DU_0                    (0x1UL << RTC_DR_DU_Pos)                 /*!< 0x00000001 */
+#define RTC_DR_DU_1                    (0x2UL << RTC_DR_DU_Pos)                 /*!< 0x00000002 */
+#define RTC_DR_DU_2                    (0x4UL << RTC_DR_DU_Pos)                 /*!< 0x00000004 */
+#define RTC_DR_DU_3                    (0x8UL << RTC_DR_DU_Pos)                 /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_ITSE_Pos                (24U)
+#define RTC_CR_ITSE_Msk                (0x1UL << RTC_CR_ITSE_Pos)               /*!< 0x01000000 */
+#define RTC_CR_ITSE                    RTC_CR_ITSE_Msk
+#define RTC_CR_COE_Pos                 (23U)
+#define RTC_CR_COE_Msk                 (0x1UL << RTC_CR_COE_Pos)                /*!< 0x00800000 */
+#define RTC_CR_COE                     RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos                (21U)
+#define RTC_CR_OSEL_Msk                (0x3UL << RTC_CR_OSEL_Pos)               /*!< 0x00600000 */
+#define RTC_CR_OSEL                    RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                  (0x1UL << RTC_CR_OSEL_Pos)               /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                  (0x2UL << RTC_CR_OSEL_Pos)               /*!< 0x00400000 */
+#define RTC_CR_POL_Pos                 (20U)
+#define RTC_CR_POL_Msk                 (0x1UL << RTC_CR_POL_Pos)                /*!< 0x00100000 */
+#define RTC_CR_POL                     RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos               (19U)
+#define RTC_CR_COSEL_Msk               (0x1UL << RTC_CR_COSEL_Pos)              /*!< 0x00080000 */
+#define RTC_CR_COSEL                   RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos                 (18U)
+#define RTC_CR_BKP_Msk                 (0x1UL << RTC_CR_BKP_Pos)                /*!< 0x00040000 */
+#define RTC_CR_BKP                     RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos               (17U)
+#define RTC_CR_SUB1H_Msk               (0x1UL << RTC_CR_SUB1H_Pos)              /*!< 0x00020000 */
+#define RTC_CR_SUB1H                   RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos               (16U)
+#define RTC_CR_ADD1H_Msk               (0x1UL << RTC_CR_ADD1H_Pos)              /*!< 0x00010000 */
+#define RTC_CR_ADD1H                   RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos                (15U)
+#define RTC_CR_TSIE_Msk                (0x1UL << RTC_CR_TSIE_Pos)               /*!< 0x00008000 */
+#define RTC_CR_TSIE                    RTC_CR_TSIE_Msk
+#define RTC_CR_WUTIE_Pos               (14U)
+#define RTC_CR_WUTIE_Msk               (0x1UL << RTC_CR_WUTIE_Pos)              /*!< 0x00004000 */
+#define RTC_CR_WUTIE                   RTC_CR_WUTIE_Msk
+#define RTC_CR_ALRBIE_Pos              (13U)
+#define RTC_CR_ALRBIE_Msk              (0x1UL << RTC_CR_ALRBIE_Pos)             /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                  RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos              (12U)
+#define RTC_CR_ALRAIE_Msk              (0x1UL << RTC_CR_ALRAIE_Pos)             /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                  RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos                 (11U)
+#define RTC_CR_TSE_Msk                 (0x1UL << RTC_CR_TSE_Pos)                /*!< 0x00000800 */
+#define RTC_CR_TSE                     RTC_CR_TSE_Msk
+#define RTC_CR_WUTE_Pos                (10U)
+#define RTC_CR_WUTE_Msk                (0x1UL << RTC_CR_WUTE_Pos)               /*!< 0x00000400 */
+#define RTC_CR_WUTE                    RTC_CR_WUTE_Msk
+#define RTC_CR_ALRBE_Pos               (9U)
+#define RTC_CR_ALRBE_Msk               (0x1UL << RTC_CR_ALRBE_Pos)              /*!< 0x00000200 */
+#define RTC_CR_ALRBE                   RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos               (8U)
+#define RTC_CR_ALRAE_Msk               (0x1UL << RTC_CR_ALRAE_Pos)              /*!< 0x00000100 */
+#define RTC_CR_ALRAE                   RTC_CR_ALRAE_Msk
+#define RTC_CR_FMT_Pos                 (6U)
+#define RTC_CR_FMT_Msk                 (0x1UL << RTC_CR_FMT_Pos)                /*!< 0x00000040 */
+#define RTC_CR_FMT                     RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos             (5U)
+#define RTC_CR_BYPSHAD_Msk             (0x1UL << RTC_CR_BYPSHAD_Pos)            /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD                 RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos             (4U)
+#define RTC_CR_REFCKON_Msk             (0x1UL << RTC_CR_REFCKON_Pos)            /*!< 0x00000010 */
+#define RTC_CR_REFCKON                 RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos              (3U)
+#define RTC_CR_TSEDGE_Msk              (0x1UL << RTC_CR_TSEDGE_Pos)             /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                  RTC_CR_TSEDGE_Msk
+#define RTC_CR_WUCKSEL_Pos             (0U)
+#define RTC_CR_WUCKSEL_Msk             (0x7UL << RTC_CR_WUCKSEL_Pos)            /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL                 RTC_CR_WUCKSEL_Msk
+#define RTC_CR_WUCKSEL_0               (0x1UL << RTC_CR_WUCKSEL_Pos)            /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1               (0x2UL << RTC_CR_WUCKSEL_Pos)            /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2               (0x4UL << RTC_CR_WUCKSEL_Pos)            /*!< 0x00000004 */
+
+/* Legacy define */
+#define RTC_CR_BCK                           RTC_CR_BKP
+
+/********************  Bits definition for RTC_ISR register  ******************/
+#define RTC_ISR_ITSF_Pos               (17U)
+#define RTC_ISR_ITSF_Msk               (0x1UL << RTC_ISR_ITSF_Pos)              /*!< 0x00020000 */
+#define RTC_ISR_ITSF                   RTC_ISR_ITSF_Msk
+#define RTC_ISR_RECALPF_Pos            (16U)
+#define RTC_ISR_RECALPF_Msk            (0x1UL << RTC_ISR_RECALPF_Pos)           /*!< 0x00010000 */
+#define RTC_ISR_RECALPF                RTC_ISR_RECALPF_Msk
+#define RTC_ISR_TAMP3F_Pos             (15U)
+#define RTC_ISR_TAMP3F_Msk             (0x1UL << RTC_ISR_TAMP3F_Pos)            /*!< 0x00008000 */
+#define RTC_ISR_TAMP3F                 RTC_ISR_TAMP3F_Msk
+#define RTC_ISR_TAMP2F_Pos             (14U)
+#define RTC_ISR_TAMP2F_Msk             (0x1UL << RTC_ISR_TAMP2F_Pos)            /*!< 0x00004000 */
+#define RTC_ISR_TAMP2F                 RTC_ISR_TAMP2F_Msk
+#define RTC_ISR_TAMP1F_Pos             (13U)
+#define RTC_ISR_TAMP1F_Msk             (0x1UL << RTC_ISR_TAMP1F_Pos)            /*!< 0x00002000 */
+#define RTC_ISR_TAMP1F                 RTC_ISR_TAMP1F_Msk
+#define RTC_ISR_TSOVF_Pos              (12U)
+#define RTC_ISR_TSOVF_Msk              (0x1UL << RTC_ISR_TSOVF_Pos)             /*!< 0x00001000 */
+#define RTC_ISR_TSOVF                  RTC_ISR_TSOVF_Msk
+#define RTC_ISR_TSF_Pos                (11U)
+#define RTC_ISR_TSF_Msk                (0x1UL << RTC_ISR_TSF_Pos)               /*!< 0x00000800 */
+#define RTC_ISR_TSF                    RTC_ISR_TSF_Msk
+#define RTC_ISR_WUTF_Pos               (10U)
+#define RTC_ISR_WUTF_Msk               (0x1UL << RTC_ISR_WUTF_Pos)              /*!< 0x00000400 */
+#define RTC_ISR_WUTF                   RTC_ISR_WUTF_Msk
+#define RTC_ISR_ALRBF_Pos              (9U)
+#define RTC_ISR_ALRBF_Msk              (0x1UL << RTC_ISR_ALRBF_Pos)             /*!< 0x00000200 */
+#define RTC_ISR_ALRBF                  RTC_ISR_ALRBF_Msk
+#define RTC_ISR_ALRAF_Pos              (8U)
+#define RTC_ISR_ALRAF_Msk              (0x1UL << RTC_ISR_ALRAF_Pos)             /*!< 0x00000100 */
+#define RTC_ISR_ALRAF                  RTC_ISR_ALRAF_Msk
+#define RTC_ISR_INIT_Pos               (7U)
+#define RTC_ISR_INIT_Msk               (0x1UL << RTC_ISR_INIT_Pos)              /*!< 0x00000080 */
+#define RTC_ISR_INIT                   RTC_ISR_INIT_Msk
+#define RTC_ISR_INITF_Pos              (6U)
+#define RTC_ISR_INITF_Msk              (0x1UL << RTC_ISR_INITF_Pos)             /*!< 0x00000040 */
+#define RTC_ISR_INITF                  RTC_ISR_INITF_Msk
+#define RTC_ISR_RSF_Pos                (5U)
+#define RTC_ISR_RSF_Msk                (0x1UL << RTC_ISR_RSF_Pos)               /*!< 0x00000020 */
+#define RTC_ISR_RSF                    RTC_ISR_RSF_Msk
+#define RTC_ISR_INITS_Pos              (4U)
+#define RTC_ISR_INITS_Msk              (0x1UL << RTC_ISR_INITS_Pos)             /*!< 0x00000010 */
+#define RTC_ISR_INITS                  RTC_ISR_INITS_Msk
+#define RTC_ISR_SHPF_Pos               (3U)
+#define RTC_ISR_SHPF_Msk               (0x1UL << RTC_ISR_SHPF_Pos)              /*!< 0x00000008 */
+#define RTC_ISR_SHPF                   RTC_ISR_SHPF_Msk
+#define RTC_ISR_WUTWF_Pos              (2U)
+#define RTC_ISR_WUTWF_Msk              (0x1UL << RTC_ISR_WUTWF_Pos)             /*!< 0x00000004 */
+#define RTC_ISR_WUTWF                  RTC_ISR_WUTWF_Msk
+#define RTC_ISR_ALRBWF_Pos             (1U)
+#define RTC_ISR_ALRBWF_Msk             (0x1UL << RTC_ISR_ALRBWF_Pos)            /*!< 0x00000002 */
+#define RTC_ISR_ALRBWF                 RTC_ISR_ALRBWF_Msk
+#define RTC_ISR_ALRAWF_Pos             (0U)
+#define RTC_ISR_ALRAWF_Msk             (0x1UL << RTC_ISR_ALRAWF_Pos)            /*!< 0x00000001 */
+#define RTC_ISR_ALRAWF                 RTC_ISR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos          (16U)
+#define RTC_PRER_PREDIV_A_Msk          (0x7FUL << RTC_PRER_PREDIV_A_Pos)        /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A              RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos          (0U)
+#define RTC_PRER_PREDIV_S_Msk          (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)      /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S              RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos               (0U)
+#define RTC_WUTR_WUT_Msk               (0xFFFFUL << RTC_WUTR_WUT_Pos)           /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                   RTC_WUTR_WUT_Msk
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos            (31U)
+#define RTC_ALRMAR_MSK4_Msk            (0x1UL << RTC_ALRMAR_MSK4_Pos)           /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4                RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos           (30U)
+#define RTC_ALRMAR_WDSEL_Msk           (0x1UL << RTC_ALRMAR_WDSEL_Pos)          /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL               RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos              (28U)
+#define RTC_ALRMAR_DT_Msk              (0x3UL << RTC_ALRMAR_DT_Pos)             /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                  RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0                (0x1UL << RTC_ALRMAR_DT_Pos)             /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1                (0x2UL << RTC_ALRMAR_DT_Pos)             /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos              (24U)
+#define RTC_ALRMAR_DU_Msk              (0xFUL << RTC_ALRMAR_DU_Pos)             /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                  RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0                (0x1UL << RTC_ALRMAR_DU_Pos)             /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1                (0x2UL << RTC_ALRMAR_DU_Pos)             /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2                (0x4UL << RTC_ALRMAR_DU_Pos)             /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3                (0x8UL << RTC_ALRMAR_DU_Pos)             /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos            (23U)
+#define RTC_ALRMAR_MSK3_Msk            (0x1UL << RTC_ALRMAR_MSK3_Pos)           /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3                RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos              (22U)
+#define RTC_ALRMAR_PM_Msk              (0x1UL << RTC_ALRMAR_PM_Pos)             /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                  RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos              (20U)
+#define RTC_ALRMAR_HT_Msk              (0x3UL << RTC_ALRMAR_HT_Pos)             /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                  RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0                (0x1UL << RTC_ALRMAR_HT_Pos)             /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1                (0x2UL << RTC_ALRMAR_HT_Pos)             /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos              (16U)
+#define RTC_ALRMAR_HU_Msk              (0xFUL << RTC_ALRMAR_HU_Pos)             /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                  RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0                (0x1UL << RTC_ALRMAR_HU_Pos)             /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1                (0x2UL << RTC_ALRMAR_HU_Pos)             /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2                (0x4UL << RTC_ALRMAR_HU_Pos)             /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3                (0x8UL << RTC_ALRMAR_HU_Pos)             /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos            (15U)
+#define RTC_ALRMAR_MSK2_Msk            (0x1UL << RTC_ALRMAR_MSK2_Pos)           /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2                RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos             (12U)
+#define RTC_ALRMAR_MNT_Msk             (0x7UL << RTC_ALRMAR_MNT_Pos)            /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT                 RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0               (0x1UL << RTC_ALRMAR_MNT_Pos)            /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1               (0x2UL << RTC_ALRMAR_MNT_Pos)            /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2               (0x4UL << RTC_ALRMAR_MNT_Pos)            /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos             (8U)
+#define RTC_ALRMAR_MNU_Msk             (0xFUL << RTC_ALRMAR_MNU_Pos)            /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU                 RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0               (0x1UL << RTC_ALRMAR_MNU_Pos)            /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1               (0x2UL << RTC_ALRMAR_MNU_Pos)            /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2               (0x4UL << RTC_ALRMAR_MNU_Pos)            /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3               (0x8UL << RTC_ALRMAR_MNU_Pos)            /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos            (7U)
+#define RTC_ALRMAR_MSK1_Msk            (0x1UL << RTC_ALRMAR_MSK1_Pos)           /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1                RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos              (4U)
+#define RTC_ALRMAR_ST_Msk              (0x7UL << RTC_ALRMAR_ST_Pos)             /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                  RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0                (0x1UL << RTC_ALRMAR_ST_Pos)             /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1                (0x2UL << RTC_ALRMAR_ST_Pos)             /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2                (0x4UL << RTC_ALRMAR_ST_Pos)             /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos              (0U)
+#define RTC_ALRMAR_SU_Msk              (0xFUL << RTC_ALRMAR_SU_Pos)             /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                  RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0                (0x1UL << RTC_ALRMAR_SU_Pos)             /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1                (0x2UL << RTC_ALRMAR_SU_Pos)             /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2                (0x4UL << RTC_ALRMAR_SU_Pos)             /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3                (0x8UL << RTC_ALRMAR_SU_Pos)             /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos            (31U)
+#define RTC_ALRMBR_MSK4_Msk            (0x1UL << RTC_ALRMBR_MSK4_Pos)           /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4                RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos           (30U)
+#define RTC_ALRMBR_WDSEL_Msk           (0x1UL << RTC_ALRMBR_WDSEL_Pos)          /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL               RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos              (28U)
+#define RTC_ALRMBR_DT_Msk              (0x3UL << RTC_ALRMBR_DT_Pos)             /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                  RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0                (0x1UL << RTC_ALRMBR_DT_Pos)             /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1                (0x2UL << RTC_ALRMBR_DT_Pos)             /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos              (24U)
+#define RTC_ALRMBR_DU_Msk              (0xFUL << RTC_ALRMBR_DU_Pos)             /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                  RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0                (0x1UL << RTC_ALRMBR_DU_Pos)             /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1                (0x2UL << RTC_ALRMBR_DU_Pos)             /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2                (0x4UL << RTC_ALRMBR_DU_Pos)             /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3                (0x8UL << RTC_ALRMBR_DU_Pos)             /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos            (23U)
+#define RTC_ALRMBR_MSK3_Msk            (0x1UL << RTC_ALRMBR_MSK3_Pos)           /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3                RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos              (22U)
+#define RTC_ALRMBR_PM_Msk              (0x1UL << RTC_ALRMBR_PM_Pos)             /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                  RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos              (20U)
+#define RTC_ALRMBR_HT_Msk              (0x3UL << RTC_ALRMBR_HT_Pos)             /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                  RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0                (0x1UL << RTC_ALRMBR_HT_Pos)             /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1                (0x2UL << RTC_ALRMBR_HT_Pos)             /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos              (16U)
+#define RTC_ALRMBR_HU_Msk              (0xFUL << RTC_ALRMBR_HU_Pos)             /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                  RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0                (0x1UL << RTC_ALRMBR_HU_Pos)             /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1                (0x2UL << RTC_ALRMBR_HU_Pos)             /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2                (0x4UL << RTC_ALRMBR_HU_Pos)             /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3                (0x8UL << RTC_ALRMBR_HU_Pos)             /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos            (15U)
+#define RTC_ALRMBR_MSK2_Msk            (0x1UL << RTC_ALRMBR_MSK2_Pos)           /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2                RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos             (12U)
+#define RTC_ALRMBR_MNT_Msk             (0x7UL << RTC_ALRMBR_MNT_Pos)            /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT                 RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0               (0x1UL << RTC_ALRMBR_MNT_Pos)            /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1               (0x2UL << RTC_ALRMBR_MNT_Pos)            /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2               (0x4UL << RTC_ALRMBR_MNT_Pos)            /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos             (8U)
+#define RTC_ALRMBR_MNU_Msk             (0xFUL << RTC_ALRMBR_MNU_Pos)            /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU                 RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0               (0x1UL << RTC_ALRMBR_MNU_Pos)            /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1               (0x2UL << RTC_ALRMBR_MNU_Pos)            /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2               (0x4UL << RTC_ALRMBR_MNU_Pos)            /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3               (0x8UL << RTC_ALRMBR_MNU_Pos)            /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos            (7U)
+#define RTC_ALRMBR_MSK1_Msk            (0x1UL << RTC_ALRMBR_MSK1_Pos)           /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1                RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos              (4U)
+#define RTC_ALRMBR_ST_Msk              (0x7UL << RTC_ALRMBR_ST_Pos)             /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                  RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0                (0x1UL << RTC_ALRMBR_ST_Pos)             /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1                (0x2UL << RTC_ALRMBR_ST_Pos)             /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2                (0x4UL << RTC_ALRMBR_ST_Pos)             /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos              (0U)
+#define RTC_ALRMBR_SU_Msk              (0xFUL << RTC_ALRMBR_SU_Pos)             /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                  RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0                (0x1UL << RTC_ALRMBR_SU_Pos)             /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1                (0x2UL << RTC_ALRMBR_SU_Pos)             /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2                (0x4UL << RTC_ALRMBR_SU_Pos)             /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3                (0x8UL << RTC_ALRMBR_SU_Pos)             /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos                (0U)
+#define RTC_WPR_KEY_Msk                (0xFFUL << RTC_WPR_KEY_Pos)              /*!< 0x000000FF */
+#define RTC_WPR_KEY                    RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos                 (0U)
+#define RTC_SSR_SS_Msk                 (0xFFFFUL << RTC_SSR_SS_Pos)             /*!< 0x0000FFFF */
+#define RTC_SSR_SS                     RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos           (0U)
+#define RTC_SHIFTR_SUBFS_Msk           (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)       /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS               RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos           (31U)
+#define RTC_SHIFTR_ADD1S_Msk           (0x1UL << RTC_SHIFTR_ADD1S_Pos)          /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S               RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos                (22U)
+#define RTC_TSTR_PM_Msk                (0x1UL << RTC_TSTR_PM_Pos)               /*!< 0x00400000 */
+#define RTC_TSTR_PM                    RTC_TSTR_PM_Msk
+#define RTC_TSTR_HT_Pos                (20U)
+#define RTC_TSTR_HT_Msk                (0x3UL << RTC_TSTR_HT_Pos)               /*!< 0x00300000 */
+#define RTC_TSTR_HT                    RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                  (0x1UL << RTC_TSTR_HT_Pos)               /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                  (0x2UL << RTC_TSTR_HT_Pos)               /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos                (16U)
+#define RTC_TSTR_HU_Msk                (0xFUL << RTC_TSTR_HU_Pos)               /*!< 0x000F0000 */
+#define RTC_TSTR_HU                    RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                  (0x1UL << RTC_TSTR_HU_Pos)               /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                  (0x2UL << RTC_TSTR_HU_Pos)               /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                  (0x4UL << RTC_TSTR_HU_Pos)               /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                  (0x8UL << RTC_TSTR_HU_Pos)               /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos               (12U)
+#define RTC_TSTR_MNT_Msk               (0x7UL << RTC_TSTR_MNT_Pos)              /*!< 0x00007000 */
+#define RTC_TSTR_MNT                   RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0                 (0x1UL << RTC_TSTR_MNT_Pos)              /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1                 (0x2UL << RTC_TSTR_MNT_Pos)              /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2                 (0x4UL << RTC_TSTR_MNT_Pos)              /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos               (8U)
+#define RTC_TSTR_MNU_Msk               (0xFUL << RTC_TSTR_MNU_Pos)              /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                   RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0                 (0x1UL << RTC_TSTR_MNU_Pos)              /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1                 (0x2UL << RTC_TSTR_MNU_Pos)              /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2                 (0x4UL << RTC_TSTR_MNU_Pos)              /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3                 (0x8UL << RTC_TSTR_MNU_Pos)              /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos                (4U)
+#define RTC_TSTR_ST_Msk                (0x7UL << RTC_TSTR_ST_Pos)               /*!< 0x00000070 */
+#define RTC_TSTR_ST                    RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                  (0x1UL << RTC_TSTR_ST_Pos)               /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                  (0x2UL << RTC_TSTR_ST_Pos)               /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                  (0x4UL << RTC_TSTR_ST_Pos)               /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos                (0U)
+#define RTC_TSTR_SU_Msk                (0xFUL << RTC_TSTR_SU_Pos)               /*!< 0x0000000F */
+#define RTC_TSTR_SU                    RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                  (0x1UL << RTC_TSTR_SU_Pos)               /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                  (0x2UL << RTC_TSTR_SU_Pos)               /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                  (0x4UL << RTC_TSTR_SU_Pos)               /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                  (0x8UL << RTC_TSTR_SU_Pos)               /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos               (13U)
+#define RTC_TSDR_WDU_Msk               (0x7UL << RTC_TSDR_WDU_Pos)              /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                   RTC_TSDR_WDU_Msk
+#define RTC_TSDR_WDU_0                 (0x1UL << RTC_TSDR_WDU_Pos)              /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1                 (0x2UL << RTC_TSDR_WDU_Pos)              /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2                 (0x4UL << RTC_TSDR_WDU_Pos)              /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos                (12U)
+#define RTC_TSDR_MT_Msk                (0x1UL << RTC_TSDR_MT_Pos)               /*!< 0x00001000 */
+#define RTC_TSDR_MT                    RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos                (8U)
+#define RTC_TSDR_MU_Msk                (0xFUL << RTC_TSDR_MU_Pos)               /*!< 0x00000F00 */
+#define RTC_TSDR_MU                    RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                  (0x1UL << RTC_TSDR_MU_Pos)               /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                  (0x2UL << RTC_TSDR_MU_Pos)               /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                  (0x4UL << RTC_TSDR_MU_Pos)               /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                  (0x8UL << RTC_TSDR_MU_Pos)               /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos                (4U)
+#define RTC_TSDR_DT_Msk                (0x3UL << RTC_TSDR_DT_Pos)               /*!< 0x00000030 */
+#define RTC_TSDR_DT                    RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                  (0x1UL << RTC_TSDR_DT_Pos)               /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                  (0x2UL << RTC_TSDR_DT_Pos)               /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos                (0U)
+#define RTC_TSDR_DU_Msk                (0xFUL << RTC_TSDR_DU_Pos)               /*!< 0x0000000F */
+#define RTC_TSDR_DU                    RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                  (0x1UL << RTC_TSDR_DU_Pos)               /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                  (0x2UL << RTC_TSDR_DU_Pos)               /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                  (0x4UL << RTC_TSDR_DU_Pos)               /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                  (0x8UL << RTC_TSDR_DU_Pos)               /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos               (0U)
+#define RTC_TSSSR_SS_Msk               (0xFFFFUL << RTC_TSSSR_SS_Pos)           /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                   RTC_TSSSR_SS_Msk
+
+/********************  Bits definition for RTC_CAL register  *****************/
+#define RTC_CALR_CALP_Pos              (15U)
+#define RTC_CALR_CALP_Msk              (0x1UL << RTC_CALR_CALP_Pos)             /*!< 0x00008000 */
+#define RTC_CALR_CALP                  RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos             (14U)
+#define RTC_CALR_CALW8_Msk             (0x1UL << RTC_CALR_CALW8_Pos)            /*!< 0x00004000 */
+#define RTC_CALR_CALW8                 RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos            (13U)
+#define RTC_CALR_CALW16_Msk            (0x1UL << RTC_CALR_CALW16_Pos)           /*!< 0x00002000 */
+#define RTC_CALR_CALW16                RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos              (0U)
+#define RTC_CALR_CALM_Msk              (0x1FFUL << RTC_CALR_CALM_Pos)           /*!< 0x000001FF */
+#define RTC_CALR_CALM                  RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0                (0x001UL << RTC_CALR_CALM_Pos)           /*!< 0x00000001 */
+#define RTC_CALR_CALM_1                (0x002UL << RTC_CALR_CALM_Pos)           /*!< 0x00000002 */
+#define RTC_CALR_CALM_2                (0x004UL << RTC_CALR_CALM_Pos)           /*!< 0x00000004 */
+#define RTC_CALR_CALM_3                (0x008UL << RTC_CALR_CALM_Pos)           /*!< 0x00000008 */
+#define RTC_CALR_CALM_4                (0x010UL << RTC_CALR_CALM_Pos)           /*!< 0x00000010 */
+#define RTC_CALR_CALM_5                (0x020UL << RTC_CALR_CALM_Pos)           /*!< 0x00000020 */
+#define RTC_CALR_CALM_6                (0x040UL << RTC_CALR_CALM_Pos)           /*!< 0x00000040 */
+#define RTC_CALR_CALM_7                (0x080UL << RTC_CALR_CALM_Pos)           /*!< 0x00000080 */
+#define RTC_CALR_CALM_8                (0x100UL << RTC_CALR_CALM_Pos)           /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_TAMPCR register  ****************/
+#define RTC_TAMPCR_TAMP3MF_Pos         (24U)
+#define RTC_TAMPCR_TAMP3MF_Msk         (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)        /*!< 0x01000000 */
+#define RTC_TAMPCR_TAMP3MF             RTC_TAMPCR_TAMP3MF_Msk
+#define RTC_TAMPCR_TAMP3NOERASE_Pos    (23U)
+#define RTC_TAMPCR_TAMP3NOERASE_Msk    (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)   /*!< 0x00800000 */
+#define RTC_TAMPCR_TAMP3NOERASE        RTC_TAMPCR_TAMP3NOERASE_Msk
+#define RTC_TAMPCR_TAMP3IE_Pos         (22U)
+#define RTC_TAMPCR_TAMP3IE_Msk         (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)        /*!< 0x00400000 */
+#define RTC_TAMPCR_TAMP3IE             RTC_TAMPCR_TAMP3IE_Msk
+#define RTC_TAMPCR_TAMP2MF_Pos         (21U)
+#define RTC_TAMPCR_TAMP2MF_Msk         (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)        /*!< 0x00200000 */
+#define RTC_TAMPCR_TAMP2MF             RTC_TAMPCR_TAMP2MF_Msk
+#define RTC_TAMPCR_TAMP2NOERASE_Pos    (20U)
+#define RTC_TAMPCR_TAMP2NOERASE_Msk    (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)   /*!< 0x00100000 */
+#define RTC_TAMPCR_TAMP2NOERASE        RTC_TAMPCR_TAMP2NOERASE_Msk
+#define RTC_TAMPCR_TAMP2IE_Pos         (19U)
+#define RTC_TAMPCR_TAMP2IE_Msk         (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)        /*!< 0x00080000 */
+#define RTC_TAMPCR_TAMP2IE             RTC_TAMPCR_TAMP2IE_Msk
+#define RTC_TAMPCR_TAMP1MF_Pos         (18U)
+#define RTC_TAMPCR_TAMP1MF_Msk         (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)        /*!< 0x00040000 */
+#define RTC_TAMPCR_TAMP1MF             RTC_TAMPCR_TAMP1MF_Msk
+#define RTC_TAMPCR_TAMP1NOERASE_Pos    (17U)
+#define RTC_TAMPCR_TAMP1NOERASE_Msk    (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)   /*!< 0x00020000 */
+#define RTC_TAMPCR_TAMP1NOERASE        RTC_TAMPCR_TAMP1NOERASE_Msk
+#define RTC_TAMPCR_TAMP1IE_Pos         (16U)
+#define RTC_TAMPCR_TAMP1IE_Msk         (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)        /*!< 0x00010000 */
+#define RTC_TAMPCR_TAMP1IE             RTC_TAMPCR_TAMP1IE_Msk
+#define RTC_TAMPCR_TAMPPUDIS_Pos       (15U)
+#define RTC_TAMPCR_TAMPPUDIS_Msk       (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)      /*!< 0x00008000 */
+#define RTC_TAMPCR_TAMPPUDIS           RTC_TAMPCR_TAMPPUDIS_Msk
+#define RTC_TAMPCR_TAMPPRCH_Pos        (13U)
+#define RTC_TAMPCR_TAMPPRCH_Msk        (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)       /*!< 0x00006000 */
+#define RTC_TAMPCR_TAMPPRCH            RTC_TAMPCR_TAMPPRCH_Msk
+#define RTC_TAMPCR_TAMPPRCH_0          (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)       /*!< 0x00002000 */
+#define RTC_TAMPCR_TAMPPRCH_1          (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)       /*!< 0x00004000 */
+#define RTC_TAMPCR_TAMPFLT_Pos         (11U)
+#define RTC_TAMPCR_TAMPFLT_Msk         (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)        /*!< 0x00001800 */
+#define RTC_TAMPCR_TAMPFLT             RTC_TAMPCR_TAMPFLT_Msk
+#define RTC_TAMPCR_TAMPFLT_0           (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)        /*!< 0x00000800 */
+#define RTC_TAMPCR_TAMPFLT_1           (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)        /*!< 0x00001000 */
+#define RTC_TAMPCR_TAMPFREQ_Pos        (8U)
+#define RTC_TAMPCR_TAMPFREQ_Msk        (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)       /*!< 0x00000700 */
+#define RTC_TAMPCR_TAMPFREQ            RTC_TAMPCR_TAMPFREQ_Msk
+#define RTC_TAMPCR_TAMPFREQ_0          (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)       /*!< 0x00000100 */
+#define RTC_TAMPCR_TAMPFREQ_1          (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)       /*!< 0x00000200 */
+#define RTC_TAMPCR_TAMPFREQ_2          (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)       /*!< 0x00000400 */
+#define RTC_TAMPCR_TAMPTS_Pos          (7U)
+#define RTC_TAMPCR_TAMPTS_Msk          (0x1UL << RTC_TAMPCR_TAMPTS_Pos)         /*!< 0x00000080 */
+#define RTC_TAMPCR_TAMPTS              RTC_TAMPCR_TAMPTS_Msk
+#define RTC_TAMPCR_TAMP3TRG_Pos        (6U)
+#define RTC_TAMPCR_TAMP3TRG_Msk        (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)       /*!< 0x00000040 */
+#define RTC_TAMPCR_TAMP3TRG            RTC_TAMPCR_TAMP3TRG_Msk
+#define RTC_TAMPCR_TAMP3E_Pos          (5U)
+#define RTC_TAMPCR_TAMP3E_Msk          (0x1UL << RTC_TAMPCR_TAMP3E_Pos)         /*!< 0x00000020 */
+#define RTC_TAMPCR_TAMP3E              RTC_TAMPCR_TAMP3E_Msk
+#define RTC_TAMPCR_TAMP2TRG_Pos        (4U)
+#define RTC_TAMPCR_TAMP2TRG_Msk        (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)       /*!< 0x00000010 */
+#define RTC_TAMPCR_TAMP2TRG            RTC_TAMPCR_TAMP2TRG_Msk
+#define RTC_TAMPCR_TAMP2E_Pos          (3U)
+#define RTC_TAMPCR_TAMP2E_Msk          (0x1UL << RTC_TAMPCR_TAMP2E_Pos)         /*!< 0x00000008 */
+#define RTC_TAMPCR_TAMP2E              RTC_TAMPCR_TAMP2E_Msk
+#define RTC_TAMPCR_TAMPIE_Pos          (2U)
+#define RTC_TAMPCR_TAMPIE_Msk          (0x1UL << RTC_TAMPCR_TAMPIE_Pos)         /*!< 0x00000004 */
+#define RTC_TAMPCR_TAMPIE              RTC_TAMPCR_TAMPIE_Msk
+#define RTC_TAMPCR_TAMP1TRG_Pos        (1U)
+#define RTC_TAMPCR_TAMP1TRG_Msk        (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)       /*!< 0x00000002 */
+#define RTC_TAMPCR_TAMP1TRG            RTC_TAMPCR_TAMP1TRG_Msk
+#define RTC_TAMPCR_TAMP1E_Pos          (0U)
+#define RTC_TAMPCR_TAMP1E_Msk          (0x1UL << RTC_TAMPCR_TAMP1E_Pos)         /*!< 0x00000001 */
+#define RTC_TAMPCR_TAMP1E              RTC_TAMPCR_TAMP1E_Msk
+
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos        (24U)
+#define RTC_ALRMASSR_MASKSS_Msk        (0xFUL << RTC_ALRMASSR_MASKSS_Pos)       /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS            RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0          (0x1UL << RTC_ALRMASSR_MASKSS_Pos)       /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1          (0x2UL << RTC_ALRMASSR_MASKSS_Pos)       /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2          (0x4UL << RTC_ALRMASSR_MASKSS_Pos)       /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3          (0x8UL << RTC_ALRMASSR_MASKSS_Pos)       /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos            (0U)
+#define RTC_ALRMASSR_SS_Msk            (0x7FFFUL << RTC_ALRMASSR_SS_Pos)        /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS                RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBSSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos        (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk        (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)       /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS            RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0          (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)       /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1          (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)       /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2          (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)       /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3          (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)       /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos            (0U)
+#define RTC_ALRMBSSR_SS_Msk            (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)        /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS                RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_OR register  ****************/
+#define RTC_OR_TSINSEL_Pos             (1U)
+#define RTC_OR_TSINSEL_Msk             (0x3UL << RTC_OR_TSINSEL_Pos)            /*!< 0x00000006 */
+#define RTC_OR_TSINSEL                 RTC_OR_TSINSEL_Msk
+#define RTC_OR_TSINSEL_0               (0x1UL << RTC_OR_TSINSEL_Pos)            /*!< 0x00000002 */
+#define RTC_OR_TSINSEL_1               (0x2UL << RTC_OR_TSINSEL_Pos)            /*!< 0x00000004 */
+#define RTC_OR_ALARMOUTTYPE_Pos        (3U)
+#define RTC_OR_ALARMOUTTYPE_Msk        (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)       /*!< 0x00000008 */
+#define RTC_OR_ALARMOUTTYPE            RTC_OR_ALARMOUTTYPE_Msk
+/* Legacy defines*/
+#define RTC_OR_ALARMTYPE               RTC_OR_ALARMOUTTYPE
+
+/********************  Bits definition for RTC_BKP0R register  ****************/
+#define RTC_BKP0R_Pos                  (0U)
+#define RTC_BKP0R_Msk                  (0xFFFFFFFFUL << RTC_BKP0R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP0R                      RTC_BKP0R_Msk
+
+/********************  Bits definition for RTC_BKP1R register  ****************/
+#define RTC_BKP1R_Pos                  (0U)
+#define RTC_BKP1R_Msk                  (0xFFFFFFFFUL << RTC_BKP1R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP1R                      RTC_BKP1R_Msk
+
+/********************  Bits definition for RTC_BKP2R register  ****************/
+#define RTC_BKP2R_Pos                  (0U)
+#define RTC_BKP2R_Msk                  (0xFFFFFFFFUL << RTC_BKP2R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP2R                      RTC_BKP2R_Msk
+
+/********************  Bits definition for RTC_BKP3R register  ****************/
+#define RTC_BKP3R_Pos                  (0U)
+#define RTC_BKP3R_Msk                  (0xFFFFFFFFUL << RTC_BKP3R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP3R                      RTC_BKP3R_Msk
+
+/********************  Bits definition for RTC_BKP4R register  ****************/
+#define RTC_BKP4R_Pos                  (0U)
+#define RTC_BKP4R_Msk                  (0xFFFFFFFFUL << RTC_BKP4R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP4R                      RTC_BKP4R_Msk
+
+/********************  Bits definition for RTC_BKP5R register  ****************/
+#define RTC_BKP5R_Pos                  (0U)
+#define RTC_BKP5R_Msk                  (0xFFFFFFFFUL << RTC_BKP5R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP5R                      RTC_BKP5R_Msk
+
+/********************  Bits definition for RTC_BKP6R register  ****************/
+#define RTC_BKP6R_Pos                  (0U)
+#define RTC_BKP6R_Msk                  (0xFFFFFFFFUL << RTC_BKP6R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP6R                      RTC_BKP6R_Msk
+
+/********************  Bits definition for RTC_BKP7R register  ****************/
+#define RTC_BKP7R_Pos                  (0U)
+#define RTC_BKP7R_Msk                  (0xFFFFFFFFUL << RTC_BKP7R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP7R                      RTC_BKP7R_Msk
+
+/********************  Bits definition for RTC_BKP8R register  ****************/
+#define RTC_BKP8R_Pos                  (0U)
+#define RTC_BKP8R_Msk                  (0xFFFFFFFFUL << RTC_BKP8R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP8R                      RTC_BKP8R_Msk
+
+/********************  Bits definition for RTC_BKP9R register  ****************/
+#define RTC_BKP9R_Pos                  (0U)
+#define RTC_BKP9R_Msk                  (0xFFFFFFFFUL << RTC_BKP9R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP9R                      RTC_BKP9R_Msk
+
+/********************  Bits definition for RTC_BKP10R register  ***************/
+#define RTC_BKP10R_Pos                 (0U)
+#define RTC_BKP10R_Msk                 (0xFFFFFFFFUL << RTC_BKP10R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP10R                     RTC_BKP10R_Msk
+
+/********************  Bits definition for RTC_BKP11R register  ***************/
+#define RTC_BKP11R_Pos                 (0U)
+#define RTC_BKP11R_Msk                 (0xFFFFFFFFUL << RTC_BKP11R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP11R                     RTC_BKP11R_Msk
+
+/********************  Bits definition for RTC_BKP12R register  ***************/
+#define RTC_BKP12R_Pos                 (0U)
+#define RTC_BKP12R_Msk                 (0xFFFFFFFFUL << RTC_BKP12R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP12R                     RTC_BKP12R_Msk
+
+/********************  Bits definition for RTC_BKP13R register  ***************/
+#define RTC_BKP13R_Pos                 (0U)
+#define RTC_BKP13R_Msk                 (0xFFFFFFFFUL << RTC_BKP13R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP13R                     RTC_BKP13R_Msk
+
+/********************  Bits definition for RTC_BKP14R register  ***************/
+#define RTC_BKP14R_Pos                 (0U)
+#define RTC_BKP14R_Msk                 (0xFFFFFFFFUL << RTC_BKP14R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP14R                     RTC_BKP14R_Msk
+
+/********************  Bits definition for RTC_BKP15R register  ***************/
+#define RTC_BKP15R_Pos                 (0U)
+#define RTC_BKP15R_Msk                 (0xFFFFFFFFUL << RTC_BKP15R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP15R                     RTC_BKP15R_Msk
+
+/********************  Bits definition for RTC_BKP16R register  ***************/
+#define RTC_BKP16R_Pos                 (0U)
+#define RTC_BKP16R_Msk                 (0xFFFFFFFFUL << RTC_BKP16R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP16R                     RTC_BKP16R_Msk
+
+/********************  Bits definition for RTC_BKP17R register  ***************/
+#define RTC_BKP17R_Pos                 (0U)
+#define RTC_BKP17R_Msk                 (0xFFFFFFFFUL << RTC_BKP17R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP17R                     RTC_BKP17R_Msk
+
+/********************  Bits definition for RTC_BKP18R register  ***************/
+#define RTC_BKP18R_Pos                 (0U)
+#define RTC_BKP18R_Msk                 (0xFFFFFFFFUL << RTC_BKP18R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP18R                     RTC_BKP18R_Msk
+
+/********************  Bits definition for RTC_BKP19R register  ***************/
+#define RTC_BKP19R_Pos                 (0U)
+#define RTC_BKP19R_Msk                 (0xFFFFFFFFUL << RTC_BKP19R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP19R                     RTC_BKP19R_Msk
+
+/********************  Bits definition for RTC_BKP20R register  ***************/
+#define RTC_BKP20R_Pos                 (0U)
+#define RTC_BKP20R_Msk                 (0xFFFFFFFFUL << RTC_BKP20R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP20R                     RTC_BKP20R_Msk
+
+/********************  Bits definition for RTC_BKP21R register  ***************/
+#define RTC_BKP21R_Pos                 (0U)
+#define RTC_BKP21R_Msk                 (0xFFFFFFFFUL << RTC_BKP21R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP21R                     RTC_BKP21R_Msk
+
+/********************  Bits definition for RTC_BKP22R register  ***************/
+#define RTC_BKP22R_Pos                 (0U)
+#define RTC_BKP22R_Msk                 (0xFFFFFFFFUL << RTC_BKP22R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP22R                     RTC_BKP22R_Msk
+
+/********************  Bits definition for RTC_BKP23R register  ***************/
+#define RTC_BKP23R_Pos                 (0U)
+#define RTC_BKP23R_Msk                 (0xFFFFFFFFUL << RTC_BKP23R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP23R                     RTC_BKP23R_Msk
+
+/********************  Bits definition for RTC_BKP24R register  ***************/
+#define RTC_BKP24R_Pos                 (0U)
+#define RTC_BKP24R_Msk                 (0xFFFFFFFFUL << RTC_BKP24R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP24R                     RTC_BKP24R_Msk
+
+/********************  Bits definition for RTC_BKP25R register  ***************/
+#define RTC_BKP25R_Pos                 (0U)
+#define RTC_BKP25R_Msk                 (0xFFFFFFFFUL << RTC_BKP25R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP25R                     RTC_BKP25R_Msk
+
+/********************  Bits definition for RTC_BKP26R register  ***************/
+#define RTC_BKP26R_Pos                 (0U)
+#define RTC_BKP26R_Msk                 (0xFFFFFFFFUL << RTC_BKP26R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP26R                     RTC_BKP26R_Msk
+
+/********************  Bits definition for RTC_BKP27R register  ***************/
+#define RTC_BKP27R_Pos                 (0U)
+#define RTC_BKP27R_Msk                 (0xFFFFFFFFUL << RTC_BKP27R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP27R                     RTC_BKP27R_Msk
+
+/********************  Bits definition for RTC_BKP28R register  ***************/
+#define RTC_BKP28R_Pos                 (0U)
+#define RTC_BKP28R_Msk                 (0xFFFFFFFFUL << RTC_BKP28R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP28R                     RTC_BKP28R_Msk
+
+/********************  Bits definition for RTC_BKP29R register  ***************/
+#define RTC_BKP29R_Pos                 (0U)
+#define RTC_BKP29R_Msk                 (0xFFFFFFFFUL << RTC_BKP29R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP29R                     RTC_BKP29R_Msk
+
+/********************  Bits definition for RTC_BKP30R register  ***************/
+#define RTC_BKP30R_Pos                 (0U)
+#define RTC_BKP30R_Msk                 (0xFFFFFFFFUL << RTC_BKP30R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP30R                     RTC_BKP30R_Msk
+
+/********************  Bits definition for RTC_BKP31R register  ***************/
+#define RTC_BKP31R_Pos                 (0U)
+#define RTC_BKP31R_Msk                 (0xFFFFFFFFUL << RTC_BKP31R_Pos)         /*!< 0xFFFFFFFF */
+#define RTC_BKP31R                     RTC_BKP31R_Msk
+
+/******************** Number of backup registers ******************************/
+#define RTC_BKP_NUMBER                 0x00000020U
+
+/******************************************************************************/
+/*                                                                            */
+/*                          Serial Audio Interface                            */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for SAI_GCR register  *******************/
+#define SAI_GCR_SYNCIN_Pos         (0U)
+#define SAI_GCR_SYNCIN_Msk         (0x3UL << SAI_GCR_SYNCIN_Pos)                /*!< 0x00000003 */
+#define SAI_GCR_SYNCIN             SAI_GCR_SYNCIN_Msk                          /*!<SYNCIN[1:0] bits (Synchronization Inputs)   */
+#define SAI_GCR_SYNCIN_0           (0x1UL << SAI_GCR_SYNCIN_Pos)                /*!< 0x00000001 */
+#define SAI_GCR_SYNCIN_1           (0x2UL << SAI_GCR_SYNCIN_Pos)                /*!< 0x00000002 */
+
+#define SAI_GCR_SYNCOUT_Pos        (4U)
+#define SAI_GCR_SYNCOUT_Msk        (0x3UL << SAI_GCR_SYNCOUT_Pos)               /*!< 0x00000030 */
+#define SAI_GCR_SYNCOUT            SAI_GCR_SYNCOUT_Msk                         /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
+#define SAI_GCR_SYNCOUT_0          (0x1UL << SAI_GCR_SYNCOUT_Pos)               /*!< 0x00000010 */
+#define SAI_GCR_SYNCOUT_1          (0x2UL << SAI_GCR_SYNCOUT_Pos)               /*!< 0x00000020 */
+
+/*******************  Bit definition for SAI_xCR1 register  *******************/
+#define SAI_xCR1_MODE_Pos          (0U)
+#define SAI_xCR1_MODE_Msk          (0x3UL << SAI_xCR1_MODE_Pos)                 /*!< 0x00000003 */
+#define SAI_xCR1_MODE              SAI_xCR1_MODE_Msk                           /*!<MODE[1:0] bits (Audio Block Mode)           */
+#define SAI_xCR1_MODE_0            (0x1UL << SAI_xCR1_MODE_Pos)                 /*!< 0x00000001 */
+#define SAI_xCR1_MODE_1            (0x2UL << SAI_xCR1_MODE_Pos)                 /*!< 0x00000002 */
+
+#define SAI_xCR1_PRTCFG_Pos        (2U)
+#define SAI_xCR1_PRTCFG_Msk        (0x3UL << SAI_xCR1_PRTCFG_Pos)               /*!< 0x0000000C */
+#define SAI_xCR1_PRTCFG            SAI_xCR1_PRTCFG_Msk                         /*!<PRTCFG[1:0] bits (Protocol Configuration)   */
+#define SAI_xCR1_PRTCFG_0          (0x1UL << SAI_xCR1_PRTCFG_Pos)               /*!< 0x00000004 */
+#define SAI_xCR1_PRTCFG_1          (0x2UL << SAI_xCR1_PRTCFG_Pos)               /*!< 0x00000008 */
+
+#define SAI_xCR1_DS_Pos            (5U)
+#define SAI_xCR1_DS_Msk            (0x7UL << SAI_xCR1_DS_Pos)                   /*!< 0x000000E0 */
+#define SAI_xCR1_DS                SAI_xCR1_DS_Msk                             /*!<DS[1:0] bits (Data Size) */
+#define SAI_xCR1_DS_0              (0x1UL << SAI_xCR1_DS_Pos)                   /*!< 0x00000020 */
+#define SAI_xCR1_DS_1              (0x2UL << SAI_xCR1_DS_Pos)                   /*!< 0x00000040 */
+#define SAI_xCR1_DS_2              (0x4UL << SAI_xCR1_DS_Pos)                   /*!< 0x00000080 */
+
+#define SAI_xCR1_LSBFIRST_Pos      (8U)
+#define SAI_xCR1_LSBFIRST_Msk      (0x1UL << SAI_xCR1_LSBFIRST_Pos)             /*!< 0x00000100 */
+#define SAI_xCR1_LSBFIRST          SAI_xCR1_LSBFIRST_Msk                       /*!<LSB First Configuration  */
+#define SAI_xCR1_CKSTR_Pos         (9U)
+#define SAI_xCR1_CKSTR_Msk         (0x1UL << SAI_xCR1_CKSTR_Pos)                /*!< 0x00000200 */
+#define SAI_xCR1_CKSTR             SAI_xCR1_CKSTR_Msk                          /*!<ClocK STRobing edge      */
+
+#define SAI_xCR1_SYNCEN_Pos        (10U)
+#define SAI_xCR1_SYNCEN_Msk        (0x3UL << SAI_xCR1_SYNCEN_Pos)               /*!< 0x00000C00 */
+#define SAI_xCR1_SYNCEN            SAI_xCR1_SYNCEN_Msk                         /*!<SYNCEN[1:0](SYNChronization ENable) */
+#define SAI_xCR1_SYNCEN_0          (0x1UL << SAI_xCR1_SYNCEN_Pos)               /*!< 0x00000400 */
+#define SAI_xCR1_SYNCEN_1          (0x2UL << SAI_xCR1_SYNCEN_Pos)               /*!< 0x00000800 */
+
+#define SAI_xCR1_MONO_Pos          (12U)
+#define SAI_xCR1_MONO_Msk          (0x1UL << SAI_xCR1_MONO_Pos)                 /*!< 0x00001000 */
+#define SAI_xCR1_MONO              SAI_xCR1_MONO_Msk                           /*!<Mono mode                  */
+#define SAI_xCR1_OUTDRIV_Pos       (13U)
+#define SAI_xCR1_OUTDRIV_Msk       (0x1UL << SAI_xCR1_OUTDRIV_Pos)              /*!< 0x00002000 */
+#define SAI_xCR1_OUTDRIV           SAI_xCR1_OUTDRIV_Msk                        /*!<Output Drive               */
+#define SAI_xCR1_SAIEN_Pos         (16U)
+#define SAI_xCR1_SAIEN_Msk         (0x1UL << SAI_xCR1_SAIEN_Pos)                /*!< 0x00010000 */
+#define SAI_xCR1_SAIEN             SAI_xCR1_SAIEN_Msk                          /*!<Audio Block enable         */
+#define SAI_xCR1_DMAEN_Pos         (17U)
+#define SAI_xCR1_DMAEN_Msk         (0x1UL << SAI_xCR1_DMAEN_Pos)                /*!< 0x00020000 */
+#define SAI_xCR1_DMAEN             SAI_xCR1_DMAEN_Msk                          /*!<DMA enable                 */
+#define SAI_xCR1_NODIV_Pos         (19U)
+#define SAI_xCR1_NODIV_Msk         (0x1UL << SAI_xCR1_NODIV_Pos)                /*!< 0x00080000 */
+#define SAI_xCR1_NODIV             SAI_xCR1_NODIV_Msk                          /*!<No Divider Configuration   */
+
+#define SAI_xCR1_MCKDIV_Pos        (20U)
+#define SAI_xCR1_MCKDIV_Msk        (0xFUL << SAI_xCR1_MCKDIV_Pos)               /*!< 0x00F00000 */
+#define SAI_xCR1_MCKDIV            SAI_xCR1_MCKDIV_Msk                         /*!<MCKDIV[3:0] (Master ClocK Divider)  */
+#define SAI_xCR1_MCKDIV_0          (0x1UL << SAI_xCR1_MCKDIV_Pos)               /*!< 0x00100000 */
+#define SAI_xCR1_MCKDIV_1          (0x2UL << SAI_xCR1_MCKDIV_Pos)               /*!< 0x00200000 */
+#define SAI_xCR1_MCKDIV_2          (0x4UL << SAI_xCR1_MCKDIV_Pos)               /*!< 0x00400000 */
+#define SAI_xCR1_MCKDIV_3          (0x8UL << SAI_xCR1_MCKDIV_Pos)               /*!< 0x00800000 */
+
+/*******************  Bit definition for SAI_xCR2 register  *******************/
+#define SAI_xCR2_FTH_Pos           (0U)
+#define SAI_xCR2_FTH_Msk           (0x7UL << SAI_xCR2_FTH_Pos)                  /*!< 0x00000007 */
+#define SAI_xCR2_FTH               SAI_xCR2_FTH_Msk                            /*!<FTH[2:0](Fifo THreshold)  */
+#define SAI_xCR2_FTH_0             (0x1UL << SAI_xCR2_FTH_Pos)                  /*!< 0x00000001 */
+#define SAI_xCR2_FTH_1             (0x2UL << SAI_xCR2_FTH_Pos)                  /*!< 0x00000002 */
+#define SAI_xCR2_FTH_2             (0x4UL << SAI_xCR2_FTH_Pos)                  /*!< 0x00000004 */
+
+#define SAI_xCR2_FFLUSH_Pos        (3U)
+#define SAI_xCR2_FFLUSH_Msk        (0x1UL << SAI_xCR2_FFLUSH_Pos)               /*!< 0x00000008 */
+#define SAI_xCR2_FFLUSH            SAI_xCR2_FFLUSH_Msk                         /*!<Fifo FLUSH                       */
+#define SAI_xCR2_TRIS_Pos          (4U)
+#define SAI_xCR2_TRIS_Msk          (0x1UL << SAI_xCR2_TRIS_Pos)                 /*!< 0x00000010 */
+#define SAI_xCR2_TRIS              SAI_xCR2_TRIS_Msk                           /*!<TRIState Management on data line */
+#define SAI_xCR2_MUTE_Pos          (5U)
+#define SAI_xCR2_MUTE_Msk          (0x1UL << SAI_xCR2_MUTE_Pos)                 /*!< 0x00000020 */
+#define SAI_xCR2_MUTE              SAI_xCR2_MUTE_Msk                           /*!<Mute mode                        */
+#define SAI_xCR2_MUTEVAL_Pos       (6U)
+#define SAI_xCR2_MUTEVAL_Msk       (0x1UL << SAI_xCR2_MUTEVAL_Pos)              /*!< 0x00000040 */
+#define SAI_xCR2_MUTEVAL           SAI_xCR2_MUTEVAL_Msk                        /*!<Muate value                      */
+
+#define SAI_xCR2_MUTECNT_Pos       (7U)
+#define SAI_xCR2_MUTECNT_Msk       (0x3FUL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00001F80 */
+#define SAI_xCR2_MUTECNT           SAI_xCR2_MUTECNT_Msk                        /*!<MUTECNT[5:0] (MUTE counter) */
+#define SAI_xCR2_MUTECNT_0         (0x01UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00000080 */
+#define SAI_xCR2_MUTECNT_1         (0x02UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00000100 */
+#define SAI_xCR2_MUTECNT_2         (0x04UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00000200 */
+#define SAI_xCR2_MUTECNT_3         (0x08UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00000400 */
+#define SAI_xCR2_MUTECNT_4         (0x10UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00000800 */
+#define SAI_xCR2_MUTECNT_5         (0x20UL << SAI_xCR2_MUTECNT_Pos)             /*!< 0x00001000 */
+
+#define SAI_xCR2_CPL_Pos           (13U)
+#define SAI_xCR2_CPL_Msk           (0x1UL << SAI_xCR2_CPL_Pos)                  /*!< 0x00002000 */
+#define SAI_xCR2_CPL               SAI_xCR2_CPL_Msk                            /*!< Complement Bit             */
+
+#define SAI_xCR2_COMP_Pos          (14U)
+#define SAI_xCR2_COMP_Msk          (0x3UL << SAI_xCR2_COMP_Pos)                 /*!< 0x0000C000 */
+#define SAI_xCR2_COMP              SAI_xCR2_COMP_Msk                           /*!<COMP[1:0] (Companding mode) */
+#define SAI_xCR2_COMP_0            (0x1UL << SAI_xCR2_COMP_Pos)                 /*!< 0x00004000 */
+#define SAI_xCR2_COMP_1            (0x2UL << SAI_xCR2_COMP_Pos)                 /*!< 0x00008000 */
+
+/******************  Bit definition for SAI_xFRCR register  *******************/
+#define SAI_xFRCR_FRL_Pos          (0U)
+#define SAI_xFRCR_FRL_Msk          (0xFFUL << SAI_xFRCR_FRL_Pos)                /*!< 0x000000FF */
+#define SAI_xFRCR_FRL              SAI_xFRCR_FRL_Msk                           /*!<FRL[7:0](Frame length)  */
+#define SAI_xFRCR_FRL_0            (0x01UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000001 */
+#define SAI_xFRCR_FRL_1            (0x02UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000002 */
+#define SAI_xFRCR_FRL_2            (0x04UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000004 */
+#define SAI_xFRCR_FRL_3            (0x08UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000008 */
+#define SAI_xFRCR_FRL_4            (0x10UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000010 */
+#define SAI_xFRCR_FRL_5            (0x20UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000020 */
+#define SAI_xFRCR_FRL_6            (0x40UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000040 */
+#define SAI_xFRCR_FRL_7            (0x80UL << SAI_xFRCR_FRL_Pos)                /*!< 0x00000080 */
+
+#define SAI_xFRCR_FSALL_Pos        (8U)
+#define SAI_xFRCR_FSALL_Msk        (0x7FUL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00007F00 */
+#define SAI_xFRCR_FSALL            SAI_xFRCR_FSALL_Msk                         /*!<FRL[6:0] (Frame synchronization active level length)  */
+#define SAI_xFRCR_FSALL_0          (0x01UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00000100 */
+#define SAI_xFRCR_FSALL_1          (0x02UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00000200 */
+#define SAI_xFRCR_FSALL_2          (0x04UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00000400 */
+#define SAI_xFRCR_FSALL_3          (0x08UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00000800 */
+#define SAI_xFRCR_FSALL_4          (0x10UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00001000 */
+#define SAI_xFRCR_FSALL_5          (0x20UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00002000 */
+#define SAI_xFRCR_FSALL_6          (0x40UL << SAI_xFRCR_FSALL_Pos)              /*!< 0x00004000 */
+
+#define SAI_xFRCR_FSDEF_Pos        (16U)
+#define SAI_xFRCR_FSDEF_Msk        (0x1UL << SAI_xFRCR_FSDEF_Pos)               /*!< 0x00010000 */
+#define SAI_xFRCR_FSDEF            SAI_xFRCR_FSDEF_Msk                         /*!<Frame Synchronization Definition  */
+#define SAI_xFRCR_FSPOL_Pos        (17U)
+#define SAI_xFRCR_FSPOL_Msk        (0x1UL << SAI_xFRCR_FSPOL_Pos)               /*!< 0x00020000 */
+#define SAI_xFRCR_FSPOL            SAI_xFRCR_FSPOL_Msk                         /*!<Frame Synchronization POLarity    */
+#define SAI_xFRCR_FSOFF_Pos        (18U)
+#define SAI_xFRCR_FSOFF_Msk        (0x1UL << SAI_xFRCR_FSOFF_Pos)               /*!< 0x00040000 */
+#define SAI_xFRCR_FSOFF            SAI_xFRCR_FSOFF_Msk                         /*!<Frame Synchronization OFFset      */
+
+/* Legacy define */
+#define  SAI_xFRCR_FSPO                      SAI_xFRCR_FSPOL
+
+/******************  Bit definition for SAI_xSLOTR register  *******************/
+#define SAI_xSLOTR_FBOFF_Pos       (0U)
+#define SAI_xSLOTR_FBOFF_Msk       (0x1FUL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x0000001F */
+#define SAI_xSLOTR_FBOFF           SAI_xSLOTR_FBOFF_Msk                        /*!<FRL[4:0](First Bit Offset)  */
+#define SAI_xSLOTR_FBOFF_0         (0x01UL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x00000001 */
+#define SAI_xSLOTR_FBOFF_1         (0x02UL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x00000002 */
+#define SAI_xSLOTR_FBOFF_2         (0x04UL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x00000004 */
+#define SAI_xSLOTR_FBOFF_3         (0x08UL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x00000008 */
+#define SAI_xSLOTR_FBOFF_4         (0x10UL << SAI_xSLOTR_FBOFF_Pos)             /*!< 0x00000010 */
+
+#define SAI_xSLOTR_SLOTSZ_Pos      (6U)
+#define SAI_xSLOTR_SLOTSZ_Msk      (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)             /*!< 0x000000C0 */
+#define SAI_xSLOTR_SLOTSZ          SAI_xSLOTR_SLOTSZ_Msk                       /*!<SLOTSZ[1:0] (Slot size)  */
+#define SAI_xSLOTR_SLOTSZ_0        (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)             /*!< 0x00000040 */
+#define SAI_xSLOTR_SLOTSZ_1        (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)             /*!< 0x00000080 */
+
+#define SAI_xSLOTR_NBSLOT_Pos      (8U)
+#define SAI_xSLOTR_NBSLOT_Msk      (0xFUL << SAI_xSLOTR_NBSLOT_Pos)             /*!< 0x00000F00 */
+#define SAI_xSLOTR_NBSLOT          SAI_xSLOTR_NBSLOT_Msk                       /*!<NBSLOT[3:0] (Number of Slot in audio Frame)  */
+#define SAI_xSLOTR_NBSLOT_0        (0x1UL << SAI_xSLOTR_NBSLOT_Pos)             /*!< 0x00000100 */
+#define SAI_xSLOTR_NBSLOT_1        (0x2UL << SAI_xSLOTR_NBSLOT_Pos)             /*!< 0x00000200 */
+#define SAI_xSLOTR_NBSLOT_2        (0x4UL << SAI_xSLOTR_NBSLOT_Pos)             /*!< 0x00000400 */
+#define SAI_xSLOTR_NBSLOT_3        (0x8UL << SAI_xSLOTR_NBSLOT_Pos)             /*!< 0x00000800 */
+
+#define SAI_xSLOTR_SLOTEN_Pos      (16U)
+#define SAI_xSLOTR_SLOTEN_Msk      (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)          /*!< 0xFFFF0000 */
+#define SAI_xSLOTR_SLOTEN          SAI_xSLOTR_SLOTEN_Msk                       /*!<SLOTEN[15:0] (Slot Enable)  */
+
+/*******************  Bit definition for SAI_xIMR register  *******************/
+#define SAI_xIMR_OVRUDRIE_Pos      (0U)
+#define SAI_xIMR_OVRUDRIE_Msk      (0x1UL << SAI_xIMR_OVRUDRIE_Pos)             /*!< 0x00000001 */
+#define SAI_xIMR_OVRUDRIE          SAI_xIMR_OVRUDRIE_Msk                       /*!<Overrun underrun interrupt enable                              */
+#define SAI_xIMR_MUTEDETIE_Pos     (1U)
+#define SAI_xIMR_MUTEDETIE_Msk     (0x1UL << SAI_xIMR_MUTEDETIE_Pos)            /*!< 0x00000002 */
+#define SAI_xIMR_MUTEDETIE         SAI_xIMR_MUTEDETIE_Msk                      /*!<Mute detection interrupt enable                                */
+#define SAI_xIMR_WCKCFGIE_Pos      (2U)
+#define SAI_xIMR_WCKCFGIE_Msk      (0x1UL << SAI_xIMR_WCKCFGIE_Pos)             /*!< 0x00000004 */
+#define SAI_xIMR_WCKCFGIE          SAI_xIMR_WCKCFGIE_Msk                       /*!<Wrong Clock Configuration interrupt enable                     */
+#define SAI_xIMR_FREQIE_Pos        (3U)
+#define SAI_xIMR_FREQIE_Msk        (0x1UL << SAI_xIMR_FREQIE_Pos)               /*!< 0x00000008 */
+#define SAI_xIMR_FREQIE            SAI_xIMR_FREQIE_Msk                         /*!<FIFO request interrupt enable                                  */
+#define SAI_xIMR_CNRDYIE_Pos       (4U)
+#define SAI_xIMR_CNRDYIE_Msk       (0x1UL << SAI_xIMR_CNRDYIE_Pos)              /*!< 0x00000010 */
+#define SAI_xIMR_CNRDYIE           SAI_xIMR_CNRDYIE_Msk                        /*!<Codec not ready interrupt enable                               */
+#define SAI_xIMR_AFSDETIE_Pos      (5U)
+#define SAI_xIMR_AFSDETIE_Msk      (0x1UL << SAI_xIMR_AFSDETIE_Pos)             /*!< 0x00000020 */
+#define SAI_xIMR_AFSDETIE          SAI_xIMR_AFSDETIE_Msk                       /*!<Anticipated frame synchronization detection interrupt enable   */
+#define SAI_xIMR_LFSDETIE_Pos      (6U)
+#define SAI_xIMR_LFSDETIE_Msk      (0x1UL << SAI_xIMR_LFSDETIE_Pos)             /*!< 0x00000040 */
+#define SAI_xIMR_LFSDETIE          SAI_xIMR_LFSDETIE_Msk                       /*!<Late frame synchronization detection interrupt enable          */
+
+/********************  Bit definition for SAI_xSR register  *******************/
+#define SAI_xSR_OVRUDR_Pos         (0U)
+#define SAI_xSR_OVRUDR_Msk         (0x1UL << SAI_xSR_OVRUDR_Pos)                /*!< 0x00000001 */
+#define SAI_xSR_OVRUDR             SAI_xSR_OVRUDR_Msk                          /*!<Overrun underrun                               */
+#define SAI_xSR_MUTEDET_Pos        (1U)
+#define SAI_xSR_MUTEDET_Msk        (0x1UL << SAI_xSR_MUTEDET_Pos)               /*!< 0x00000002 */
+#define SAI_xSR_MUTEDET            SAI_xSR_MUTEDET_Msk                         /*!<Mute detection                                 */
+#define SAI_xSR_WCKCFG_Pos         (2U)
+#define SAI_xSR_WCKCFG_Msk         (0x1UL << SAI_xSR_WCKCFG_Pos)                /*!< 0x00000004 */
+#define SAI_xSR_WCKCFG             SAI_xSR_WCKCFG_Msk                          /*!<Wrong Clock Configuration                      */
+#define SAI_xSR_FREQ_Pos           (3U)
+#define SAI_xSR_FREQ_Msk           (0x1UL << SAI_xSR_FREQ_Pos)                  /*!< 0x00000008 */
+#define SAI_xSR_FREQ               SAI_xSR_FREQ_Msk                            /*!<FIFO request                                   */
+#define SAI_xSR_CNRDY_Pos          (4U)
+#define SAI_xSR_CNRDY_Msk          (0x1UL << SAI_xSR_CNRDY_Pos)                 /*!< 0x00000010 */
+#define SAI_xSR_CNRDY              SAI_xSR_CNRDY_Msk                           /*!<Codec not ready                                */
+#define SAI_xSR_AFSDET_Pos         (5U)
+#define SAI_xSR_AFSDET_Msk         (0x1UL << SAI_xSR_AFSDET_Pos)                /*!< 0x00000020 */
+#define SAI_xSR_AFSDET             SAI_xSR_AFSDET_Msk                          /*!<Anticipated frame synchronization detection    */
+#define SAI_xSR_LFSDET_Pos         (6U)
+#define SAI_xSR_LFSDET_Msk         (0x1UL << SAI_xSR_LFSDET_Pos)                /*!< 0x00000040 */
+#define SAI_xSR_LFSDET             SAI_xSR_LFSDET_Msk                          /*!<Late frame synchronization detection           */
+
+#define SAI_xSR_FLVL_Pos           (16U)
+#define SAI_xSR_FLVL_Msk           (0x7UL << SAI_xSR_FLVL_Pos)                  /*!< 0x00070000 */
+#define SAI_xSR_FLVL               SAI_xSR_FLVL_Msk                            /*!<FLVL[2:0] (FIFO Level Threshold)               */
+#define SAI_xSR_FLVL_0             (0x1UL << SAI_xSR_FLVL_Pos)                  /*!< 0x00010000 */
+#define SAI_xSR_FLVL_1             (0x2UL << SAI_xSR_FLVL_Pos)                  /*!< 0x00020000 */
+#define SAI_xSR_FLVL_2             (0x4UL << SAI_xSR_FLVL_Pos)                  /*!< 0x00040000 */
+
+/******************  Bit definition for SAI_xCLRFR register  ******************/
+#define SAI_xCLRFR_COVRUDR_Pos     (0U)
+#define SAI_xCLRFR_COVRUDR_Msk     (0x1UL << SAI_xCLRFR_COVRUDR_Pos)            /*!< 0x00000001 */
+#define SAI_xCLRFR_COVRUDR         SAI_xCLRFR_COVRUDR_Msk                      /*!<Clear Overrun underrun                               */
+#define SAI_xCLRFR_CMUTEDET_Pos    (1U)
+#define SAI_xCLRFR_CMUTEDET_Msk    (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)           /*!< 0x00000002 */
+#define SAI_xCLRFR_CMUTEDET        SAI_xCLRFR_CMUTEDET_Msk                     /*!<Clear Mute detection                                 */
+#define SAI_xCLRFR_CWCKCFG_Pos     (2U)
+#define SAI_xCLRFR_CWCKCFG_Msk     (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)            /*!< 0x00000004 */
+#define SAI_xCLRFR_CWCKCFG         SAI_xCLRFR_CWCKCFG_Msk                      /*!<Clear Wrong Clock Configuration                      */
+#define SAI_xCLRFR_CFREQ_Pos       (3U)
+#define SAI_xCLRFR_CFREQ_Msk       (0x1UL << SAI_xCLRFR_CFREQ_Pos)              /*!< 0x00000008 */
+#define SAI_xCLRFR_CFREQ           SAI_xCLRFR_CFREQ_Msk                        /*!<Clear FIFO request                                   */
+#define SAI_xCLRFR_CCNRDY_Pos      (4U)
+#define SAI_xCLRFR_CCNRDY_Msk      (0x1UL << SAI_xCLRFR_CCNRDY_Pos)             /*!< 0x00000010 */
+#define SAI_xCLRFR_CCNRDY          SAI_xCLRFR_CCNRDY_Msk                       /*!<Clear Codec not ready                                */
+#define SAI_xCLRFR_CAFSDET_Pos     (5U)
+#define SAI_xCLRFR_CAFSDET_Msk     (0x1UL << SAI_xCLRFR_CAFSDET_Pos)            /*!< 0x00000020 */
+#define SAI_xCLRFR_CAFSDET         SAI_xCLRFR_CAFSDET_Msk                      /*!<Clear Anticipated frame synchronization detection    */
+#define SAI_xCLRFR_CLFSDET_Pos     (6U)
+#define SAI_xCLRFR_CLFSDET_Msk     (0x1UL << SAI_xCLRFR_CLFSDET_Pos)            /*!< 0x00000040 */
+#define SAI_xCLRFR_CLFSDET         SAI_xCLRFR_CLFSDET_Msk                      /*!<Clear Late frame synchronization detection           */
+
+/******************  Bit definition for SAI_xDR register  *********************/
+#define SAI_xDR_DATA_Pos           (0U)
+#define SAI_xDR_DATA_Msk           (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)           /*!< 0xFFFFFFFF */
+#define SAI_xDR_DATA               SAI_xDR_DATA_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          SD host Interface                                 */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for SDMMC_POWER register  ******************/
+#define SDMMC_POWER_PWRCTRL_Pos         (0U)
+#define SDMMC_POWER_PWRCTRL_Msk         (0x3UL << SDMMC_POWER_PWRCTRL_Pos)      /*!< 0x00000003 */
+#define SDMMC_POWER_PWRCTRL             SDMMC_POWER_PWRCTRL_Msk                /*!<PWRCTRL[1:0] bits (Power supply control bits) */
+#define SDMMC_POWER_PWRCTRL_0           (0x1UL << SDMMC_POWER_PWRCTRL_Pos)      /*!< 0x01 */
+#define SDMMC_POWER_PWRCTRL_1           (0x2UL << SDMMC_POWER_PWRCTRL_Pos)      /*!< 0x02 */
+
+/******************  Bit definition for SDMMC_CLKCR register  ******************/
+#define SDMMC_CLKCR_CLKDIV_Pos          (0U)
+#define SDMMC_CLKCR_CLKDIV_Msk          (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)      /*!< 0x000000FF */
+#define SDMMC_CLKCR_CLKDIV              SDMMC_CLKCR_CLKDIV_Msk                 /*!<Clock divide factor             */
+#define SDMMC_CLKCR_CLKEN_Pos           (8U)
+#define SDMMC_CLKCR_CLKEN_Msk           (0x1UL << SDMMC_CLKCR_CLKEN_Pos)        /*!< 0x00000100 */
+#define SDMMC_CLKCR_CLKEN               SDMMC_CLKCR_CLKEN_Msk                  /*!<Clock enable bit                */
+#define SDMMC_CLKCR_PWRSAV_Pos          (9U)
+#define SDMMC_CLKCR_PWRSAV_Msk          (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)       /*!< 0x00000200 */
+#define SDMMC_CLKCR_PWRSAV              SDMMC_CLKCR_PWRSAV_Msk                 /*!<Power saving configuration bit  */
+#define SDMMC_CLKCR_BYPASS_Pos          (10U)
+#define SDMMC_CLKCR_BYPASS_Msk          (0x1UL << SDMMC_CLKCR_BYPASS_Pos)       /*!< 0x00000400 */
+#define SDMMC_CLKCR_BYPASS              SDMMC_CLKCR_BYPASS_Msk                 /*!<Clock divider bypass enable bit */
+
+#define SDMMC_CLKCR_WIDBUS_Pos          (11U)
+#define SDMMC_CLKCR_WIDBUS_Msk          (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)       /*!< 0x00001800 */
+#define SDMMC_CLKCR_WIDBUS              SDMMC_CLKCR_WIDBUS_Msk                 /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
+#define SDMMC_CLKCR_WIDBUS_0            (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)       /*!< 0x0800 */
+#define SDMMC_CLKCR_WIDBUS_1            (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)       /*!< 0x1000 */
+
+#define SDMMC_CLKCR_NEGEDGE_Pos         (13U)
+#define SDMMC_CLKCR_NEGEDGE_Msk         (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)      /*!< 0x00002000 */
+#define SDMMC_CLKCR_NEGEDGE             SDMMC_CLKCR_NEGEDGE_Msk                /*!<SDMMC_CK dephasing selection bit */
+#define SDMMC_CLKCR_HWFC_EN_Pos         (14U)
+#define SDMMC_CLKCR_HWFC_EN_Msk         (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)      /*!< 0x00004000 */
+#define SDMMC_CLKCR_HWFC_EN             SDMMC_CLKCR_HWFC_EN_Msk                /*!<HW Flow Control enable          */
+
+/*******************  Bit definition for SDMMC_ARG register  *******************/
+#define SDMMC_ARG_CMDARG_Pos            (0U)
+#define SDMMC_ARG_CMDARG_Msk            (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)  /*!< 0xFFFFFFFF */
+#define SDMMC_ARG_CMDARG                SDMMC_ARG_CMDARG_Msk                   /*!<Command argument */
+
+/*******************  Bit definition for SDMMC_CMD register  *******************/
+#define SDMMC_CMD_CMDINDEX_Pos          (0U)
+#define SDMMC_CMD_CMDINDEX_Msk          (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)      /*!< 0x0000003F */
+#define SDMMC_CMD_CMDINDEX              SDMMC_CMD_CMDINDEX_Msk                 /*!<Command Index                               */
+
+#define SDMMC_CMD_WAITRESP_Pos          (6U)
+#define SDMMC_CMD_WAITRESP_Msk          (0x3UL << SDMMC_CMD_WAITRESP_Pos)       /*!< 0x000000C0 */
+#define SDMMC_CMD_WAITRESP              SDMMC_CMD_WAITRESP_Msk                 /*!<WAITRESP[1:0] bits (Wait for response bits) */
+#define SDMMC_CMD_WAITRESP_0            (0x1UL << SDMMC_CMD_WAITRESP_Pos)       /*!< 0x0040 */
+#define SDMMC_CMD_WAITRESP_1            (0x2UL << SDMMC_CMD_WAITRESP_Pos)       /*!< 0x0080 */
+
+#define SDMMC_CMD_WAITINT_Pos           (8U)
+#define SDMMC_CMD_WAITINT_Msk           (0x1UL << SDMMC_CMD_WAITINT_Pos)        /*!< 0x00000100 */
+#define SDMMC_CMD_WAITINT               SDMMC_CMD_WAITINT_Msk                  /*!<CPSM Waits for Interrupt Request                               */
+#define SDMMC_CMD_WAITPEND_Pos          (9U)
+#define SDMMC_CMD_WAITPEND_Msk          (0x1UL << SDMMC_CMD_WAITPEND_Pos)       /*!< 0x00000200 */
+#define SDMMC_CMD_WAITPEND              SDMMC_CMD_WAITPEND_Msk                 /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
+#define SDMMC_CMD_CPSMEN_Pos            (10U)
+#define SDMMC_CMD_CPSMEN_Msk            (0x1UL << SDMMC_CMD_CPSMEN_Pos)         /*!< 0x00000400 */
+#define SDMMC_CMD_CPSMEN                SDMMC_CMD_CPSMEN_Msk                   /*!<Command path state machine (CPSM) Enable bit                   */
+#define SDMMC_CMD_SDIOSUSPEND_Pos       (11U)
+#define SDMMC_CMD_SDIOSUSPEND_Msk       (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)    /*!< 0x00000800 */
+#define SDMMC_CMD_SDIOSUSPEND           SDMMC_CMD_SDIOSUSPEND_Msk              /*!<SD I/O suspend command                                         */
+
+/*****************  Bit definition for SDMMC_RESPCMD register  *****************/
+#define SDMMC_RESPCMD_RESPCMD_Pos       (0U)
+#define SDMMC_RESPCMD_RESPCMD_Msk       (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)   /*!< 0x0000003F */
+#define SDMMC_RESPCMD_RESPCMD           SDMMC_RESPCMD_RESPCMD_Msk              /*!<Response command index */
+
+/******************  Bit definition for SDMMC_RESP0 register  ******************/
+#define SDMMC_RESP0_CARDSTATUS0_Pos     (0U)
+#define SDMMC_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_RESP0_CARDSTATUS0         SDMMC_RESP0_CARDSTATUS0_Msk            /*!<Card Status */
+
+/******************  Bit definition for SDMMC_RESP1 register  ******************/
+#define SDMMC_RESP1_CARDSTATUS1_Pos     (0U)
+#define SDMMC_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_RESP1_CARDSTATUS1         SDMMC_RESP1_CARDSTATUS1_Msk            /*!<Card Status */
+
+/******************  Bit definition for SDMMC_RESP2 register  ******************/
+#define SDMMC_RESP2_CARDSTATUS2_Pos     (0U)
+#define SDMMC_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_RESP2_CARDSTATUS2         SDMMC_RESP2_CARDSTATUS2_Msk            /*!<Card Status */
+
+/******************  Bit definition for SDMMC_RESP3 register  ******************/
+#define SDMMC_RESP3_CARDSTATUS3_Pos     (0U)
+#define SDMMC_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_RESP3_CARDSTATUS3         SDMMC_RESP3_CARDSTATUS3_Msk            /*!<Card Status */
+
+/******************  Bit definition for SDMMC_RESP4 register  ******************/
+#define SDMMC_RESP4_CARDSTATUS4_Pos     (0U)
+#define SDMMC_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_RESP4_CARDSTATUS4         SDMMC_RESP4_CARDSTATUS4_Msk            /*!<Card Status */
+
+/******************  Bit definition for SDMMC_DTIMER register  *****************/
+#define SDMMC_DTIMER_DATATIME_Pos       (0U)
+#define SDMMC_DTIMER_DATATIME_Msk       (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_DTIMER_DATATIME           SDMMC_DTIMER_DATATIME_Msk              /*!<Data timeout period. */
+
+/******************  Bit definition for SDMMC_DLEN register  *******************/
+#define SDMMC_DLEN_DATALENGTH_Pos       (0U)
+#define SDMMC_DLEN_DATALENGTH_Msk       (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
+#define SDMMC_DLEN_DATALENGTH           SDMMC_DLEN_DATALENGTH_Msk              /*!<Data length value    */
+
+/******************  Bit definition for SDMMC_DCTRL register  ******************/
+#define SDMMC_DCTRL_DTEN_Pos            (0U)
+#define SDMMC_DCTRL_DTEN_Msk            (0x1UL << SDMMC_DCTRL_DTEN_Pos)         /*!< 0x00000001 */
+#define SDMMC_DCTRL_DTEN                SDMMC_DCTRL_DTEN_Msk                   /*!<Data transfer enabled bit         */
+#define SDMMC_DCTRL_DTDIR_Pos           (1U)
+#define SDMMC_DCTRL_DTDIR_Msk           (0x1UL << SDMMC_DCTRL_DTDIR_Pos)        /*!< 0x00000002 */
+#define SDMMC_DCTRL_DTDIR               SDMMC_DCTRL_DTDIR_Msk                  /*!<Data transfer direction selection */
+#define SDMMC_DCTRL_DTMODE_Pos          (2U)
+#define SDMMC_DCTRL_DTMODE_Msk          (0x1UL << SDMMC_DCTRL_DTMODE_Pos)       /*!< 0x00000004 */
+#define SDMMC_DCTRL_DTMODE              SDMMC_DCTRL_DTMODE_Msk                 /*!<Data transfer mode selection      */
+#define SDMMC_DCTRL_DMAEN_Pos           (3U)
+#define SDMMC_DCTRL_DMAEN_Msk           (0x1UL << SDMMC_DCTRL_DMAEN_Pos)        /*!< 0x00000008 */
+#define SDMMC_DCTRL_DMAEN               SDMMC_DCTRL_DMAEN_Msk                  /*!<DMA enabled bit                   */
+
+#define SDMMC_DCTRL_DBLOCKSIZE_Pos      (4U)
+#define SDMMC_DCTRL_DBLOCKSIZE_Msk      (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)   /*!< 0x000000F0 */
+#define SDMMC_DCTRL_DBLOCKSIZE          SDMMC_DCTRL_DBLOCKSIZE_Msk             /*!<DBLOCKSIZE[3:0] bits (Data block size) */
+#define SDMMC_DCTRL_DBLOCKSIZE_0        (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)   /*!< 0x0010 */
+#define SDMMC_DCTRL_DBLOCKSIZE_1        (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)   /*!< 0x0020 */
+#define SDMMC_DCTRL_DBLOCKSIZE_2        (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)   /*!< 0x0040 */
+#define SDMMC_DCTRL_DBLOCKSIZE_3        (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)   /*!< 0x0080 */
+
+#define SDMMC_DCTRL_RWSTART_Pos         (8U)
+#define SDMMC_DCTRL_RWSTART_Msk         (0x1UL << SDMMC_DCTRL_RWSTART_Pos)      /*!< 0x00000100 */
+#define SDMMC_DCTRL_RWSTART             SDMMC_DCTRL_RWSTART_Msk                /*!<Read wait start         */
+#define SDMMC_DCTRL_RWSTOP_Pos          (9U)
+#define SDMMC_DCTRL_RWSTOP_Msk          (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)       /*!< 0x00000200 */
+#define SDMMC_DCTRL_RWSTOP              SDMMC_DCTRL_RWSTOP_Msk                 /*!<Read wait stop          */
+#define SDMMC_DCTRL_RWMOD_Pos           (10U)
+#define SDMMC_DCTRL_RWMOD_Msk           (0x1UL << SDMMC_DCTRL_RWMOD_Pos)        /*!< 0x00000400 */
+#define SDMMC_DCTRL_RWMOD               SDMMC_DCTRL_RWMOD_Msk                  /*!<Read wait mode          */
+#define SDMMC_DCTRL_SDIOEN_Pos          (11U)
+#define SDMMC_DCTRL_SDIOEN_Msk          (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)       /*!< 0x00000800 */
+#define SDMMC_DCTRL_SDIOEN              SDMMC_DCTRL_SDIOEN_Msk                 /*!<SD I/O enable functions */
+
+/******************  Bit definition for SDMMC_DCOUNT register  *****************/
+#define SDMMC_DCOUNT_DATACOUNT_Pos      (0U)
+#define SDMMC_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
+#define SDMMC_DCOUNT_DATACOUNT          SDMMC_DCOUNT_DATACOUNT_Msk             /*!<Data count value */
+
+/******************  Bit definition for SDMMC_STA registe  ********************/
+#define SDMMC_STA_CCRCFAIL_Pos          (0U)
+#define SDMMC_STA_CCRCFAIL_Msk          (0x1UL << SDMMC_STA_CCRCFAIL_Pos)       /*!< 0x00000001 */
+#define SDMMC_STA_CCRCFAIL              SDMMC_STA_CCRCFAIL_Msk                 /*!<Command response received (CRC check failed)  */
+#define SDMMC_STA_DCRCFAIL_Pos          (1U)
+#define SDMMC_STA_DCRCFAIL_Msk          (0x1UL << SDMMC_STA_DCRCFAIL_Pos)       /*!< 0x00000002 */
+#define SDMMC_STA_DCRCFAIL              SDMMC_STA_DCRCFAIL_Msk                 /*!<Data block sent/received (CRC check failed)   */
+#define SDMMC_STA_CTIMEOUT_Pos          (2U)
+#define SDMMC_STA_CTIMEOUT_Msk          (0x1UL << SDMMC_STA_CTIMEOUT_Pos)       /*!< 0x00000004 */
+#define SDMMC_STA_CTIMEOUT              SDMMC_STA_CTIMEOUT_Msk                 /*!<Command response timeout                      */
+#define SDMMC_STA_DTIMEOUT_Pos          (3U)
+#define SDMMC_STA_DTIMEOUT_Msk          (0x1UL << SDMMC_STA_DTIMEOUT_Pos)       /*!< 0x00000008 */
+#define SDMMC_STA_DTIMEOUT              SDMMC_STA_DTIMEOUT_Msk                 /*!<Data timeout                                  */
+#define SDMMC_STA_TXUNDERR_Pos          (4U)
+#define SDMMC_STA_TXUNDERR_Msk          (0x1UL << SDMMC_STA_TXUNDERR_Pos)       /*!< 0x00000010 */
+#define SDMMC_STA_TXUNDERR              SDMMC_STA_TXUNDERR_Msk                 /*!<Transmit FIFO underrun error                  */
+#define SDMMC_STA_RXOVERR_Pos           (5U)
+#define SDMMC_STA_RXOVERR_Msk           (0x1UL << SDMMC_STA_RXOVERR_Pos)        /*!< 0x00000020 */
+#define SDMMC_STA_RXOVERR               SDMMC_STA_RXOVERR_Msk                  /*!<Received FIFO overrun error                   */
+#define SDMMC_STA_CMDREND_Pos           (6U)
+#define SDMMC_STA_CMDREND_Msk           (0x1UL << SDMMC_STA_CMDREND_Pos)        /*!< 0x00000040 */
+#define SDMMC_STA_CMDREND               SDMMC_STA_CMDREND_Msk                  /*!<Command response received (CRC check passed)  */
+#define SDMMC_STA_CMDSENT_Pos           (7U)
+#define SDMMC_STA_CMDSENT_Msk           (0x1UL << SDMMC_STA_CMDSENT_Pos)        /*!< 0x00000080 */
+#define SDMMC_STA_CMDSENT               SDMMC_STA_CMDSENT_Msk                  /*!<Command sent (no response required)           */
+#define SDMMC_STA_DATAEND_Pos           (8U)
+#define SDMMC_STA_DATAEND_Msk           (0x1UL << SDMMC_STA_DATAEND_Pos)        /*!< 0x00000100 */
+#define SDMMC_STA_DATAEND               SDMMC_STA_DATAEND_Msk                  /*!<Data end (data counter, SDIDCOUNT, is zero)   */
+#define SDMMC_STA_DBCKEND_Pos           (10U)
+#define SDMMC_STA_DBCKEND_Msk           (0x1UL << SDMMC_STA_DBCKEND_Pos)        /*!< 0x00000400 */
+#define SDMMC_STA_DBCKEND               SDMMC_STA_DBCKEND_Msk                  /*!<Data block sent/received (CRC check passed)   */
+#define SDMMC_STA_CMDACT_Pos            (11U)
+#define SDMMC_STA_CMDACT_Msk            (0x1UL << SDMMC_STA_CMDACT_Pos)         /*!< 0x00000800 */
+#define SDMMC_STA_CMDACT                SDMMC_STA_CMDACT_Msk                   /*!<Command transfer in progress                  */
+#define SDMMC_STA_TXACT_Pos             (12U)
+#define SDMMC_STA_TXACT_Msk             (0x1UL << SDMMC_STA_TXACT_Pos)          /*!< 0x00001000 */
+#define SDMMC_STA_TXACT                 SDMMC_STA_TXACT_Msk                    /*!<Data transmit in progress                     */
+#define SDMMC_STA_RXACT_Pos             (13U)
+#define SDMMC_STA_RXACT_Msk             (0x1UL << SDMMC_STA_RXACT_Pos)          /*!< 0x00002000 */
+#define SDMMC_STA_RXACT                 SDMMC_STA_RXACT_Msk                    /*!<Data receive in progress                      */
+#define SDMMC_STA_TXFIFOHE_Pos          (14U)
+#define SDMMC_STA_TXFIFOHE_Msk          (0x1UL << SDMMC_STA_TXFIFOHE_Pos)       /*!< 0x00004000 */
+#define SDMMC_STA_TXFIFOHE              SDMMC_STA_TXFIFOHE_Msk                 /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
+#define SDMMC_STA_RXFIFOHF_Pos          (15U)
+#define SDMMC_STA_RXFIFOHF_Msk          (0x1UL << SDMMC_STA_RXFIFOHF_Pos)       /*!< 0x00008000 */
+#define SDMMC_STA_RXFIFOHF              SDMMC_STA_RXFIFOHF_Msk                 /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
+#define SDMMC_STA_TXFIFOF_Pos           (16U)
+#define SDMMC_STA_TXFIFOF_Msk           (0x1UL << SDMMC_STA_TXFIFOF_Pos)        /*!< 0x00010000 */
+#define SDMMC_STA_TXFIFOF               SDMMC_STA_TXFIFOF_Msk                  /*!<Transmit FIFO full                            */
+#define SDMMC_STA_RXFIFOF_Pos           (17U)
+#define SDMMC_STA_RXFIFOF_Msk           (0x1UL << SDMMC_STA_RXFIFOF_Pos)        /*!< 0x00020000 */
+#define SDMMC_STA_RXFIFOF               SDMMC_STA_RXFIFOF_Msk                  /*!<Receive FIFO full                             */
+#define SDMMC_STA_TXFIFOE_Pos           (18U)
+#define SDMMC_STA_TXFIFOE_Msk           (0x1UL << SDMMC_STA_TXFIFOE_Pos)        /*!< 0x00040000 */
+#define SDMMC_STA_TXFIFOE               SDMMC_STA_TXFIFOE_Msk                  /*!<Transmit FIFO empty                           */
+#define SDMMC_STA_RXFIFOE_Pos           (19U)
+#define SDMMC_STA_RXFIFOE_Msk           (0x1UL << SDMMC_STA_RXFIFOE_Pos)        /*!< 0x00080000 */
+#define SDMMC_STA_RXFIFOE               SDMMC_STA_RXFIFOE_Msk                  /*!<Receive FIFO empty                            */
+#define SDMMC_STA_TXDAVL_Pos            (20U)
+#define SDMMC_STA_TXDAVL_Msk            (0x1UL << SDMMC_STA_TXDAVL_Pos)         /*!< 0x00100000 */
+#define SDMMC_STA_TXDAVL                SDMMC_STA_TXDAVL_Msk                   /*!<Data available in transmit FIFO               */
+#define SDMMC_STA_RXDAVL_Pos            (21U)
+#define SDMMC_STA_RXDAVL_Msk            (0x1UL << SDMMC_STA_RXDAVL_Pos)         /*!< 0x00200000 */
+#define SDMMC_STA_RXDAVL                SDMMC_STA_RXDAVL_Msk                   /*!<Data available in receive FIFO                */
+#define SDMMC_STA_SDIOIT_Pos            (22U)
+#define SDMMC_STA_SDIOIT_Msk            (0x1UL << SDMMC_STA_SDIOIT_Pos)         /*!< 0x00400000 */
+#define SDMMC_STA_SDIOIT                SDMMC_STA_SDIOIT_Msk                   /*!<SDMMC interrupt received                       */
+
+/*******************  Bit definition for SDMMC_ICR register  *******************/
+#define SDMMC_ICR_CCRCFAILC_Pos         (0U)
+#define SDMMC_ICR_CCRCFAILC_Msk         (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)      /*!< 0x00000001 */
+#define SDMMC_ICR_CCRCFAILC             SDMMC_ICR_CCRCFAILC_Msk                /*!<CCRCFAIL flag clear bit */
+#define SDMMC_ICR_DCRCFAILC_Pos         (1U)
+#define SDMMC_ICR_DCRCFAILC_Msk         (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)      /*!< 0x00000002 */
+#define SDMMC_ICR_DCRCFAILC             SDMMC_ICR_DCRCFAILC_Msk                /*!<DCRCFAIL flag clear bit */
+#define SDMMC_ICR_CTIMEOUTC_Pos         (2U)
+#define SDMMC_ICR_CTIMEOUTC_Msk         (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)      /*!< 0x00000004 */
+#define SDMMC_ICR_CTIMEOUTC             SDMMC_ICR_CTIMEOUTC_Msk                /*!<CTIMEOUT flag clear bit */
+#define SDMMC_ICR_DTIMEOUTC_Pos         (3U)
+#define SDMMC_ICR_DTIMEOUTC_Msk         (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)      /*!< 0x00000008 */
+#define SDMMC_ICR_DTIMEOUTC             SDMMC_ICR_DTIMEOUTC_Msk                /*!<DTIMEOUT flag clear bit */
+#define SDMMC_ICR_TXUNDERRC_Pos         (4U)
+#define SDMMC_ICR_TXUNDERRC_Msk         (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)      /*!< 0x00000010 */
+#define SDMMC_ICR_TXUNDERRC             SDMMC_ICR_TXUNDERRC_Msk                /*!<TXUNDERR flag clear bit */
+#define SDMMC_ICR_RXOVERRC_Pos          (5U)
+#define SDMMC_ICR_RXOVERRC_Msk          (0x1UL << SDMMC_ICR_RXOVERRC_Pos)       /*!< 0x00000020 */
+#define SDMMC_ICR_RXOVERRC              SDMMC_ICR_RXOVERRC_Msk                 /*!<RXOVERR flag clear bit  */
+#define SDMMC_ICR_CMDRENDC_Pos          (6U)
+#define SDMMC_ICR_CMDRENDC_Msk          (0x1UL << SDMMC_ICR_CMDRENDC_Pos)       /*!< 0x00000040 */
+#define SDMMC_ICR_CMDRENDC              SDMMC_ICR_CMDRENDC_Msk                 /*!<CMDREND flag clear bit  */
+#define SDMMC_ICR_CMDSENTC_Pos          (7U)
+#define SDMMC_ICR_CMDSENTC_Msk          (0x1UL << SDMMC_ICR_CMDSENTC_Pos)       /*!< 0x00000080 */
+#define SDMMC_ICR_CMDSENTC              SDMMC_ICR_CMDSENTC_Msk                 /*!<CMDSENT flag clear bit  */
+#define SDMMC_ICR_DATAENDC_Pos          (8U)
+#define SDMMC_ICR_DATAENDC_Msk          (0x1UL << SDMMC_ICR_DATAENDC_Pos)       /*!< 0x00000100 */
+#define SDMMC_ICR_DATAENDC              SDMMC_ICR_DATAENDC_Msk                 /*!<DATAEND flag clear bit  */
+#define SDMMC_ICR_DBCKENDC_Pos          (10U)
+#define SDMMC_ICR_DBCKENDC_Msk          (0x1UL << SDMMC_ICR_DBCKENDC_Pos)       /*!< 0x00000400 */
+#define SDMMC_ICR_DBCKENDC              SDMMC_ICR_DBCKENDC_Msk                 /*!<DBCKEND flag clear bit  */
+#define SDMMC_ICR_SDIOITC_Pos           (22U)
+#define SDMMC_ICR_SDIOITC_Msk           (0x1UL << SDMMC_ICR_SDIOITC_Pos)        /*!< 0x00400000 */
+#define SDMMC_ICR_SDIOITC               SDMMC_ICR_SDIOITC_Msk                  /*!<SDMMCIT flag clear bit   */
+
+/******************  Bit definition for SDMMC_MASK register  *******************/
+#define SDMMC_MASK_CCRCFAILIE_Pos       (0U)
+#define SDMMC_MASK_CCRCFAILIE_Msk       (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)    /*!< 0x00000001 */
+#define SDMMC_MASK_CCRCFAILIE           SDMMC_MASK_CCRCFAILIE_Msk              /*!<Command CRC Fail Interrupt Enable          */
+#define SDMMC_MASK_DCRCFAILIE_Pos       (1U)
+#define SDMMC_MASK_DCRCFAILIE_Msk       (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)    /*!< 0x00000002 */
+#define SDMMC_MASK_DCRCFAILIE           SDMMC_MASK_DCRCFAILIE_Msk              /*!<Data CRC Fail Interrupt Enable             */
+#define SDMMC_MASK_CTIMEOUTIE_Pos       (2U)
+#define SDMMC_MASK_CTIMEOUTIE_Msk       (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)    /*!< 0x00000004 */
+#define SDMMC_MASK_CTIMEOUTIE           SDMMC_MASK_CTIMEOUTIE_Msk              /*!<Command TimeOut Interrupt Enable           */
+#define SDMMC_MASK_DTIMEOUTIE_Pos       (3U)
+#define SDMMC_MASK_DTIMEOUTIE_Msk       (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)    /*!< 0x00000008 */
+#define SDMMC_MASK_DTIMEOUTIE           SDMMC_MASK_DTIMEOUTIE_Msk              /*!<Data TimeOut Interrupt Enable              */
+#define SDMMC_MASK_TXUNDERRIE_Pos       (4U)
+#define SDMMC_MASK_TXUNDERRIE_Msk       (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)    /*!< 0x00000010 */
+#define SDMMC_MASK_TXUNDERRIE           SDMMC_MASK_TXUNDERRIE_Msk              /*!<Tx FIFO UnderRun Error Interrupt Enable    */
+#define SDMMC_MASK_RXOVERRIE_Pos        (5U)
+#define SDMMC_MASK_RXOVERRIE_Msk        (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)     /*!< 0x00000020 */
+#define SDMMC_MASK_RXOVERRIE            SDMMC_MASK_RXOVERRIE_Msk               /*!<Rx FIFO OverRun Error Interrupt Enable     */
+#define SDMMC_MASK_CMDRENDIE_Pos        (6U)
+#define SDMMC_MASK_CMDRENDIE_Msk        (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)     /*!< 0x00000040 */
+#define SDMMC_MASK_CMDRENDIE            SDMMC_MASK_CMDRENDIE_Msk               /*!<Command Response Received Interrupt Enable */
+#define SDMMC_MASK_CMDSENTIE_Pos        (7U)
+#define SDMMC_MASK_CMDSENTIE_Msk        (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)     /*!< 0x00000080 */
+#define SDMMC_MASK_CMDSENTIE            SDMMC_MASK_CMDSENTIE_Msk               /*!<Command Sent Interrupt Enable              */
+#define SDMMC_MASK_DATAENDIE_Pos        (8U)
+#define SDMMC_MASK_DATAENDIE_Msk        (0x1UL << SDMMC_MASK_DATAENDIE_Pos)     /*!< 0x00000100 */
+#define SDMMC_MASK_DATAENDIE            SDMMC_MASK_DATAENDIE_Msk               /*!<Data End Interrupt Enable                  */
+#define SDMMC_MASK_DBCKENDIE_Pos        (10U)
+#define SDMMC_MASK_DBCKENDIE_Msk        (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)     /*!< 0x00000400 */
+#define SDMMC_MASK_DBCKENDIE            SDMMC_MASK_DBCKENDIE_Msk               /*!<Data Block End Interrupt Enable            */
+#define SDMMC_MASK_CMDACTIE_Pos         (11U)
+#define SDMMC_MASK_CMDACTIE_Msk         (0x1UL << SDMMC_MASK_CMDACTIE_Pos)      /*!< 0x00000800 */
+#define SDMMC_MASK_CMDACTIE             SDMMC_MASK_CMDACTIE_Msk                /*!<CCommand Acting Interrupt Enable           */
+#define SDMMC_MASK_TXACTIE_Pos          (12U)
+#define SDMMC_MASK_TXACTIE_Msk          (0x1UL << SDMMC_MASK_TXACTIE_Pos)       /*!< 0x00001000 */
+#define SDMMC_MASK_TXACTIE              SDMMC_MASK_TXACTIE_Msk                 /*!<Data Transmit Acting Interrupt Enable      */
+#define SDMMC_MASK_RXACTIE_Pos          (13U)
+#define SDMMC_MASK_RXACTIE_Msk          (0x1UL << SDMMC_MASK_RXACTIE_Pos)       /*!< 0x00002000 */
+#define SDMMC_MASK_RXACTIE              SDMMC_MASK_RXACTIE_Msk                 /*!<Data receive acting interrupt enabled      */
+#define SDMMC_MASK_TXFIFOHEIE_Pos       (14U)
+#define SDMMC_MASK_TXFIFOHEIE_Msk       (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)    /*!< 0x00004000 */
+#define SDMMC_MASK_TXFIFOHEIE           SDMMC_MASK_TXFIFOHEIE_Msk              /*!<Tx FIFO Half Empty interrupt Enable        */
+#define SDMMC_MASK_RXFIFOHFIE_Pos       (15U)
+#define SDMMC_MASK_RXFIFOHFIE_Msk       (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)    /*!< 0x00008000 */
+#define SDMMC_MASK_RXFIFOHFIE           SDMMC_MASK_RXFIFOHFIE_Msk              /*!<Rx FIFO Half Full interrupt Enable         */
+#define SDMMC_MASK_TXFIFOFIE_Pos        (16U)
+#define SDMMC_MASK_TXFIFOFIE_Msk        (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)     /*!< 0x00010000 */
+#define SDMMC_MASK_TXFIFOFIE            SDMMC_MASK_TXFIFOFIE_Msk               /*!<Tx FIFO Full interrupt Enable              */
+#define SDMMC_MASK_RXFIFOFIE_Pos        (17U)
+#define SDMMC_MASK_RXFIFOFIE_Msk        (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)     /*!< 0x00020000 */
+#define SDMMC_MASK_RXFIFOFIE            SDMMC_MASK_RXFIFOFIE_Msk               /*!<Rx FIFO Full interrupt Enable              */
+#define SDMMC_MASK_TXFIFOEIE_Pos        (18U)
+#define SDMMC_MASK_TXFIFOEIE_Msk        (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)     /*!< 0x00040000 */
+#define SDMMC_MASK_TXFIFOEIE            SDMMC_MASK_TXFIFOEIE_Msk               /*!<Tx FIFO Empty interrupt Enable             */
+#define SDMMC_MASK_RXFIFOEIE_Pos        (19U)
+#define SDMMC_MASK_RXFIFOEIE_Msk        (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)     /*!< 0x00080000 */
+#define SDMMC_MASK_RXFIFOEIE            SDMMC_MASK_RXFIFOEIE_Msk               /*!<Rx FIFO Empty interrupt Enable             */
+#define SDMMC_MASK_TXDAVLIE_Pos         (20U)
+#define SDMMC_MASK_TXDAVLIE_Msk         (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)      /*!< 0x00100000 */
+#define SDMMC_MASK_TXDAVLIE             SDMMC_MASK_TXDAVLIE_Msk                /*!<Data available in Tx FIFO interrupt Enable */
+#define SDMMC_MASK_RXDAVLIE_Pos         (21U)
+#define SDMMC_MASK_RXDAVLIE_Msk         (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)      /*!< 0x00200000 */
+#define SDMMC_MASK_RXDAVLIE             SDMMC_MASK_RXDAVLIE_Msk                /*!<Data available in Rx FIFO interrupt Enable */
+#define SDMMC_MASK_SDIOITIE_Pos         (22U)
+#define SDMMC_MASK_SDIOITIE_Msk         (0x1UL << SDMMC_MASK_SDIOITIE_Pos)      /*!< 0x00400000 */
+#define SDMMC_MASK_SDIOITIE             SDMMC_MASK_SDIOITIE_Msk                /*!<SDMMC Mode Interrupt Received interrupt Enable */
+
+/*****************  Bit definition for SDMMC_FIFOCNT register  *****************/
+#define SDMMC_FIFOCNT_FIFOCOUNT_Pos     (0U)
+#define SDMMC_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
+#define SDMMC_FIFOCNT_FIFOCOUNT         SDMMC_FIFOCNT_FIFOCOUNT_Msk            /*!<Remaining number of words to be written to or read from the FIFO */
+
+/******************  Bit definition for SDMMC_FIFO register  *******************/
+#define SDMMC_FIFO_FIFODATA_Pos         (0U)
+#define SDMMC_FIFO_FIFODATA_Msk         (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
+#define SDMMC_FIFO_FIFODATA             SDMMC_FIFO_FIFODATA_Msk                /*!<Receive and transmit FIFO data */
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface (SPI)                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                 /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!< Clock Phase                        */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                 /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!< Clock Polarity                     */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                 /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!< Master Selection                   */
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                   /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!< BR[2:0] bits (Baud Rate Control)   */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                   /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                   /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                   /*!< 0x00000020 */
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                  /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!< SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)             /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!< Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                  /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!< Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                  /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!< Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)               /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!< Receive only                        */
+#define SPI_CR1_CRCL_Pos            (11U)
+#define SPI_CR1_CRCL_Msk            (0x1UL << SPI_CR1_CRCL_Pos)                 /*!< 0x00000800 */
+#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           /*!< CRC Length                          */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)              /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!< Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)                /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!< Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)               /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!< Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)             /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!< Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)              /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!< Rx Buffer DMA Enable                 */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)              /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!< Tx Buffer DMA Enable                 */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                 /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!< SS Output Enable                     */
+#define SPI_CR2_NSSP_Pos            (3U)
+#define SPI_CR2_NSSP_Msk            (0x1UL << SPI_CR2_NSSP_Pos)                 /*!< 0x00000008 */
+#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           /*!< NSS pulse management Enable          */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                  /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!< Frame Format Enable                  */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)                /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!< Error Interrupt Enable               */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)               /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!< RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)                /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!< Tx buffer Empty Interrupt Enable     */
+#define SPI_CR2_DS_Pos              (8U)
+#define SPI_CR2_DS_Msk              (0xFUL << SPI_CR2_DS_Pos)                   /*!< 0x00000F00 */
+#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             /*!< DS[3:0] Data Size                    */
+#define SPI_CR2_DS_0                (0x1UL << SPI_CR2_DS_Pos)                   /*!< 0x00000100 */
+#define SPI_CR2_DS_1                (0x2UL << SPI_CR2_DS_Pos)                   /*!< 0x00000200 */
+#define SPI_CR2_DS_2                (0x4UL << SPI_CR2_DS_Pos)                   /*!< 0x00000400 */
+#define SPI_CR2_DS_3                (0x8UL << SPI_CR2_DS_Pos)                   /*!< 0x00000800 */
+#define SPI_CR2_FRXTH_Pos           (12U)
+#define SPI_CR2_FRXTH_Msk           (0x1UL << SPI_CR2_FRXTH_Pos)                /*!< 0x00001000 */
+#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          /*!< FIFO reception Threshold           */
+#define SPI_CR2_LDMARX_Pos          (13U)
+#define SPI_CR2_LDMARX_Msk          (0x1UL << SPI_CR2_LDMARX_Pos)               /*!< 0x00002000 */
+#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         /*!< Last DMA transfer for reception    */
+#define SPI_CR2_LDMATX_Pos          (14U)
+#define SPI_CR2_LDMATX_Msk          (0x1UL << SPI_CR2_LDMATX_Pos)               /*!< 0x00004000 */
+#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         /*!< Last DMA transfer for transmission */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                  /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!< Receive buffer Not Empty  */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                   /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!< Transmit buffer Empty     */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)                /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!< Channel side              */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                   /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!< Underrun flag             */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)                /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!< CRC Error flag            */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                  /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!< Mode fault                */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                   /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!< Overrun flag              */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                   /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!< Busy flag                 */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                   /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!< TI frame format error     */
+#define SPI_SR_FRLVL_Pos            (9U)
+#define SPI_SR_FRLVL_Msk            (0x3UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000600 */
+#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           /*!< FIFO Reception Level      */
+#define SPI_SR_FRLVL_0              (0x1UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000200 */
+#define SPI_SR_FRLVL_1              (0x2UL << SPI_SR_FRLVL_Pos)                 /*!< 0x00000400 */
+#define SPI_SR_FTLVL_Pos            (11U)
+#define SPI_SR_FTLVL_Msk            (0x3UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00001800 */
+#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           /*!< FIFO Transmission Level   */
+#define SPI_SR_FTLVL_0              (0x1UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00000800 */
+#define SPI_SR_FTLVL_1              (0x2UL << SPI_SR_FTLVL_Pos)                 /*!< 0x00001000 */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                 /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!< Data Register */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)         /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!< CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)          /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!< Rx CRC Register */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)          /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!< Tx CRC Register */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)            /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred)  */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000004 */
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)            /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity                       */
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection)         */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000020 */
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)          /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization                         */
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode)         */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000200 */
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)             /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable                                        */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)           /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection                                */
+#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)
+#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)          /*!< 0x00001000 */
+#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    /*!<Asynchronous start enable                        */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)            /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler         */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)                /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)              /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable   */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for SYSCFG_MEMRMP register  ***************/
+#define SYSCFG_MEMRMP_MEM_BOOT_Pos      (0U)
+#define SYSCFG_MEMRMP_MEM_BOOT_Msk      (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)   /*!< 0x00000001 */
+#define SYSCFG_MEMRMP_MEM_BOOT          SYSCFG_MEMRMP_MEM_BOOT_Msk             /*!< Boot information after Reset */
+
+
+#define SYSCFG_MEMRMP_SWP_FMC_Pos       (10U)
+#define SYSCFG_MEMRMP_SWP_FMC_Msk       (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)    /*!< 0x00000C00 */
+#define SYSCFG_MEMRMP_SWP_FMC           SYSCFG_MEMRMP_SWP_FMC_Msk              /*!< FMC Memory Mapping swapping */
+#define SYSCFG_MEMRMP_SWP_FMC_0         (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)    /*!< 0x00000400 */
+#define SYSCFG_MEMRMP_SWP_FMC_1         (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)    /*!< 0x00000800 */
+
+/******************  Bit definition for SYSCFG_PMC register  ******************/
+#define SYSCFG_PMC_I2C1_FMP_Pos         (0U)
+#define SYSCFG_PMC_I2C1_FMP_Msk         (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)      /*!< 0x00000001 */
+#define SYSCFG_PMC_I2C1_FMP             SYSCFG_PMC_I2C1_FMP_Msk                /*!< I2C1_FMP I2C1 Fast Mode + Enable */
+#define SYSCFG_PMC_I2C2_FMP_Pos         (1U)
+#define SYSCFG_PMC_I2C2_FMP_Msk         (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)      /*!< 0x00000002 */
+#define SYSCFG_PMC_I2C2_FMP             SYSCFG_PMC_I2C2_FMP_Msk                /*!< I2C2_FMP I2C2 Fast Mode + Enable */
+#define SYSCFG_PMC_I2C3_FMP_Pos         (2U)
+#define SYSCFG_PMC_I2C3_FMP_Msk         (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)      /*!< 0x00000004 */
+#define SYSCFG_PMC_I2C3_FMP             SYSCFG_PMC_I2C3_FMP_Msk                /*!< I2C3_FMP I2C3 Fast Mode + Enable */
+#define SYSCFG_PMC_I2C_PB6_FMP_Pos      (4U)
+#define SYSCFG_PMC_I2C_PB6_FMP_Msk      (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)   /*!< 0x00000010 */
+#define SYSCFG_PMC_I2C_PB6_FMP          SYSCFG_PMC_I2C_PB6_FMP_Msk             /*!< PB6_FMP Fast Mode + Enable */
+#define SYSCFG_PMC_I2C_PB7_FMP_Pos      (5U)
+#define SYSCFG_PMC_I2C_PB7_FMP_Msk      (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)   /*!< 0x00000020 */
+#define SYSCFG_PMC_I2C_PB7_FMP          SYSCFG_PMC_I2C_PB7_FMP_Msk             /*!< PB7_FMP Fast Mode + Enable */
+#define SYSCFG_PMC_I2C_PB8_FMP_Pos      (6U)
+#define SYSCFG_PMC_I2C_PB8_FMP_Msk      (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)   /*!< 0x00000040 */
+#define SYSCFG_PMC_I2C_PB8_FMP          SYSCFG_PMC_I2C_PB8_FMP_Msk             /*!< PB8_FMP Fast Mode + Enable */
+#define SYSCFG_PMC_I2C_PB9_FMP_Pos      (7U)
+#define SYSCFG_PMC_I2C_PB9_FMP_Msk      (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)   /*!< 0x00000080 */
+#define SYSCFG_PMC_I2C_PB9_FMP          SYSCFG_PMC_I2C_PB9_FMP_Msk             /*!< PB9_FMP Fast Mode + Enable */
+
+#define SYSCFG_PMC_ADCxDC2_Pos          (16U)
+#define SYSCFG_PMC_ADCxDC2_Msk          (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)       /*!< 0x00070000 */
+#define SYSCFG_PMC_ADCxDC2              SYSCFG_PMC_ADCxDC2_Msk                 /*!< Refer to AN4073 on how to use this bit  */
+#define SYSCFG_PMC_ADC1DC2_Pos          (16U)
+#define SYSCFG_PMC_ADC1DC2_Msk          (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)       /*!< 0x00010000 */
+#define SYSCFG_PMC_ADC1DC2              SYSCFG_PMC_ADC1DC2_Msk                 /*!< Refer to AN4073 on how to use this bit  */
+#define SYSCFG_PMC_ADC2DC2_Pos          (17U)
+#define SYSCFG_PMC_ADC2DC2_Msk          (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)       /*!< 0x00020000 */
+#define SYSCFG_PMC_ADC2DC2              SYSCFG_PMC_ADC2DC2_Msk                 /*!< Refer to AN4073 on how to use this bit  */
+#define SYSCFG_PMC_ADC3DC2_Pos          (18U)
+#define SYSCFG_PMC_ADC3DC2_Msk          (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)       /*!< 0x00040000 */
+#define SYSCFG_PMC_ADC3DC2              SYSCFG_PMC_ADC3DC2_Msk                 /*!< Refer to AN4073 on how to use this bit  */
+
+
+/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/
+#define SYSCFG_EXTICR1_EXTI0_Pos        (0U)
+#define SYSCFG_EXTICR1_EXTI0_Msk        (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)     /*!< 0x0000000F */
+#define SYSCFG_EXTICR1_EXTI0            SYSCFG_EXTICR1_EXTI0_Msk               /*!<EXTI 0 configuration */
+#define SYSCFG_EXTICR1_EXTI1_Pos        (4U)
+#define SYSCFG_EXTICR1_EXTI1_Msk        (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)     /*!< 0x000000F0 */
+#define SYSCFG_EXTICR1_EXTI1            SYSCFG_EXTICR1_EXTI1_Msk               /*!<EXTI 1 configuration */
+#define SYSCFG_EXTICR1_EXTI2_Pos        (8U)
+#define SYSCFG_EXTICR1_EXTI2_Msk        (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)     /*!< 0x00000F00 */
+#define SYSCFG_EXTICR1_EXTI2            SYSCFG_EXTICR1_EXTI2_Msk               /*!<EXTI 2 configuration */
+#define SYSCFG_EXTICR1_EXTI3_Pos        (12U)
+#define SYSCFG_EXTICR1_EXTI3_Msk        (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)     /*!< 0x0000F000 */
+#define SYSCFG_EXTICR1_EXTI3            SYSCFG_EXTICR1_EXTI3_Msk               /*!<EXTI 3 configuration */
+/**
+  * @brief   EXTI0 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI0_PA         0x0000U                                /*!<PA[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PB         0x0001U                                /*!<PB[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PC         0x0002U                                /*!<PC[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PD         0x0003U                                /*!<PD[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PE         0x0004U                                /*!<PE[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PF         0x0005U                                /*!<PF[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PG         0x0006U                                /*!<PG[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PH         0x0007U                                /*!<PH[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PI         0x0008U                                /*!<PI[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PJ         0x0009U                                /*!<PJ[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PK         0x000AU                                /*!<PK[0] pin */
+
+/**
+  * @brief   EXTI1 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI1_PA         0x0000U                                /*!<PA[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PB         0x0010U                                /*!<PB[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PC         0x0020U                                /*!<PC[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PD         0x0030U                                /*!<PD[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PE         0x0040U                                /*!<PE[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PF         0x0050U                                /*!<PF[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PG         0x0060U                                /*!<PG[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PH         0x0070U                                /*!<PH[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PI         0x0080U                                /*!<PI[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PJ         0x0090U                                /*!<PJ[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PK         0x00A0U                                /*!<PK[1] pin */
+
+/**
+  * @brief   EXTI2 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI2_PA         0x0000U                                /*!<PA[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PB         0x0100U                                /*!<PB[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PC         0x0200U                                /*!<PC[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PD         0x0300U                                /*!<PD[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PE         0x0400U                                /*!<PE[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PF         0x0500U                                /*!<PF[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PG         0x0600U                                /*!<PG[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PH         0x0700U                                /*!<PH[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PI         0x0800U                                /*!<PI[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PJ         0x0900U                                /*!<PJ[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PK         0x0A00U                                /*!<PK[2] pin */
+
+/**
+  * @brief   EXTI3 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI3_PA         0x0000U                                /*!<PA[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PB         0x1000U                                /*!<PB[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PC         0x2000U                                /*!<PC[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PD         0x3000U                                /*!<PD[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PE         0x4000U                                /*!<PE[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PF         0x5000U                                /*!<PF[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PG         0x6000U                                /*!<PG[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PH         0x7000U                                /*!<PH[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PI         0x8000U                                /*!<PI[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PJ         0x9000U                                /*!<PJ[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PK         0xA000U                                /*!<PK[3] pin */
+
+/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/
+#define SYSCFG_EXTICR2_EXTI4_Pos        (0U)
+#define SYSCFG_EXTICR2_EXTI4_Msk        (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)     /*!< 0x0000000F */
+#define SYSCFG_EXTICR2_EXTI4            SYSCFG_EXTICR2_EXTI4_Msk               /*!<EXTI 4 configuration */
+#define SYSCFG_EXTICR2_EXTI5_Pos        (4U)
+#define SYSCFG_EXTICR2_EXTI5_Msk        (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)     /*!< 0x000000F0 */
+#define SYSCFG_EXTICR2_EXTI5            SYSCFG_EXTICR2_EXTI5_Msk               /*!<EXTI 5 configuration */
+#define SYSCFG_EXTICR2_EXTI6_Pos        (8U)
+#define SYSCFG_EXTICR2_EXTI6_Msk        (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)     /*!< 0x00000F00 */
+#define SYSCFG_EXTICR2_EXTI6            SYSCFG_EXTICR2_EXTI6_Msk               /*!<EXTI 6 configuration */
+#define SYSCFG_EXTICR2_EXTI7_Pos        (12U)
+#define SYSCFG_EXTICR2_EXTI7_Msk        (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)     /*!< 0x0000F000 */
+#define SYSCFG_EXTICR2_EXTI7            SYSCFG_EXTICR2_EXTI7_Msk               /*!<EXTI 7 configuration */
+/**
+  * @brief   EXTI4 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI4_PA         0x0000U                                /*!<PA[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PB         0x0001U                                /*!<PB[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PC         0x0002U                                /*!<PC[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PD         0x0003U                                /*!<PD[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PE         0x0004U                                /*!<PE[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PF         0x0005U                                /*!<PF[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PG         0x0006U                                /*!<PG[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PH         0x0007U                                /*!<PH[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PI         0x0008U                                /*!<PI[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PJ         0x0009U                                /*!<PJ[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PK         0x000AU                                /*!<PK[4] pin */
+
+/**
+  * @brief   EXTI5 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI5_PA         0x0000U                                /*!<PA[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PB         0x0010U                                /*!<PB[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PC         0x0020U                                /*!<PC[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PD         0x0030U                                /*!<PD[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PE         0x0040U                                /*!<PE[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PF         0x0050U                                /*!<PF[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PG         0x0060U                                /*!<PG[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PH         0x0070U                                /*!<PH[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PI         0x0080U                                /*!<PI[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PJ         0x0090U                                /*!<PJ[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PK         0x00A0U                                /*!<PK[5] pin */
+
+/**
+  * @brief   EXTI6 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI6_PA         0x0000U                                /*!<PA[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PB         0x0100U                                /*!<PB[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PC         0x0200U                                /*!<PC[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PD         0x0300U                                /*!<PD[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PE         0x0400U                                /*!<PE[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PF         0x0500U                                /*!<PF[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PG         0x0600U                                /*!<PG[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PH         0x0700U                                /*!<PH[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PI         0x0800U                                /*!<PI[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PJ         0x0900U                                /*!<PJ[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PK         0x0A00U                                /*!<PK[6] pin */
+
+/**
+  * @brief   EXTI7 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI7_PA         0x0000U                                /*!<PA[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PB         0x1000U                                /*!<PB[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PC         0x2000U                                /*!<PC[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PD         0x3000U                                /*!<PD[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PE         0x4000U                                /*!<PE[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PF         0x5000U                                /*!<PF[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PG         0x6000U                                /*!<PG[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PH         0x7000U                                /*!<PH[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PI         0x8000U                                /*!<PI[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PJ         0x9000U                                /*!<PJ[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PK         0xA000U                                /*!<PK[7] pin */
+
+/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/
+#define SYSCFG_EXTICR3_EXTI8_Pos        (0U)
+#define SYSCFG_EXTICR3_EXTI8_Msk        (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)     /*!< 0x0000000F */
+#define SYSCFG_EXTICR3_EXTI8            SYSCFG_EXTICR3_EXTI8_Msk               /*!<EXTI 8 configuration */
+#define SYSCFG_EXTICR3_EXTI9_Pos        (4U)
+#define SYSCFG_EXTICR3_EXTI9_Msk        (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)     /*!< 0x000000F0 */
+#define SYSCFG_EXTICR3_EXTI9            SYSCFG_EXTICR3_EXTI9_Msk               /*!<EXTI 9 configuration */
+#define SYSCFG_EXTICR3_EXTI10_Pos       (8U)
+#define SYSCFG_EXTICR3_EXTI10_Msk       (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)    /*!< 0x00000F00 */
+#define SYSCFG_EXTICR3_EXTI10           SYSCFG_EXTICR3_EXTI10_Msk              /*!<EXTI 10 configuration */
+#define SYSCFG_EXTICR3_EXTI11_Pos       (12U)
+#define SYSCFG_EXTICR3_EXTI11_Msk       (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)    /*!< 0x0000F000 */
+#define SYSCFG_EXTICR3_EXTI11           SYSCFG_EXTICR3_EXTI11_Msk              /*!<EXTI 11 configuration */
+
+/**
+  * @brief   EXTI8 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI8_PA         0x0000U                                /*!<PA[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PB         0x0001U                                /*!<PB[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PC         0x0002U                                /*!<PC[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PD         0x0003U                                /*!<PD[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PE         0x0004U                                /*!<PE[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PF         0x0005U                                /*!<PF[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PG         0x0006U                                /*!<PG[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PH         0x0007U                                /*!<PH[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PI         0x0008U                                /*!<PI[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PJ         0x0009U                                /*!<PJ[8] pin */
+
+/**
+  * @brief   EXTI9 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI9_PA         0x0000U                                /*!<PA[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PB         0x0010U                                /*!<PB[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PC         0x0020U                                /*!<PC[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PD         0x0030U                                /*!<PD[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PE         0x0040U                                /*!<PE[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PF         0x0050U                                /*!<PF[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PG         0x0060U                                /*!<PG[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PH         0x0070U                                /*!<PH[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PI         0x0080U                                /*!<PI[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PJ         0x0090U                                /*!<PJ[9] pin */
+
+/**
+  * @brief   EXTI10 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI10_PA        0x0000U                                /*!<PA[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PB        0x0100U                                /*!<PB[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PC        0x0200U                                /*!<PC[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PD        0x0300U                                /*!<PD[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PE        0x0400U                                /*!<PE[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PF        0x0500U                                /*!<PF[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PG        0x0600U                                /*!<PG[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PH        0x0700U                                /*!<PH[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PI        0x0800U                                /*!<PI[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PJ        0x0900U                                /*!<PJ[10] pin */
+
+/**
+  * @brief   EXTI11 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI11_PA        0x0000U                                /*!<PA[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PB        0x1000U                                /*!<PB[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PC        0x2000U                                /*!<PC[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PD        0x3000U                                /*!<PD[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PE        0x4000U                                /*!<PE[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PF        0x5000U                                /*!<PF[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PG        0x6000U                                /*!<PG[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PH        0x7000U                                /*!<PH[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PI        0x8000U                                /*!<PI[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PJ        0x9000U                                /*!<PJ[11] pin */
+
+
+/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/
+#define SYSCFG_EXTICR4_EXTI12_Pos       (0U)
+#define SYSCFG_EXTICR4_EXTI12_Msk       (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)    /*!< 0x0000000F */
+#define SYSCFG_EXTICR4_EXTI12           SYSCFG_EXTICR4_EXTI12_Msk              /*!<EXTI 12 configuration */
+#define SYSCFG_EXTICR4_EXTI13_Pos       (4U)
+#define SYSCFG_EXTICR4_EXTI13_Msk       (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)    /*!< 0x000000F0 */
+#define SYSCFG_EXTICR4_EXTI13           SYSCFG_EXTICR4_EXTI13_Msk              /*!<EXTI 13 configuration */
+#define SYSCFG_EXTICR4_EXTI14_Pos       (8U)
+#define SYSCFG_EXTICR4_EXTI14_Msk       (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)    /*!< 0x00000F00 */
+#define SYSCFG_EXTICR4_EXTI14           SYSCFG_EXTICR4_EXTI14_Msk              /*!<EXTI 14 configuration */
+#define SYSCFG_EXTICR4_EXTI15_Pos       (12U)
+#define SYSCFG_EXTICR4_EXTI15_Msk       (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)    /*!< 0x0000F000 */
+#define SYSCFG_EXTICR4_EXTI15           SYSCFG_EXTICR4_EXTI15_Msk              /*!<EXTI 15 configuration */
+/**
+  * @brief   EXTI12 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI12_PA        0x0000U                                /*!<PA[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PB        0x0001U                                /*!<PB[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PC        0x0002U                                /*!<PC[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PD        0x0003U                                /*!<PD[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PE        0x0004U                                /*!<PE[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PF        0x0005U                                /*!<PF[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PG        0x0006U                                /*!<PG[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PH        0x0007U                                /*!<PH[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PI        0x0008U                                /*!<PI[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PJ        0x0009U                                /*!<PJ[12] pin */
+
+/**
+  * @brief   EXTI13 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI13_PA        0x0000U                                /*!<PA[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PB        0x0010U                                /*!<PB[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PC        0x0020U                                /*!<PC[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PD        0x0030U                                /*!<PD[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PE        0x0040U                                /*!<PE[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PF        0x0050U                                /*!<PF[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PG        0x0060U                                /*!<PG[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PH        0x0070U                                /*!<PH[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PI        0x0080U                                /*!<PI[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PJ        0x0090U                                /*!<PJ[13] pin */
+
+/**
+  * @brief   EXTI14 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI14_PA        0x0000U                                /*!<PA[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PB        0x0100U                                /*!<PB[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PC        0x0200U                                /*!<PC[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PD        0x0300U                                /*!<PD[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PE        0x0400U                                /*!<PE[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PF        0x0500U                                /*!<PF[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PG        0x0600U                                /*!<PG[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PH        0x0700U                                /*!<PH[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PI        0x0800U                                /*!<PI[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PJ        0x0900U                                /*!<PJ[14] pin */
+
+/**
+  * @brief   EXTI15 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI15_PA        0x0000U                                /*!<PA[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PB        0x1000U                                /*!<PB[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PC        0x2000U                                /*!<PC[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PD        0x3000U                                /*!<PD[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PE        0x4000U                                /*!<PE[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PF        0x5000U                                /*!<PF[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PG        0x6000U                                /*!<PG[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PH        0x7000U                                /*!<PH[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PI        0x8000U                                /*!<PI[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PJ        0x9000U                                /*!<PJ[15] pin */
+
+
+/******************  Bit definition for SYSCFG_CMPCR register  ****************/
+#define SYSCFG_CMPCR_CMP_PD_Pos         (0U)
+#define SYSCFG_CMPCR_CMP_PD_Msk         (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)      /*!< 0x00000001 */
+#define SYSCFG_CMPCR_CMP_PD             SYSCFG_CMPCR_CMP_PD_Msk                /*!<Compensation cell power-down */
+#define SYSCFG_CMPCR_READY_Pos          (8U)
+#define SYSCFG_CMPCR_READY_Msk          (0x1UL << SYSCFG_CMPCR_READY_Pos)       /*!< 0x00000100 */
+#define SYSCFG_CMPCR_READY              SYSCFG_CMPCR_READY_Msk                 /*!<Compensation cell ready flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                    /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable        */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                   /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable        */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                    /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                    /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode        */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                    /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction             */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                    /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                    /*!< 0x0020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                    /*!< 0x0040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                   /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable     */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                    /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                    /*!< 0x0100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                    /*!< 0x0200 */
+#define TIM_CR1_UIFREMAP_Pos      (11U)
+#define TIM_CR1_UIFREMAP_Msk      (0x1UL << TIM_CR1_UIFREMAP_Pos)               /*!< 0x00000800 */
+#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         /*!<UIF status bit */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                   /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control        */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                   /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection            */
+
+#define TIM_CR2_OIS5_Pos          (16U)
+#define TIM_CR2_OIS5_Msk          (0x1UL << TIM_CR2_OIS5_Pos)                   /*!< 0x00010000 */
+#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             /*!<Output Idle state 4 (OC4 output) */
+#define TIM_CR2_OIS6_Pos          (18U)
+#define TIM_CR2_OIS6_Msk          (0x1UL << TIM_CR2_OIS6_Pos)                   /*!< 0x00040000 */
+#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             /*!<Output Idle state 4 (OC4 output) */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                    /*!< 0x0010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                    /*!< 0x0020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                    /*!< 0x0040 */
+
+#define TIM_CR2_MMS2_Pos          (20U)
+#define TIM_CR2_MMS2_Msk          (0xFUL << TIM_CR2_MMS2_Pos)                   /*!< 0x00F00000 */
+#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS2_0            (0x1UL << TIM_CR2_MMS2_Pos)                   /*!< 0x00100000 */
+#define TIM_CR2_MMS2_1            (0x2UL << TIM_CR2_MMS2_Pos)                   /*!< 0x00200000 */
+#define TIM_CR2_MMS2_2            (0x4UL << TIM_CR2_MMS2_Pos)                   /*!< 0x00400000 */
+#define TIM_CR2_MMS2_3            (0x8UL << TIM_CR2_MMS2_Pos)                   /*!< 0x00800000 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                   /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                   /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output)  */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                  /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                   /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output)  */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                  /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                   /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output)  */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                  /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                   /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output)  */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x10007UL << TIM_SMCR_SMS_Pos)               /*!< 0x00010007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection)    */
+#define TIM_SMCR_SMS_0            (0x00001UL << TIM_SMCR_SMS_Pos)               /*!< 0x00000001 */
+#define TIM_SMCR_SMS_1            (0x00002UL << TIM_SMCR_SMS_Pos)               /*!< 0x00000002 */
+#define TIM_SMCR_SMS_2            (0x00004UL << TIM_SMCR_SMS_Pos)               /*!< 0x00000004 */
+#define TIM_SMCR_SMS_3            (0x10000UL << TIM_SMCR_SMS_Pos)               /*!< 0x00010000 */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x7UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection)        */
+#define TIM_SMCR_TS_0             (0x1UL << TIM_SMCR_TS_Pos)                    /*!< 0x0010 */
+#define TIM_SMCR_TS_1             (0x2UL << TIM_SMCR_TS_Pos)                    /*!< 0x0020 */
+#define TIM_SMCR_TS_2             (0x4UL << TIM_SMCR_TS_Pos)                    /*!< 0x0040 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                   /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode                       */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x1000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x2000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                   /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable     */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                   /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                   /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                 /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable   */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                 /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable   */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                 /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable   */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                 /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable   */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                 /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable                 */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                   /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable             */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                   /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable               */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                   /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable            */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                 /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                 /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                 /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                 /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                 /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable               */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                   /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable           */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                     /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag              */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                   /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag   */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                   /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag   */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                   /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag   */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                   /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag   */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                   /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag                 */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                     /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag             */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                     /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag               */
+#define TIM_SR_B2IF_Pos           (8U)
+#define TIM_SR_B2IF_Msk           (0x1UL << TIM_SR_B2IF_Pos)                    /*!< 0x00000100 */
+#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              /*!<Break2 interrupt Flag               */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                   /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                   /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                   /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                   /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+#define TIM_SR_SBIF_Pos           (13U)
+#define TIM_SR_SBIF_Msk           (0x1UL << TIM_SR_SBIF_Pos)                    /*!< 0x00002000 */
+#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              /*!<System Break interrupt Flag */
+#define TIM_SR_CC5IF_Pos          (16U)
+#define TIM_SR_CC5IF_Msk          (0x1UL << TIM_SR_CC5IF_Pos)                   /*!< 0x00010000 */
+#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             /*!<Capture/Compare 5 interrupt Flag */
+#define TIM_SR_CC6IF_Pos          (17U)
+#define TIM_SR_CC6IF_Msk          (0x1UL << TIM_SR_CC6IF_Pos)                   /*!< 0x00020000 */
+#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             /*!<Capture/Compare 6 interrupt Flag */
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                     /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation                         */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                   /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation              */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                   /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation              */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                   /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation              */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                   /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation              */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                   /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                     /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation                        */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                     /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation                          */
+#define TIM_EGR_B2G_Pos           (8U)
+#define TIM_EGR_B2G_Msk           (0x1UL << TIM_EGR_B2G_Pos)                    /*!< 0x00000100 */
+#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              /*!<Break2 Generation                          */
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)                /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable                 */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)                /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable              */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x1007UL << TIM_CCMR1_OC1M_Pos)              /*!< 0x00010070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode)       */
+#define TIM_CCMR1_OC1M_0          (0x0001UL << TIM_CCMR1_OC1M_Pos)              /*!< 0x00000010 */
+#define TIM_CCMR1_OC1M_1          (0x0002UL << TIM_CCMR1_OC1M_Pos)              /*!< 0x00000020 */
+#define TIM_CCMR1_OC1M_2          (0x0004UL << TIM_CCMR1_OC1M_Pos)              /*!< 0x00000040 */
+#define TIM_CCMR1_OC1M_3          (0x1000UL << TIM_CCMR1_OC1M_Pos)              /*!< 0x00010000 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)                /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1Clear Enable                 */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)                /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable                 */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)                /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable              */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x1007UL << TIM_CCMR1_OC2M_Pos)              /*!< 0x01007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode)       */
+#define TIM_CCMR1_OC2M_0          (0x0001UL << TIM_CCMR1_OC2M_Pos)              /*!< 0x00001000 */
+#define TIM_CCMR1_OC2M_1          (0x0002UL << TIM_CCMR1_OC2M_Pos)              /*!< 0x00002000 */
+#define TIM_CCMR1_OC2M_2          (0x0004UL << TIM_CCMR1_OC2M_Pos)              /*!< 0x00004000 */
+#define TIM_CCMR1_OC2M_3          (0x1000UL << TIM_CCMR1_OC2M_Pos)              /*!< 0x01000000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)                /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter)      */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter)       */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x4000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x8000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection)  */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)                /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable           */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)                /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable        */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x1007UL << TIM_CCMR2_OC3M_Pos)              /*!< 0x00010070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x0001UL << TIM_CCMR2_OC3M_Pos)              /*!< 0x00000010 */
+#define TIM_CCMR2_OC3M_1          (0x0002UL << TIM_CCMR2_OC3M_Pos)              /*!< 0x00000020 */
+#define TIM_CCMR2_OC3M_2          (0x0004UL << TIM_CCMR2_OC3M_Pos)              /*!< 0x00000040 */
+#define TIM_CCMR2_OC3M_3          (0x1000UL << TIM_CCMR2_OC3M_Pos)              /*!< 0x00010000 */
+
+
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)                /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)                /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable    */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)                /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x1007UL << TIM_CCMR2_OC4M_Pos)              /*!< 0x01007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x0001UL << TIM_CCMR2_OC4M_Pos)              /*!< 0x00001000 */
+#define TIM_CCMR2_OC4M_1          (0x0002UL << TIM_CCMR2_OC4M_Pos)              /*!< 0x00002000 */
+#define TIM_CCMR2_OC4M_2          (0x0004UL << TIM_CCMR2_OC4M_Pos)              /*!< 0x00004000 */
+#define TIM_CCMR2_OC4M_3          (0x1000UL << TIM_CCMR2_OC4M_Pos)              /*!< 0x01000000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)                /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x4000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x8000 */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                  /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                  /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                 /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                 /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                  /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                  /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                 /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                 /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                  /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                  /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                 /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                 /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                  /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                  /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                 /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+#define TIM_CCER_CC5E_Pos         (16U)
+#define TIM_CCER_CC5E_Msk         (0x1UL << TIM_CCER_CC5E_Pos)                  /*!< 0x00010000 */
+#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            /*!<Capture/Compare 5 output enable */
+#define TIM_CCER_CC5P_Pos         (17U)
+#define TIM_CCER_CC5P_Msk         (0x1UL << TIM_CCER_CC5P_Pos)                  /*!< 0x00020000 */
+#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            /*!<Capture/Compare 5 output Polarity */
+#define TIM_CCER_CC6E_Pos         (20U)
+#define TIM_CCER_CC6E_Msk         (0x1UL << TIM_CCER_CC6E_Pos)                  /*!< 0x00100000 */
+#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            /*!<Capture/Compare 6 output enable */
+#define TIM_CCER_CC6P_Pos         (21U)
+#define TIM_CCER_CC6P_Msk         (0x1UL << TIM_CCER_CC6P_Pos)                  /*!< 0x00200000 */
+#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            /*!<Capture/Compare 6 output Polarity */
+
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)             /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value            */
+#define TIM_CNT_UIFCPY_Pos        (31U)
+#define TIM_CNT_UIFCPY_Msk        (0x1UL << TIM_CNT_UIFCPY_Pos)                 /*!< 0x80000000 */
+#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           /*!<Update interrupt flag copy (if UIFREMAP=1) */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                 /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value          */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)             /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFFFUL << TIM_RCR_REP_Pos)                 /*!< 0x0000FFFF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value  */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value  */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value  */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value  */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                  /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                  /*!< 0x00000080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                  /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                  /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode  */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                   /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable                      */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                   /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity                    */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                   /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable           */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                   /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable                */
+#define TIM_BDTR_BKF_Pos          (16U)
+#define TIM_BDTR_BKF_Msk          (0xFUL << TIM_BDTR_BKF_Pos)                   /*!< 0x000F0000 */
+#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             /*!<Break Filter for Break1 */
+#define TIM_BDTR_BK2F_Pos         (20U)
+#define TIM_BDTR_BK2F_Msk         (0xFUL << TIM_BDTR_BK2F_Pos)                  /*!< 0x00F00000 */
+#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            /*!<Break Filter for Break2 */
+#define TIM_BDTR_BK2E_Pos         (24U)
+#define TIM_BDTR_BK2E_Msk         (0x1UL << TIM_BDTR_BK2E_Pos)                  /*!< 0x01000000 */
+#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            /*!<Break enable for Break2 */
+#define TIM_BDTR_BK2P_Pos         (25U)
+#define TIM_BDTR_BK2P_Msk         (0x1UL << TIM_BDTR_BK2P_Pos)                  /*!< 0x02000000 */
+#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            /*!<Break Polarity for Break2 */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                   /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                   /*!< 0x0001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                   /*!< 0x0002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                   /*!< 0x0004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                   /*!< 0x0008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                   /*!< 0x0010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                   /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                   /*!< 0x0100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                   /*!< 0x0200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                   /*!< 0x0400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                   /*!< 0x0800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                   /*!< 0x1000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)               /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses                    */
+
+/*******************  Bit definition for TIM_OR regiter  *********************/
+#define TIM_OR_TI4_RMP_Pos        (6U)
+#define TIM_OR_TI4_RMP_Msk        (0x3UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x000000C0 */
+#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */
+#define TIM_OR_TI4_RMP_0          (0x1UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0040 */
+#define TIM_OR_TI4_RMP_1          (0x2UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0080 */
+#define TIM_OR_ITR1_RMP_Pos       (10U)
+#define TIM_OR_ITR1_RMP_Msk       (0x3UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x00000C00 */
+#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
+#define TIM_OR_ITR1_RMP_0         (0x1UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0400 */
+#define TIM_OR_ITR1_RMP_1         (0x2UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0800 */
+
+/*******************  Bit definition for TIM2_OR register  *******************/
+#define TIM2_OR_ITR1_RMP_Pos      (10U)
+#define TIM2_OR_ITR1_RMP_Msk      (0x3UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000C00 */
+#define TIM2_OR_ITR1_RMP          TIM2_OR_ITR1_RMP_Msk                         /*!<TIM2 Internal trigger 1 remap */
+#define TIM2_OR_ITR1_RMP_0        (0x1UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000400 */
+#define TIM2_OR_ITR1_RMP_1        (0x2UL << TIM2_OR_ITR1_RMP_Pos)               /*!< 0x00000800 */
+
+/*******************  Bit definition for TIM5_OR register  *******************/
+#define TIM5_OR_TI4_RMP_Pos      (6U)
+#define TIM5_OR_TI4_RMP_Msk      (0x3UL << TIM5_OR_TI4_RMP_Pos)                 /*!< 0x000000C0 */
+#define TIM5_OR_TI4_RMP          TIM5_OR_TI4_RMP_Msk                           /*!<TI4_RMP[1:0] bits (TIM5 Input Capture 4 remap) */
+#define TIM5_OR_TI4_RMP_0        (0x1UL << TIM5_OR_TI4_RMP_Pos)                 /*!< 0x00000040 */
+#define TIM5_OR_TI4_RMP_1        (0x2UL << TIM5_OR_TI4_RMP_Pos)                 /*!< 0x00000080 */
+
+/*******************  Bit definition for TIM11_OR register  *******************/
+#define TIM11_OR_TI1_RMP_Pos      (0U)
+#define TIM11_OR_TI1_RMP_Msk      (0x3UL << TIM11_OR_TI1_RMP_Pos)               /*!< 0x00000003 */
+#define TIM11_OR_TI1_RMP          TIM11_OR_TI1_RMP_Msk                         /*!<TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
+#define TIM11_OR_TI1_RMP_0        (0x1UL << TIM11_OR_TI1_RMP_Pos)               /*!< 0x00000001 */
+#define TIM11_OR_TI1_RMP_1        (0x2UL << TIM11_OR_TI1_RMP_Pos)               /*!< 0x00000002 */
+
+/******************  Bit definition for TIM_CCMR3 register  *******************/
+#define TIM_CCMR3_OC5FE_Pos       (2U)
+#define TIM_CCMR3_OC5FE_Msk       (0x1UL << TIM_CCMR3_OC5FE_Pos)                /*!< 0x00000004 */
+#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          /*!<Output Compare 5 Fast enable */
+#define TIM_CCMR3_OC5PE_Pos       (3U)
+#define TIM_CCMR3_OC5PE_Msk       (0x1UL << TIM_CCMR3_OC5PE_Pos)                /*!< 0x00000008 */
+#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          /*!<Output Compare 5 Preload enable */
+
+#define TIM_CCMR3_OC5M_Pos        (4U)
+#define TIM_CCMR3_OC5M_Msk        (0x1007UL << TIM_CCMR3_OC5M_Pos)              /*!< 0x00010070 */
+#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           /*!<OC5M[2:0] bits (Output Compare 5 Mode) */
+#define TIM_CCMR3_OC5M_0          (0x0001UL << TIM_CCMR3_OC5M_Pos)              /*!< 0x00000010 */
+#define TIM_CCMR3_OC5M_1          (0x0002UL << TIM_CCMR3_OC5M_Pos)              /*!< 0x00000020 */
+#define TIM_CCMR3_OC5M_2          (0x0004UL << TIM_CCMR3_OC5M_Pos)              /*!< 0x00000040 */
+#define TIM_CCMR3_OC5M_3          (0x1000UL << TIM_CCMR3_OC5M_Pos)              /*!< 0x00010000 */
+
+#define TIM_CCMR3_OC5CE_Pos       (7U)
+#define TIM_CCMR3_OC5CE_Msk       (0x1UL << TIM_CCMR3_OC5CE_Pos)                /*!< 0x00000080 */
+#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          /*!<Output Compare 5 Clear Enable */
+
+#define TIM_CCMR3_OC6FE_Pos       (10U)
+#define TIM_CCMR3_OC6FE_Msk       (0x1UL << TIM_CCMR3_OC6FE_Pos)                /*!< 0x00000400 */
+#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          /*!<Output Compare 4 Fast enable */
+#define TIM_CCMR3_OC6PE_Pos       (11U)
+#define TIM_CCMR3_OC6PE_Msk       (0x1UL << TIM_CCMR3_OC6PE_Pos)                /*!< 0x00000800 */
+#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR3_OC6M_Pos        (12U)
+#define TIM_CCMR3_OC6M_Msk        (0x1007UL << TIM_CCMR3_OC6M_Pos)              /*!< 0x01007000 */
+#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR3_OC6M_0          (0x0001UL << TIM_CCMR3_OC6M_Pos)              /*!< 0x00001000 */
+#define TIM_CCMR3_OC6M_1          (0x0002UL << TIM_CCMR3_OC6M_Pos)              /*!< 0x00002000 */
+#define TIM_CCMR3_OC6M_2          (0x0004UL << TIM_CCMR3_OC6M_Pos)              /*!< 0x00004000 */
+#define TIM_CCMR3_OC6M_3          (0x1000UL << TIM_CCMR3_OC6M_Pos)              /*!< 0x01000000 */
+
+#define TIM_CCMR3_OC6CE_Pos       (15U)
+#define TIM_CCMR3_OC6CE_Msk       (0x1UL << TIM_CCMR3_OC6CE_Pos)                /*!< 0x00008000 */
+#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*******************  Bit definition for TIM_CCR5 register  *******************/
+#define TIM_CCR5_CCR5_Pos         (0U)
+#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)           /*!< 0xFFFFFFFF */
+#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            /*!<Capture/Compare 5 Value */
+#define TIM_CCR5_GC5C1_Pos        (29U)
+#define TIM_CCR5_GC5C1_Msk        (0x1UL << TIM_CCR5_GC5C1_Pos)                 /*!< 0x20000000 */
+#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           /*!<Group Channel 5 and Channel 1 */
+#define TIM_CCR5_GC5C2_Pos        (30U)
+#define TIM_CCR5_GC5C2_Msk        (0x1UL << TIM_CCR5_GC5C2_Pos)                 /*!< 0x40000000 */
+#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           /*!<Group Channel 5 and Channel 2 */
+#define TIM_CCR5_GC5C3_Pos        (31U)
+#define TIM_CCR5_GC5C3_Msk        (0x1UL << TIM_CCR5_GC5C3_Pos)                 /*!< 0x80000000 */
+#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           /*!<Group Channel 5 and Channel 3 */
+
+/*******************  Bit definition for TIM_CCR6 register  *******************/
+#define  TIM_CCR6_CCR6           ((uint16_t)0xFFFFU)                           /*!<Capture/Compare 6 Value */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Low Power Timer (LPTIM)                            */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for LPTIM_ISR register  *******************/
+#define LPTIM_ISR_CMPM_Pos          (0U)
+#define LPTIM_ISR_CMPM_Msk          (0x1UL << LPTIM_ISR_CMPM_Pos)               /*!< 0x00000001 */
+#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         /*!< Compare match                       */
+#define LPTIM_ISR_ARRM_Pos          (1U)
+#define LPTIM_ISR_ARRM_Msk          (0x1UL << LPTIM_ISR_ARRM_Pos)               /*!< 0x00000002 */
+#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         /*!< Autoreload match                    */
+#define LPTIM_ISR_EXTTRIG_Pos       (2U)
+#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL << LPTIM_ISR_EXTTRIG_Pos)            /*!< 0x00000004 */
+#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      /*!< External trigger edge event         */
+#define LPTIM_ISR_CMPOK_Pos         (3U)
+#define LPTIM_ISR_CMPOK_Msk         (0x1UL << LPTIM_ISR_CMPOK_Pos)              /*!< 0x00000008 */
+#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        /*!< Compare register update OK          */
+#define LPTIM_ISR_ARROK_Pos         (4U)
+#define LPTIM_ISR_ARROK_Msk         (0x1UL << LPTIM_ISR_ARROK_Pos)              /*!< 0x00000010 */
+#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        /*!< Autoreload register update OK       */
+#define LPTIM_ISR_UP_Pos            (5U)
+#define LPTIM_ISR_UP_Msk            (0x1UL << LPTIM_ISR_UP_Pos)                 /*!< 0x00000020 */
+#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           /*!< Counter direction change down to up */
+#define LPTIM_ISR_DOWN_Pos          (6U)
+#define LPTIM_ISR_DOWN_Msk          (0x1UL << LPTIM_ISR_DOWN_Pos)               /*!< 0x00000040 */
+#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         /*!< Counter direction change up to down */
+
+/******************  Bit definition for LPTIM_ICR register  *******************/
+#define LPTIM_ICR_CMPMCF_Pos        (0U)
+#define LPTIM_ICR_CMPMCF_Msk        (0x1UL << LPTIM_ICR_CMPMCF_Pos)             /*!< 0x00000001 */
+#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       /*!< Compare match Clear Flag                       */
+#define LPTIM_ICR_ARRMCF_Pos        (1U)
+#define LPTIM_ICR_ARRMCF_Msk        (0x1UL << LPTIM_ICR_ARRMCF_Pos)             /*!< 0x00000002 */
+#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       /*!< Autoreload match Clear Flag                    */
+#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)
+#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)          /*!< 0x00000004 */
+#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    /*!< External trigger edge event Clear Flag         */
+#define LPTIM_ICR_CMPOKCF_Pos       (3U)
+#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL << LPTIM_ICR_CMPOKCF_Pos)            /*!< 0x00000008 */
+#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      /*!< Compare register update OK Clear Flag          */
+#define LPTIM_ICR_ARROKCF_Pos       (4U)
+#define LPTIM_ICR_ARROKCF_Msk       (0x1UL << LPTIM_ICR_ARROKCF_Pos)            /*!< 0x00000010 */
+#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      /*!< Autoreload register update OK Clear Flag       */
+#define LPTIM_ICR_UPCF_Pos          (5U)
+#define LPTIM_ICR_UPCF_Msk          (0x1UL << LPTIM_ICR_UPCF_Pos)               /*!< 0x00000020 */
+#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         /*!< Counter direction change down to up Clear Flag */
+#define LPTIM_ICR_DOWNCF_Pos        (6U)
+#define LPTIM_ICR_DOWNCF_Msk        (0x1UL << LPTIM_ICR_DOWNCF_Pos)             /*!< 0x00000040 */
+#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       /*!< Counter direction change up to down Clear Flag */
+
+/******************  Bit definition for LPTIM_IER register *******************/
+#define LPTIM_IER_CMPMIE_Pos        (0U)
+#define LPTIM_IER_CMPMIE_Msk        (0x1UL << LPTIM_IER_CMPMIE_Pos)             /*!< 0x00000001 */
+#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       /*!< Compare match Interrupt Enable                       */
+#define LPTIM_IER_ARRMIE_Pos        (1U)
+#define LPTIM_IER_ARRMIE_Msk        (0x1UL << LPTIM_IER_ARRMIE_Pos)             /*!< 0x00000002 */
+#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       /*!< Autoreload match Interrupt Enable                    */
+#define LPTIM_IER_EXTTRIGIE_Pos     (2U)
+#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)          /*!< 0x00000004 */
+#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    /*!< External trigger edge event Interrupt Enable         */
+#define LPTIM_IER_CMPOKIE_Pos       (3U)
+#define LPTIM_IER_CMPOKIE_Msk       (0x1UL << LPTIM_IER_CMPOKIE_Pos)            /*!< 0x00000008 */
+#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      /*!< Compare register update OK Interrupt Enable          */
+#define LPTIM_IER_ARROKIE_Pos       (4U)
+#define LPTIM_IER_ARROKIE_Msk       (0x1UL << LPTIM_IER_ARROKIE_Pos)            /*!< 0x00000010 */
+#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      /*!< Autoreload register update OK Interrupt Enable       */
+#define LPTIM_IER_UPIE_Pos          (5U)
+#define LPTIM_IER_UPIE_Msk          (0x1UL << LPTIM_IER_UPIE_Pos)               /*!< 0x00000020 */
+#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         /*!< Counter direction change down to up Interrupt Enable */
+#define LPTIM_IER_DOWNIE_Pos        (6U)
+#define LPTIM_IER_DOWNIE_Msk        (0x1UL << LPTIM_IER_DOWNIE_Pos)             /*!< 0x00000040 */
+#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       /*!< Counter direction change up to down Interrupt Enable */
+
+/******************  Bit definition for LPTIM_CFGR register*******************/
+#define LPTIM_CFGR_CKSEL_Pos        (0U)
+#define LPTIM_CFGR_CKSEL_Msk        (0x1UL << LPTIM_CFGR_CKSEL_Pos)             /*!< 0x00000001 */
+#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       /*!< Clock selector */
+
+#define LPTIM_CFGR_CKPOL_Pos        (1U)
+#define LPTIM_CFGR_CKPOL_Msk        (0x3UL << LPTIM_CFGR_CKPOL_Pos)             /*!< 0x00000006 */
+#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       /*!< CKPOL[1:0] bits (Clock polarity) */
+#define LPTIM_CFGR_CKPOL_0          (0x1UL << LPTIM_CFGR_CKPOL_Pos)             /*!< 0x00000002 */
+#define LPTIM_CFGR_CKPOL_1          (0x2UL << LPTIM_CFGR_CKPOL_Pos)             /*!< 0x00000004 */
+
+#define LPTIM_CFGR_CKFLT_Pos        (3U)
+#define LPTIM_CFGR_CKFLT_Msk        (0x3UL << LPTIM_CFGR_CKFLT_Pos)             /*!< 0x00000018 */
+#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */
+#define LPTIM_CFGR_CKFLT_0          (0x1UL << LPTIM_CFGR_CKFLT_Pos)             /*!< 0x00000008 */
+#define LPTIM_CFGR_CKFLT_1          (0x2UL << LPTIM_CFGR_CKFLT_Pos)             /*!< 0x00000010 */
+
+#define LPTIM_CFGR_TRGFLT_Pos       (6U)
+#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL << LPTIM_CFGR_TRGFLT_Pos)            /*!< 0x000000C0 */
+#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */
+#define LPTIM_CFGR_TRGFLT_0         (0x1UL << LPTIM_CFGR_TRGFLT_Pos)            /*!< 0x00000040 */
+#define LPTIM_CFGR_TRGFLT_1         (0x2UL << LPTIM_CFGR_TRGFLT_Pos)            /*!< 0x00000080 */
+
+#define LPTIM_CFGR_PRESC_Pos        (9U)
+#define LPTIM_CFGR_PRESC_Msk        (0x7UL << LPTIM_CFGR_PRESC_Pos)             /*!< 0x00000E00 */
+#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       /*!< PRESC[2:0] bits (Clock prescaler) */
+#define LPTIM_CFGR_PRESC_0          (0x1UL << LPTIM_CFGR_PRESC_Pos)             /*!< 0x00000200 */
+#define LPTIM_CFGR_PRESC_1          (0x2UL << LPTIM_CFGR_PRESC_Pos)             /*!< 0x00000400 */
+#define LPTIM_CFGR_PRESC_2          (0x4UL << LPTIM_CFGR_PRESC_Pos)             /*!< 0x00000800 */
+
+#define LPTIM_CFGR_TRIGSEL_Pos      (13U)
+#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)           /*!< 0x0000E000 */
+#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     /*!< TRIGSEL[2:0]] bits (Trigger selector) */
+#define LPTIM_CFGR_TRIGSEL_0        (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)           /*!< 0x00002000 */
+#define LPTIM_CFGR_TRIGSEL_1        (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)           /*!< 0x00004000 */
+#define LPTIM_CFGR_TRIGSEL_2        (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)           /*!< 0x00008000 */
+
+#define LPTIM_CFGR_TRIGEN_Pos       (17U)
+#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL << LPTIM_CFGR_TRIGEN_Pos)            /*!< 0x00060000 */
+#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */
+#define LPTIM_CFGR_TRIGEN_0         (0x1UL << LPTIM_CFGR_TRIGEN_Pos)            /*!< 0x00020000 */
+#define LPTIM_CFGR_TRIGEN_1         (0x2UL << LPTIM_CFGR_TRIGEN_Pos)            /*!< 0x00040000 */
+
+#define LPTIM_CFGR_TIMOUT_Pos       (19U)
+#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL << LPTIM_CFGR_TIMOUT_Pos)            /*!< 0x00080000 */
+#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      /*!< Timout enable           */
+#define LPTIM_CFGR_WAVE_Pos         (20U)
+#define LPTIM_CFGR_WAVE_Msk         (0x1UL << LPTIM_CFGR_WAVE_Pos)              /*!< 0x00100000 */
+#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        /*!< Waveform shape          */
+#define LPTIM_CFGR_WAVPOL_Pos       (21U)
+#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL << LPTIM_CFGR_WAVPOL_Pos)            /*!< 0x00200000 */
+#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      /*!< Waveform shape polarity */
+#define LPTIM_CFGR_PRELOAD_Pos      (22U)
+#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL << LPTIM_CFGR_PRELOAD_Pos)           /*!< 0x00400000 */
+#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     /*!< Reg update mode         */
+#define LPTIM_CFGR_COUNTMODE_Pos    (23U)
+#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)         /*!< 0x00800000 */
+#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   /*!< Counter mode enable     */
+#define LPTIM_CFGR_ENC_Pos          (24U)
+#define LPTIM_CFGR_ENC_Msk          (0x1UL << LPTIM_CFGR_ENC_Pos)               /*!< 0x01000000 */
+#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         /*!< Encoder mode enable     */
+
+/******************  Bit definition for LPTIM_CR register  ********************/
+#define LPTIM_CR_ENABLE_Pos         (0U)
+#define LPTIM_CR_ENABLE_Msk         (0x1UL << LPTIM_CR_ENABLE_Pos)              /*!< 0x00000001 */
+#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        /*!< LPTIMer enable                 */
+#define LPTIM_CR_SNGSTRT_Pos        (1U)
+#define LPTIM_CR_SNGSTRT_Msk        (0x1UL << LPTIM_CR_SNGSTRT_Pos)             /*!< 0x00000002 */
+#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       /*!< Timer start in single mode     */
+#define LPTIM_CR_CNTSTRT_Pos        (2U)
+#define LPTIM_CR_CNTSTRT_Msk        (0x1UL << LPTIM_CR_CNTSTRT_Pos)             /*!< 0x00000004 */
+#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       /*!< Timer start in continuous mode */
+
+/******************  Bit definition for LPTIM_CMP register *******************/
+#define LPTIM_CMP_CMP_Pos           (0U)
+#define LPTIM_CMP_CMP_Msk           (0xFFFFUL << LPTIM_CMP_CMP_Pos)             /*!< 0x0000FFFF */
+#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          /*!< Compare register     */
+
+/******************  Bit definition for LPTIM_ARR register *******************/
+#define LPTIM_ARR_ARR_Pos           (0U)
+#define LPTIM_ARR_ARR_Msk           (0xFFFFUL << LPTIM_ARR_ARR_Pos)             /*!< 0x0000FFFF */
+#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          /*!< Auto reload register */
+
+/******************  Bit definition for LPTIM_CNT register *******************/
+#define LPTIM_CNT_CNT_Pos           (0U)
+#define LPTIM_CNT_CNT_Msk           (0xFFFFUL << LPTIM_CNT_CNT_Pos)             /*!< 0x0000FFFF */
+#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          /*!< Counter register     */
+/******************************************************************************/
+/*                                                                            */
+/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */
+/*                                                                            */
+/******************************************************************************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32F7 serie)
+ */
+/* Support of TCBGT feature : Supported from USART IP version c7amba_sci3 v1.3 */
+#define USART_TCBGT_SUPPORT
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_UE_Pos              (0U)
+#define USART_CR1_UE_Msk              (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00000001 */
+#define USART_CR1_UE                  USART_CR1_UE_Msk                         /*!< USART Enable                                    */
+#define USART_CR1_RE_Pos              (2U)
+#define USART_CR1_RE_Msk              (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                  USART_CR1_RE_Msk                         /*!< Receiver Enable                                 */
+#define USART_CR1_TE_Pos              (3U)
+#define USART_CR1_TE_Msk              (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                  USART_CR1_TE_Msk                         /*!< Transmitter Enable                              */
+#define USART_CR1_IDLEIE_Pos          (4U)
+#define USART_CR1_IDLEIE_Msk          (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     /*!< IDLE Interrupt Enable                           */
+#define USART_CR1_RXNEIE_Pos          (5U)
+#define USART_CR1_RXNEIE_Msk          (0x1UL << USART_CR1_RXNEIE_Pos)           /*!< 0x00000020 */
+#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     /*!< RXNE Interrupt Enable                           */
+#define USART_CR1_TCIE_Pos            (6U)
+#define USART_CR1_TCIE_Msk            (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       /*!< Transmission Complete Interrupt Enable          */
+#define USART_CR1_TXEIE_Pos           (7U)
+#define USART_CR1_TXEIE_Msk           (0x1UL << USART_CR1_TXEIE_Pos)            /*!< 0x00000080 */
+#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      /*!< TXE Interrupt Enable                            */
+#define USART_CR1_PEIE_Pos            (8U)
+#define USART_CR1_PEIE_Msk            (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       /*!< PE Interrupt Enable                             */
+#define USART_CR1_PS_Pos              (9U)
+#define USART_CR1_PS_Msk              (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                  USART_CR1_PS_Msk                         /*!< Parity Selection                                */
+#define USART_CR1_PCE_Pos             (10U)
+#define USART_CR1_PCE_Msk             (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        /*!< Parity Control Enable                           */
+#define USART_CR1_WAKE_Pos            (11U)
+#define USART_CR1_WAKE_Msk            (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       /*!< Receiver Wakeup method                          */
+#define USART_CR1_M_Pos               (12U)
+#define USART_CR1_M_Msk               (0x10001UL << USART_CR1_M_Pos)            /*!< 0x10001000 */
+#define USART_CR1_M                   USART_CR1_M_Msk                          /*!< Word length                                     */
+#define USART_CR1_M0                  (0x00001UL << USART_CR1_M_Pos)            /*!< 0x00001000 */
+#define USART_CR1_MME_Pos             (13U)
+#define USART_CR1_MME_Msk             (0x1UL << USART_CR1_MME_Pos)              /*!< 0x00002000 */
+#define USART_CR1_MME                 USART_CR1_MME_Msk                        /*!< Mute Mode Enable                                */
+#define USART_CR1_CMIE_Pos            (14U)
+#define USART_CR1_CMIE_Msk            (0x1UL << USART_CR1_CMIE_Pos)             /*!< 0x00004000 */
+#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       /*!< Character match interrupt enable                */
+#define USART_CR1_OVER8_Pos           (15U)
+#define USART_CR1_OVER8_Msk           (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      /*!< Oversampling by 8-bit or 16-bit mode            */
+#define USART_CR1_DEDT_Pos            (16U)
+#define USART_CR1_DEDT_Msk            (0x1FUL << USART_CR1_DEDT_Pos)            /*!< 0x001F0000 */
+#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
+#define USART_CR1_DEDT_0              (0x01UL << USART_CR1_DEDT_Pos)            /*!< 0x00010000 */
+#define USART_CR1_DEDT_1              (0x02UL << USART_CR1_DEDT_Pos)            /*!< 0x00020000 */
+#define USART_CR1_DEDT_2              (0x04UL << USART_CR1_DEDT_Pos)            /*!< 0x00040000 */
+#define USART_CR1_DEDT_3              (0x08UL << USART_CR1_DEDT_Pos)            /*!< 0x00080000 */
+#define USART_CR1_DEDT_4              (0x10UL << USART_CR1_DEDT_Pos)            /*!< 0x00100000 */
+#define USART_CR1_DEAT_Pos            (21U)
+#define USART_CR1_DEAT_Msk            (0x1FUL << USART_CR1_DEAT_Pos)            /*!< 0x03E00000 */
+#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       /*!< DEAT[4:0] bits (Driver Enable Assertion Time)   */
+#define USART_CR1_DEAT_0              (0x01UL << USART_CR1_DEAT_Pos)            /*!< 0x00200000 */
+#define USART_CR1_DEAT_1              (0x02UL << USART_CR1_DEAT_Pos)            /*!< 0x00400000 */
+#define USART_CR1_DEAT_2              (0x04UL << USART_CR1_DEAT_Pos)            /*!< 0x00800000 */
+#define USART_CR1_DEAT_3              (0x08UL << USART_CR1_DEAT_Pos)            /*!< 0x01000000 */
+#define USART_CR1_DEAT_4              (0x10UL << USART_CR1_DEAT_Pos)            /*!< 0x02000000 */
+#define USART_CR1_RTOIE_Pos           (26U)
+#define USART_CR1_RTOIE_Msk           (0x1UL << USART_CR1_RTOIE_Pos)            /*!< 0x04000000 */
+#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      /*!< Receive Time Out interrupt enable */
+#define USART_CR1_EOBIE_Pos           (27U)
+#define USART_CR1_EOBIE_Msk           (0x1UL << USART_CR1_EOBIE_Pos)            /*!< 0x08000000 */
+#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      /*!< End of Block interrupt enable     */
+#define USART_CR1_M1                  0x10000000U                              /*!< Word length - Bit 1               */
+
+/* Legacy defines */
+#define  USART_CR1_M_0                       USART_CR1_M0          /*!< Word length - Bit 0               */
+#define  USART_CR1_M_1                       USART_CR1_M1          /*!< Word length - Bit 1               */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_ADDM7_Pos           (4U)
+#define USART_CR2_ADDM7_Msk           (0x1UL << USART_CR2_ADDM7_Pos)            /*!< 0x00000010 */
+#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      /*!< 7-bit or 4-bit Address Detection       */
+#define USART_CR2_LBDL_Pos            (5U)
+#define USART_CR2_LBDL_Msk            (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       /*!< LIN Break Detection Length             */
+#define USART_CR2_LBDIE_Pos           (6U)
+#define USART_CR2_LBDIE_Msk           (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      /*!< LIN Break Detection Interrupt Enable   */
+#define USART_CR2_LBCL_Pos            (8U)
+#define USART_CR2_LBCL_Msk            (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       /*!< Last Bit Clock pulse                   */
+#define USART_CR2_CPHA_Pos            (9U)
+#define USART_CR2_CPHA_Msk            (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       /*!< Clock Phase                            */
+#define USART_CR2_CPOL_Pos            (10U)
+#define USART_CR2_CPOL_Msk            (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       /*!< Clock Polarity                         */
+#define USART_CR2_CLKEN_Pos           (11U)
+#define USART_CR2_CLKEN_Msk           (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      /*!< Clock Enable                           */
+#define USART_CR2_STOP_Pos            (12U)
+#define USART_CR2_STOP_Msk            (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP                USART_CR2_STOP_Msk                       /*!< STOP[1:0] bits (STOP bits)             */
+#define USART_CR2_STOP_0              (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x00001000 */
+#define USART_CR2_STOP_1              (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x00002000 */
+#define USART_CR2_LINEN_Pos           (14U)
+#define USART_CR2_LINEN_Msk           (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      /*!< LIN mode enable                        */
+#define USART_CR2_SWAP_Pos            (15U)
+#define USART_CR2_SWAP_Msk            (0x1UL << USART_CR2_SWAP_Pos)             /*!< 0x00008000 */
+#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       /*!< SWAP TX/RX pins                        */
+#define USART_CR2_RXINV_Pos           (16U)
+#define USART_CR2_RXINV_Msk           (0x1UL << USART_CR2_RXINV_Pos)            /*!< 0x00010000 */
+#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      /*!< RX pin active level inversion          */
+#define USART_CR2_TXINV_Pos           (17U)
+#define USART_CR2_TXINV_Msk           (0x1UL << USART_CR2_TXINV_Pos)            /*!< 0x00020000 */
+#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      /*!< TX pin active level inversion          */
+#define USART_CR2_DATAINV_Pos         (18U)
+#define USART_CR2_DATAINV_Msk         (0x1UL << USART_CR2_DATAINV_Pos)          /*!< 0x00040000 */
+#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    /*!< Binary data inversion                  */
+#define USART_CR2_MSBFIRST_Pos        (19U)
+#define USART_CR2_MSBFIRST_Msk        (0x1UL << USART_CR2_MSBFIRST_Pos)         /*!< 0x00080000 */
+#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   /*!< Most Significant Bit First             */
+#define USART_CR2_ABREN_Pos           (20U)
+#define USART_CR2_ABREN_Msk           (0x1UL << USART_CR2_ABREN_Pos)            /*!< 0x00100000 */
+#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      /*!< Auto Baud-Rate Enable                  */
+#define USART_CR2_ABRMODE_Pos         (21U)
+#define USART_CR2_ABRMODE_Msk         (0x3UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00600000 */
+#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
+#define USART_CR2_ABRMODE_0           (0x1UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00200000 */
+#define USART_CR2_ABRMODE_1           (0x2UL << USART_CR2_ABRMODE_Pos)          /*!< 0x00400000 */
+#define USART_CR2_RTOEN_Pos           (23U)
+#define USART_CR2_RTOEN_Msk           (0x1UL << USART_CR2_RTOEN_Pos)            /*!< 0x00800000 */
+#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      /*!< Receiver Time-Out enable  */
+#define USART_CR2_ADD_Pos             (24U)
+#define USART_CR2_ADD_Msk             (0xFFUL << USART_CR2_ADD_Pos)             /*!< 0xFF000000 */
+#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        /*!< Address of the USART node */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos             (0U)
+#define USART_CR3_EIE_Msk             (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        /*!< Error Interrupt Enable                         */
+#define USART_CR3_IREN_Pos            (1U)
+#define USART_CR3_IREN_Msk            (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN                USART_CR3_IREN_Msk                       /*!< IrDA mode Enable                               */
+#define USART_CR3_IRLP_Pos            (2U)
+#define USART_CR3_IRLP_Msk            (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       /*!< IrDA Low-Power                                 */
+#define USART_CR3_HDSEL_Pos           (3U)
+#define USART_CR3_HDSEL_Msk           (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      /*!< Half-Duplex Selection                          */
+#define USART_CR3_NACK_Pos            (4U)
+#define USART_CR3_NACK_Msk            (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK                USART_CR3_NACK_Msk                       /*!< SmartCard NACK enable                          */
+#define USART_CR3_SCEN_Pos            (5U)
+#define USART_CR3_SCEN_Msk            (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       /*!< SmartCard mode enable                          */
+#define USART_CR3_DMAR_Pos            (6U)
+#define USART_CR3_DMAR_Msk            (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       /*!< DMA Enable Receiver                            */
+#define USART_CR3_DMAT_Pos            (7U)
+#define USART_CR3_DMAT_Msk            (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       /*!< DMA Enable Transmitter                         */
+#define USART_CR3_RTSE_Pos            (8U)
+#define USART_CR3_RTSE_Msk            (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       /*!< RTS Enable                                     */
+#define USART_CR3_CTSE_Pos            (9U)
+#define USART_CR3_CTSE_Msk            (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       /*!< CTS Enable                                     */
+#define USART_CR3_CTSIE_Pos           (10U)
+#define USART_CR3_CTSIE_Msk           (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      /*!< CTS Interrupt Enable                           */
+#define USART_CR3_ONEBIT_Pos          (11U)
+#define USART_CR3_ONEBIT_Msk          (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     /*!< One sample bit method enable                   */
+#define USART_CR3_OVRDIS_Pos          (12U)
+#define USART_CR3_OVRDIS_Msk          (0x1UL << USART_CR3_OVRDIS_Pos)           /*!< 0x00001000 */
+#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     /*!< Overrun Disable                                */
+#define USART_CR3_DDRE_Pos            (13U)
+#define USART_CR3_DDRE_Msk            (0x1UL << USART_CR3_DDRE_Pos)             /*!< 0x00002000 */
+#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       /*!< DMA Disable on Reception Error                 */
+#define USART_CR3_DEM_Pos             (14U)
+#define USART_CR3_DEM_Msk             (0x1UL << USART_CR3_DEM_Pos)              /*!< 0x00004000 */
+#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        /*!< Driver Enable Mode                             */
+#define USART_CR3_DEP_Pos             (15U)
+#define USART_CR3_DEP_Msk             (0x1UL << USART_CR3_DEP_Pos)              /*!< 0x00008000 */
+#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        /*!< Driver Enable Polarity Selection               */
+#define USART_CR3_SCARCNT_Pos         (17U)
+#define USART_CR3_SCARCNT_Msk         (0x7UL << USART_CR3_SCARCNT_Pos)          /*!< 0x000E0000 */
+#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
+#define USART_CR3_SCARCNT_0           (0x1UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00020000 */
+#define USART_CR3_SCARCNT_1           (0x2UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00040000 */
+#define USART_CR3_SCARCNT_2           (0x4UL << USART_CR3_SCARCNT_Pos)          /*!< 0x00080000 */
+#define USART_CR3_TCBGTIE_Pos         (24U)
+#define USART_CR3_TCBGTIE_Msk         (0x1UL << USART_CR3_TCBGTIE_Pos)          /*!< 0x01000000 */
+#define USART_CR3_TCBGTIE             USART_CR3_TCBGTIE_Msk                    /*!< Transmission complete before guard time interrupt enable */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_DIV_FRACTION_Pos    (0U)
+#define USART_BRR_DIV_FRACTION_Msk    (0xFUL << USART_BRR_DIV_FRACTION_Pos)     /*!< 0x0000000F */
+#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               /*!< Fraction of USARTDIV */
+#define USART_BRR_DIV_MANTISSA_Pos    (4U)
+#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)   /*!< 0x0000FFF0 */
+#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               /*!< Mantissa of USARTDIV */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos            (0U)
+#define USART_GTPR_PSC_Msk            (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       /*!< PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_GT_Pos             (8U)
+#define USART_GTPR_GT_Msk             (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        /*!< GT[7:0] bits (Guard time value) */
+
+
+/*******************  Bit definition for USART_RTOR register  *****************/
+#define USART_RTOR_RTO_Pos            (0U)
+#define USART_RTOR_RTO_Msk            (0xFFFFFFUL << USART_RTOR_RTO_Pos)        /*!< 0x00FFFFFF */
+#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       /*!< Receiver Time Out Value */
+#define USART_RTOR_BLEN_Pos           (24U)
+#define USART_RTOR_BLEN_Msk           (0xFFUL << USART_RTOR_BLEN_Pos)           /*!< 0xFF000000 */
+#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      /*!< Block Length */
+
+/*******************  Bit definition for USART_RQR register  ******************/
+#define USART_RQR_ABRRQ_Pos           (0U)
+#define USART_RQR_ABRRQ_Msk           (0x1UL << USART_RQR_ABRRQ_Pos)            /*!< 0x00000001 */
+#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      /*!< Auto-Baud Rate Request      */
+#define USART_RQR_SBKRQ_Pos           (1U)
+#define USART_RQR_SBKRQ_Msk           (0x1UL << USART_RQR_SBKRQ_Pos)            /*!< 0x00000002 */
+#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      /*!< Send Break Request          */
+#define USART_RQR_MMRQ_Pos            (2U)
+#define USART_RQR_MMRQ_Msk            (0x1UL << USART_RQR_MMRQ_Pos)             /*!< 0x00000004 */
+#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       /*!< Mute Mode Request           */
+#define USART_RQR_RXFRQ_Pos           (3U)
+#define USART_RQR_RXFRQ_Msk           (0x1UL << USART_RQR_RXFRQ_Pos)            /*!< 0x00000008 */
+#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      /*!< Receive Data flush Request  */
+#define USART_RQR_TXFRQ_Pos           (4U)
+#define USART_RQR_TXFRQ_Msk           (0x1UL << USART_RQR_TXFRQ_Pos)            /*!< 0x00000010 */
+#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      /*!< Transmit data flush Request */
+
+/*******************  Bit definition for USART_ISR register  ******************/
+#define USART_ISR_PE_Pos              (0U)
+#define USART_ISR_PE_Msk              (0x1UL << USART_ISR_PE_Pos)               /*!< 0x00000001 */
+#define USART_ISR_PE                  USART_ISR_PE_Msk                         /*!< Parity Error                        */
+#define USART_ISR_FE_Pos              (1U)
+#define USART_ISR_FE_Msk              (0x1UL << USART_ISR_FE_Pos)               /*!< 0x00000002 */
+#define USART_ISR_FE                  USART_ISR_FE_Msk                         /*!< Framing Error                       */
+#define USART_ISR_NE_Pos              (2U)
+#define USART_ISR_NE_Msk              (0x1UL << USART_ISR_NE_Pos)               /*!< 0x00000004 */
+#define USART_ISR_NE                  USART_ISR_NE_Msk                         /*!< Noise detected Flag                 */
+#define USART_ISR_ORE_Pos             (3U)
+#define USART_ISR_ORE_Msk             (0x1UL << USART_ISR_ORE_Pos)              /*!< 0x00000008 */
+#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        /*!< OverRun Error                       */
+#define USART_ISR_IDLE_Pos            (4U)
+#define USART_ISR_IDLE_Msk            (0x1UL << USART_ISR_IDLE_Pos)             /*!< 0x00000010 */
+#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       /*!< IDLE line detected                  */
+#define USART_ISR_RXNE_Pos            (5U)
+#define USART_ISR_RXNE_Msk            (0x1UL << USART_ISR_RXNE_Pos)             /*!< 0x00000020 */
+#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       /*!< Read Data Register Not Empty        */
+#define USART_ISR_TC_Pos              (6U)
+#define USART_ISR_TC_Msk              (0x1UL << USART_ISR_TC_Pos)               /*!< 0x00000040 */
+#define USART_ISR_TC                  USART_ISR_TC_Msk                         /*!< Transmission Complete               */
+#define USART_ISR_TXE_Pos             (7U)
+#define USART_ISR_TXE_Msk             (0x1UL << USART_ISR_TXE_Pos)              /*!< 0x00000080 */
+#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        /*!< Transmit Data Register Empty        */
+#define USART_ISR_LBDF_Pos            (8U)
+#define USART_ISR_LBDF_Msk            (0x1UL << USART_ISR_LBDF_Pos)             /*!< 0x00000100 */
+#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       /*!< LIN Break Detection Flag            */
+#define USART_ISR_CTSIF_Pos           (9U)
+#define USART_ISR_CTSIF_Msk           (0x1UL << USART_ISR_CTSIF_Pos)            /*!< 0x00000200 */
+#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      /*!< CTS interrupt flag                  */
+#define USART_ISR_CTS_Pos             (10U)
+#define USART_ISR_CTS_Msk             (0x1UL << USART_ISR_CTS_Pos)              /*!< 0x00000400 */
+#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        /*!< CTS flag                            */
+#define USART_ISR_RTOF_Pos            (11U)
+#define USART_ISR_RTOF_Msk            (0x1UL << USART_ISR_RTOF_Pos)             /*!< 0x00000800 */
+#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       /*!< Receiver Time Out                   */
+#define USART_ISR_EOBF_Pos            (12U)
+#define USART_ISR_EOBF_Msk            (0x1UL << USART_ISR_EOBF_Pos)             /*!< 0x00001000 */
+#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       /*!< End Of Block Flag                   */
+#define USART_ISR_ABRE_Pos            (14U)
+#define USART_ISR_ABRE_Msk            (0x1UL << USART_ISR_ABRE_Pos)             /*!< 0x00004000 */
+#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       /*!< Auto-Baud Rate Error                */
+#define USART_ISR_ABRF_Pos            (15U)
+#define USART_ISR_ABRF_Msk            (0x1UL << USART_ISR_ABRF_Pos)             /*!< 0x00008000 */
+#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       /*!< Auto-Baud Rate Flag                 */
+#define USART_ISR_BUSY_Pos            (16U)
+#define USART_ISR_BUSY_Msk            (0x1UL << USART_ISR_BUSY_Pos)             /*!< 0x00010000 */
+#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       /*!< Busy Flag                           */
+#define USART_ISR_CMF_Pos             (17U)
+#define USART_ISR_CMF_Msk             (0x1UL << USART_ISR_CMF_Pos)              /*!< 0x00020000 */
+#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        /*!< Character Match Flag                */
+#define USART_ISR_SBKF_Pos            (18U)
+#define USART_ISR_SBKF_Msk            (0x1UL << USART_ISR_SBKF_Pos)             /*!< 0x00040000 */
+#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       /*!< Send Break Flag                     */
+#define USART_ISR_RWU_Pos             (19U)
+#define USART_ISR_RWU_Msk             (0x1UL << USART_ISR_RWU_Pos)              /*!< 0x00080000 */
+#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        /*!< Receive Wake Up from mute mode Flag */
+#define USART_ISR_TEACK_Pos           (21U)
+#define USART_ISR_TEACK_Msk           (0x1UL << USART_ISR_TEACK_Pos)            /*!< 0x00200000 */
+#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      /*!< Transmit Enable Acknowledge Flag    */
+#define USART_ISR_TCBGT_Pos           (25U)
+#define USART_ISR_TCBGT_Msk           (0x1UL << USART_ISR_TCBGT_Pos)          /*!< 0x02000000 */
+#define USART_ISR_TCBGT               USART_ISR_TCBGT_Msk                    /*!< Transmission complete before guard time flag */
+
+/*******************  Bit definition for USART_ICR register  ******************/
+#define USART_ICR_PECF_Pos            (0U)
+#define USART_ICR_PECF_Msk            (0x1UL << USART_ICR_PECF_Pos)             /*!< 0x00000001 */
+#define USART_ICR_PECF                USART_ICR_PECF_Msk                       /*!< Parity Error Clear Flag             */
+#define USART_ICR_FECF_Pos            (1U)
+#define USART_ICR_FECF_Msk            (0x1UL << USART_ICR_FECF_Pos)             /*!< 0x00000002 */
+#define USART_ICR_FECF                USART_ICR_FECF_Msk                       /*!< Framing Error Clear Flag            */
+#define USART_ICR_NCF_Pos             (2U)
+#define USART_ICR_NCF_Msk             (0x1UL << USART_ICR_NCF_Pos)              /*!< 0x00000004 */
+#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        /*!< Noise detected Clear Flag           */
+#define USART_ICR_ORECF_Pos           (3U)
+#define USART_ICR_ORECF_Msk           (0x1UL << USART_ICR_ORECF_Pos)            /*!< 0x00000008 */
+#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      /*!< OverRun Error Clear Flag            */
+#define USART_ICR_IDLECF_Pos          (4U)
+#define USART_ICR_IDLECF_Msk          (0x1UL << USART_ICR_IDLECF_Pos)           /*!< 0x00000010 */
+#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     /*!< IDLE line detected Clear Flag       */
+#define USART_ICR_TCCF_Pos            (6U)
+#define USART_ICR_TCCF_Msk            (0x1UL << USART_ICR_TCCF_Pos)             /*!< 0x00000040 */
+#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       /*!< Transmission Complete Clear Flag    */
+#define USART_ICR_TCBGTCF_Pos         (7U)
+#define USART_ICR_TCBGTCF_Msk         (0x1UL << USART_ICR_TCBGTCF_Pos)          /*!< 0x00000080 */
+#define USART_ICR_TCBGTCF             USART_ICR_TCBGTCF_Msk                    /*!< Transmission complete before guard time clear flag */
+#define USART_ICR_LBDCF_Pos           (8U)
+#define USART_ICR_LBDCF_Msk           (0x1UL << USART_ICR_LBDCF_Pos)            /*!< 0x00000100 */
+#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      /*!< LIN Break Detection Clear Flag      */
+#define USART_ICR_CTSCF_Pos           (9U)
+#define USART_ICR_CTSCF_Msk           (0x1UL << USART_ICR_CTSCF_Pos)            /*!< 0x00000200 */
+#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      /*!< CTS Interrupt Clear Flag            */
+#define USART_ICR_RTOCF_Pos           (11U)
+#define USART_ICR_RTOCF_Msk           (0x1UL << USART_ICR_RTOCF_Pos)            /*!< 0x00000800 */
+#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      /*!< Receiver Time Out Clear Flag        */
+#define USART_ICR_EOBCF_Pos           (12U)
+#define USART_ICR_EOBCF_Msk           (0x1UL << USART_ICR_EOBCF_Pos)            /*!< 0x00001000 */
+#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      /*!< End Of Block Clear Flag             */
+#define USART_ICR_CMCF_Pos            (17U)
+#define USART_ICR_CMCF_Msk            (0x1UL << USART_ICR_CMCF_Pos)             /*!< 0x00020000 */
+#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       /*!< Character Match Clear Flag          */
+
+/*******************  Bit definition for USART_RDR register  ******************/
+#define USART_RDR_RDR_Pos             (0U)
+#define USART_RDR_RDR_Msk             (0x1FFUL << USART_RDR_RDR_Pos)            /*!< 0x000001FF */
+#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        /*!< RDR[8:0] bits (Receive Data value) */
+
+/*******************  Bit definition for USART_TDR register  ******************/
+#define USART_TDR_TDR_Pos             (0U)
+#define USART_TDR_TDR_Msk             (0x1FFUL << USART_TDR_TDR_Pos)            /*!< 0x000001FF */
+#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        /*!< TDR[8:0] bits (Transmit Data value) */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                       /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                       /*!< 0x01 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                       /*!< 0x02 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                       /*!< 0x04 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                       /*!< 0x08 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                       /*!< 0x10 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                       /*!< 0x20 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                       /*!< 0x40 */
+
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                     /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                      /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                      /*!< 0x0001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                      /*!< 0x0002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                      /*!< 0x0004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                      /*!< 0x0008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                      /*!< 0x0010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                      /*!< 0x0020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                      /*!< 0x0040 */
+
+
+#define WWDG_CFR_WDGTB_Pos      (7U)
+#define WWDG_CFR_WDGTB_Msk      (0x3UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000180 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[1:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0080 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0100 */
+
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                     /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                     /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                DBG                                         */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBGMCU_IDCODE register  *************/
+#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)
+#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
+#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk
+#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)
+#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBGMCU_CR register  *****************/
+#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)
+#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
+#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk
+#define DBGMCU_CR_DBG_STOP_Pos                       (1U)
+#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
+#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk
+#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)
+#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
+#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk
+#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)
+#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
+#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk
+
+#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)
+#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
+#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk
+#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
+#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
+
+/********************  Bit definition for DBGMCU_APB1_FZ register  ************/
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)
+#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
+#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)
+#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
+#define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos            (6U)
+#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
+#define DBGMCU_APB1_FZ_DBG_TIM12_STOP                DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos            (7U)
+#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
+#define DBGMCU_APB1_FZ_DBG_TIM13_STOP                DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)
+#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
+#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos           (9U)
+#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk           (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos) /*!< 0x00000200 */
+#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP               DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
+#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos             (25U)
+#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
+#define DBGMCU_APB1_FZ_DBG_CAN1_STOP                 DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
+
+/********************  Bit definition for DBGMCU_APB2_FZ register  ************/
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos             (1U)
+#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk             (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
+#define DBGMCU_APB2_FZ_DBG_TIM8_STOP                 DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                       USB_OTG                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for USB_OTG_GOTGCTL register  ********************/
+#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)
+#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
+#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    /*!< Session request success */
+#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)
+#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
+#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       /*!< Session request */
+#define USB_OTG_GOTGCTL_VBVALOEN_Pos             (2U)
+#define USB_OTG_GOTGCTL_VBVALOEN_Msk             (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */
+#define USB_OTG_GOTGCTL_VBVALOEN                 USB_OTG_GOTGCTL_VBVALOEN_Msk  /*!< VBUS valid override enable */
+#define USB_OTG_GOTGCTL_VBVALOVAL_Pos            (3U)
+#define USB_OTG_GOTGCTL_VBVALOVAL_Msk            (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */
+#define USB_OTG_GOTGCTL_VBVALOVAL                USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */
+#define USB_OTG_GOTGCTL_AVALOEN_Pos              (4U)
+#define USB_OTG_GOTGCTL_AVALOEN_Msk              (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */
+#define USB_OTG_GOTGCTL_AVALOEN                  USB_OTG_GOTGCTL_AVALOEN_Msk   /*!< A-peripheral session valid override enable */
+#define USB_OTG_GOTGCTL_AVALOVAL_Pos             (5U)
+#define USB_OTG_GOTGCTL_AVALOVAL_Msk             (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */
+#define USB_OTG_GOTGCTL_AVALOVAL                 USB_OTG_GOTGCTL_AVALOVAL_Msk  /*!< A-peripheral session valid override value */
+#define USB_OTG_GOTGCTL_BVALOEN_Pos              (6U)
+#define USB_OTG_GOTGCTL_BVALOEN_Msk              (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */
+#define USB_OTG_GOTGCTL_BVALOEN                  USB_OTG_GOTGCTL_BVALOEN_Msk   /*!< B-peripheral session valid override enable */
+#define USB_OTG_GOTGCTL_BVALOVAL_Pos             (7U)
+#define USB_OTG_GOTGCTL_BVALOVAL_Msk             (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */
+#define USB_OTG_GOTGCTL_BVALOVAL                 USB_OTG_GOTGCTL_BVALOVAL_Msk  /*!< B-peripheral session valid override value  */
+#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)
+#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
+#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    /*!< Host set HNP enable */
+#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)
+#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
+#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     /*!< HNP request */
+#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)
+#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
+#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   /*!< Host set HNP enable */
+#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)
+#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
+#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    /*!< Device HNP enabled */
+#define USB_OTG_GOTGCTL_EHEN_Pos                 (12U)
+#define USB_OTG_GOTGCTL_EHEN_Msk                 (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */
+#define USB_OTG_GOTGCTL_EHEN                     USB_OTG_GOTGCTL_EHEN_Msk      /*!< Embedded host enable */
+#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)
+#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
+#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    /*!< Connector ID status */
+#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)
+#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
+#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      /*!< Long/short debounce time */
+#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)
+#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
+#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     /*!< A-session valid  */
+#define USB_OTG_GOTGCTL_BSESVLD_Pos              (19U)
+#define USB_OTG_GOTGCTL_BSESVLD_Msk              (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */
+#define USB_OTG_GOTGCTL_BSESVLD                  USB_OTG_GOTGCTL_BSESVLD_Msk   /*!< B-session valid */
+#define USB_OTG_GOTGCTL_OTGVER_Pos               (20U)
+#define USB_OTG_GOTGCTL_OTGVER_Msk               (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */
+#define USB_OTG_GOTGCTL_OTGVER                   USB_OTG_GOTGCTL_OTGVER_Msk    /*!< OTG version  */
+
+/********************  Bit definition for USB_OTG_HCFG register  ********************/
+#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)
+#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
+#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      /*!< FS/LS PHY clock select  */
+#define USB_OTG_HCFG_FSLSPCS_0                   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCFG_FSLSPCS_1                   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCFG_FSLSS_Pos                   (2U)
+#define USB_OTG_HCFG_FSLSS_Msk                   (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        /*!< FS- and LS-only support */
+
+/********************  Bit definition for USB_OTG_DCFG register  ********************/
+#define USB_OTG_DCFG_DSPD_Pos                    (0U)
+#define USB_OTG_DCFG_DSPD_Msk                    (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
+#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         /*!< Device speed */
+#define USB_OTG_DCFG_DSPD_0                      (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
+#define USB_OTG_DCFG_DSPD_1                      (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)
+#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
+#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     /*!< Nonzero-length status OUT handshake */
+
+#define USB_OTG_DCFG_DAD_Pos                     (4U)
+#define USB_OTG_DCFG_DAD_Msk                     (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
+#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          /*!< Device address */
+#define USB_OTG_DCFG_DAD_0                       (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
+#define USB_OTG_DCFG_DAD_1                       (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
+#define USB_OTG_DCFG_DAD_2                       (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
+#define USB_OTG_DCFG_DAD_3                       (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
+#define USB_OTG_DCFG_DAD_4                       (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
+#define USB_OTG_DCFG_DAD_5                       (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
+#define USB_OTG_DCFG_DAD_6                       (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
+
+#define USB_OTG_DCFG_PFIVL_Pos                   (11U)
+#define USB_OTG_DCFG_PFIVL_Msk                   (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
+#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        /*!< Periodic (micro)frame interval */
+#define USB_OTG_DCFG_PFIVL_0                     (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
+#define USB_OTG_DCFG_PFIVL_1                     (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
+
+#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)
+#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
+#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    /*!< Periodic scheduling interval */
+#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
+#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
+
+/********************  Bit definition for USB_OTG_PCGCR register  ********************/
+#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)
+#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
+#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     /*!< Stop PHY clock */
+#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)
+#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
+#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    /*!< Gate HCLK */
+#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)
+#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
+#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     /*!< PHY suspended */
+
+/********************  Bit definition for USB_OTG_GOTGINT register  ********************/
+#define USB_OTG_GOTGINT_SEDET_Pos                (2U)
+#define USB_OTG_GOTGINT_SEDET_Msk                (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
+#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     /*!< Session end detected                   */
+#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)
+#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
+#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   /*!< Session request success status change  */
+#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)
+#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
+#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   /*!< Host negotiation success status change */
+#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)
+#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
+#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    /*!< Host negotiation detected              */
+#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)
+#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
+#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   /*!< A-device timeout change                */
+#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)
+#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
+#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    /*!< Debounce done                          */
+#define USB_OTG_GOTGINT_IDCHNG_Pos               (20U)
+#define USB_OTG_GOTGINT_IDCHNG_Msk               (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */
+#define USB_OTG_GOTGINT_IDCHNG                   USB_OTG_GOTGINT_IDCHNG_Msk    /*!< Change in ID pin input value           */
+
+/********************  Bit definition for USB_OTG_DCTL register  ********************/
+#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)
+#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
+#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       /*!< Remote wakeup signaling */
+#define USB_OTG_DCTL_SDIS_Pos                    (1U)
+#define USB_OTG_DCTL_SDIS_Msk                    (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
+#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         /*!< Soft disconnect         */
+#define USB_OTG_DCTL_GINSTS_Pos                  (2U)
+#define USB_OTG_DCTL_GINSTS_Msk                  (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
+#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       /*!< Global IN NAK status    */
+#define USB_OTG_DCTL_GONSTS_Pos                  (3U)
+#define USB_OTG_DCTL_GONSTS_Msk                  (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
+#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       /*!< Global OUT NAK status   */
+
+#define USB_OTG_DCTL_TCTL_Pos                    (4U)
+#define USB_OTG_DCTL_TCTL_Msk                    (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
+#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         /*!< Test control */
+#define USB_OTG_DCTL_TCTL_0                      (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
+#define USB_OTG_DCTL_TCTL_1                      (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
+#define USB_OTG_DCTL_TCTL_2                      (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
+#define USB_OTG_DCTL_SGINAK_Pos                  (7U)
+#define USB_OTG_DCTL_SGINAK_Msk                  (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
+#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       /*!< Set global IN NAK         */
+#define USB_OTG_DCTL_CGINAK_Pos                  (8U)
+#define USB_OTG_DCTL_CGINAK_Msk                  (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
+#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       /*!< Clear global IN NAK       */
+#define USB_OTG_DCTL_SGONAK_Pos                  (9U)
+#define USB_OTG_DCTL_SGONAK_Msk                  (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
+#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       /*!< Set global OUT NAK        */
+#define USB_OTG_DCTL_CGONAK_Pos                  (10U)
+#define USB_OTG_DCTL_CGONAK_Msk                  (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
+#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       /*!< Clear global OUT NAK      */
+#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)
+#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
+#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     /*!< Power-on programming done */
+
+/********************  Bit definition for USB_OTG_HFIR register  ********************/
+#define USB_OTG_HFIR_FRIVL_Pos                   (0U)
+#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        /*!< Frame interval */
+
+/********************  Bit definition for USB_OTG_HFNUM register  ********************/
+#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)
+#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       /*!< Frame number         */
+#define USB_OTG_HFNUM_FTREM_Pos                  (16U)
+#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       /*!< Frame time remaining */
+
+/********************  Bit definition for USB_OTG_DSTS register  ********************/
+#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)
+#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
+#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      /*!< Suspend status   */
+
+#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)
+#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
+#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      /*!< Enumerated speed */
+#define USB_OTG_DSTS_ENUMSPD_0                   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DSTS_ENUMSPD_1                   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
+#define USB_OTG_DSTS_EERR_Pos                    (3U)
+#define USB_OTG_DSTS_EERR_Msk                    (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
+#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         /*!< Erratic error     */
+#define USB_OTG_DSTS_FNSOF_Pos                   (8U)
+#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
+#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        /*!< Frame number of the received SOF */
+
+/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/
+#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)
+#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
+#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      /*!< Global interrupt mask */
+#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)
+#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
+#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   /*!< Burst length/type */
+#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
+#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
+#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
+#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
+#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
+#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)
+#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
+#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     /*!< DMA enable */
+#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)
+#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
+#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   /*!< TxFIFO empty level */
+#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)
+#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
+#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  /*!< Periodic TxFIFO empty level */
+
+/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/
+#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)
+#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
+#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     /*!< FS timeout calibration */
+#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
+#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
+#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
+#define USB_OTG_GUSBCFG_PHYIF_Pos                (3U)
+#define USB_OTG_GUSBCFG_PHYIF_Msk                (0x1UL << USB_OTG_GUSBCFG_PHYIF_Pos) /*!< 0x00000008 */
+#define USB_OTG_GUSBCFG_PHYIF                    USB_OTG_GUSBCFG_PHYIF_Msk     /*!< PHY Interface (PHYIf) */
+#define USB_OTG_GUSBCFG_ULPI_UTMI_SEL_Pos        (4U)
+#define USB_OTG_GUSBCFG_ULPI_UTMI_SEL_Msk        (0x1UL << USB_OTG_GUSBCFG_ULPI_UTMI_SEL_Pos) /*!< 0x00000010 */
+#define USB_OTG_GUSBCFG_ULPI_UTMI_SEL            USB_OTG_GUSBCFG_ULPI_UTMI_SEL_Msk /*!< ULPI or UTMI+ Select (ULPI_UTMI_Sel) */
+#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)
+#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
+#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
+#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)
+#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
+#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    /*!< SRP-capable */
+#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)
+#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
+#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    /*!< HNP-capable */
+#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)
+#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
+#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      /*!< USB turnaround time */
+#define USB_OTG_GUSBCFG_TRDT_0                   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
+#define USB_OTG_GUSBCFG_TRDT_1                   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
+#define USB_OTG_GUSBCFG_TRDT_2                   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
+#define USB_OTG_GUSBCFG_TRDT_3                   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
+#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)
+#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
+#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   /*!< PHY Low-power clock select */
+#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)
+#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
+#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  /*!< ULPI FS/LS select               */
+#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)
+#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
+#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    /*!< ULPI Auto-resume                */
+#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)
+#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
+#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   /*!< ULPI Clock SuspendM             */
+#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)
+#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
+#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive        */
+#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)
+#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
+#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator    */
+#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)
+#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
+#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     /*!< TermSel DLine pulsing selection */
+#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)
+#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
+#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      /*!< Indicator complement            */
+#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)
+#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
+#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      /*!< Indicator pass through          */
+#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)
+#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
+#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   /*!< ULPI interface protect disable  */
+#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)
+#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
+#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     /*!< Forced host mode                */
+#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)
+#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
+#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     /*!< Forced peripheral mode          */
+#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)
+#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
+#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    /*!< Corrupt Tx packet               */
+
+/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/
+#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)
+#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
+#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     /*!< Core soft reset          */
+#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)
+#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
+#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     /*!< HCLK soft reset          */
+#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)
+#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
+#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     /*!< Host frame counter reset */
+#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)
+#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
+#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   /*!< RxFIFO flush             */
+#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)
+#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
+#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   /*!< TxFIFO flush             */
+#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)
+#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
+#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    /*!< TxFIFO number */
+#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
+#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
+#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
+#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
+#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
+#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)
+#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
+#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    /*!< DMA request signal */
+#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)
+#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
+#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    /*!< AHB master idle */
+
+/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/
+#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)
+#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask                 */
+#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)
+#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask                  */
+#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)
+#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       /*!< Timeout condition mask (nonisochronous endpoints) */
+#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)
+#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
+#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)
+#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   /*!< IN token received with EP mismatch mask           */
+#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)
+#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   /*!< IN endpoint NAK effective mask                    */
+#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)
+#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    /*!< FIFO underrun mask                                */
+#define USB_OTG_DIEPMSK_BIM_Pos                  (9U)
+#define USB_OTG_DIEPMSK_BIM_Msk                  (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DIEPMSK_BIM                      USB_OTG_DIEPMSK_BIM_Msk       /*!< BNA interrupt mask                                */
+
+/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/
+#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)
+#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  /*!< Periodic transmit data FIFO space available     */
+#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)
+#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
+#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   /*!< Periodic transmit request queue space available */
+#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
+
+#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)
+#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   /*!< Top of the periodic transmit request queue */
+#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
+
+/********************  Bit definition for USB_OTG_HAINT register  ********************/
+#define USB_OTG_HAINT_HAINT_Pos                  (0U)
+#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       /*!< Channel interrupts */
+
+/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/
+#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)
+#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask */
+#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)
+#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask               */
+#define USB_OTG_DOEPMSK_AHBERRM_Pos              (2U)
+#define USB_OTG_DOEPMSK_AHBERRM_Msk              (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */
+#define USB_OTG_DOEPMSK_AHBERRM                  USB_OTG_DOEPMSK_AHBERRM_Msk      /*!< OUT transaction AHB Error interrupt mask    */
+#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)
+#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     /*!< SETUP phase done mask                          */
+#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)
+#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    /*!< OUT token received when endpoint disabled mask */
+#define USB_OTG_DOEPMSK_OTEPSPRM_Pos             (5U)
+#define USB_OTG_DOEPMSK_OTEPSPRM_Msk             (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPMSK_OTEPSPRM                 USB_OTG_DOEPMSK_OTEPSPRM_Msk  /*!< Status Phase Received mask                     */
+#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)
+#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received mask       */
+#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)
+#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      /*!< OUT packet error mask                          */
+#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)
+#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      /*!< BNA interrupt mask                             */
+#define USB_OTG_DOEPMSK_BERRM_Pos                (12U)
+#define USB_OTG_DOEPMSK_BERRM_Msk                (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */
+#define USB_OTG_DOEPMSK_BERRM                    USB_OTG_DOEPMSK_BERRM_Msk      /*!< Babble error interrupt mask                   */
+#define USB_OTG_DOEPMSK_NAKM_Pos                 (13U)
+#define USB_OTG_DOEPMSK_NAKM_Msk                 (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPMSK_NAKM                     USB_OTG_DOEPMSK_NAKM_Msk      /*!< OUT Packet NAK interrupt mask                  */
+#define USB_OTG_DOEPMSK_NYETM_Pos                (14U)
+#define USB_OTG_DOEPMSK_NYETM_Msk                (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPMSK_NYETM                    USB_OTG_DOEPMSK_NYETM_Msk      /*!< NYET interrupt mask                           */
+
+/********************  Bit definition for USB_OTG_GINTSTS register  ********************/
+#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)
+#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
+#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      /*!< Current mode of operation                      */
+#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)
+#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
+#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      /*!< Mode mismatch interrupt                        */
+#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)
+#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
+#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    /*!< OTG interrupt                                  */
+#define USB_OTG_GINTSTS_SOF_Pos                  (3U)
+#define USB_OTG_GINTSTS_SOF_Msk                  (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
+#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       /*!< Start of frame                                 */
+#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)
+#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
+#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    /*!< RxFIFO nonempty                                */
+#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)
+#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
+#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    /*!< Nonperiodic TxFIFO empty                       */
+#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)
+#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
+#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  /*!< Global IN nonperiodic NAK effective            */
+#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)
+#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
+#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective                       */
+#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)
+#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
+#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     /*!< Early suspend                                  */
+#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)
+#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
+#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   /*!< USB suspend                                    */
+#define USB_OTG_GINTSTS_USBRST_Pos               (12U)
+#define USB_OTG_GINTSTS_USBRST_Msk               (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
+#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    /*!< USB reset                                      */
+#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)
+#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
+#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   /*!< Enumeration done                               */
+#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)
+#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
+#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   /*!< Isochronous OUT packet dropped interrupt       */
+#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)
+#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
+#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      /*!< End of periodic frame interrupt                */
+#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)
+#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
+#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    /*!< IN endpoint interrupt                          */
+#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)
+#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
+#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    /*!< OUT endpoint interrupt                         */
+#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)
+#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
+#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  /*!< Incomplete isochronous IN transfer             */
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer                   */
+#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)
+#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
+#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended                           */
+#define USB_OTG_GINTSTS_RSTDET_Pos               (23U)
+#define USB_OTG_GINTSTS_RSTDET_Msk               (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */
+#define USB_OTG_GINTSTS_RSTDET                   USB_OTG_GINTSTS_RSTDET_Msk    /*!< Reset detected interrupt                       */
+#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)
+#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
+#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   /*!< Host port interrupt                            */
+#define USB_OTG_GINTSTS_HCINT_Pos                (25U)
+#define USB_OTG_GINTSTS_HCINT_Msk                (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
+#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     /*!< Host channels interrupt                        */
+#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)
+#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
+#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     /*!< Periodic TxFIFO empty                          */
+#define USB_OTG_GINTSTS_LPMINT_Pos               (27U)
+#define USB_OTG_GINTSTS_LPMINT_Msk               (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */
+#define USB_OTG_GINTSTS_LPMINT                   USB_OTG_GINTSTS_LPMINT_Msk    /*!< LPM interrupt                                  */
+#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)
+#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
+#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   /*!< Connector ID status change                     */
+#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)
+#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
+#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   /*!< Disconnect detected interrupt                  */
+#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)
+#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
+#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    /*!< Session request/new session detected interrupt */
+#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)
+#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
+#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    /*!< Resume/remote wakeup detected interrupt        */
+
+/********************  Bit definition for USB_OTG_GINTMSK register  ********************/
+#define USB_OTG_GINTMSK_MMISM_Pos                (1U)
+#define USB_OTG_GINTMSK_MMISM_Msk                (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
+#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     /*!< Mode mismatch interrupt mask                        */
+#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)
+#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
+#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    /*!< OTG interrupt mask                                  */
+#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)
+#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
+#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      /*!< Start of frame mask                                 */
+#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)
+#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
+#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   /*!< Receive FIFO nonempty mask                          */
+#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)
+#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
+#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   /*!< Nonperiodic TxFIFO empty mask                       */
+#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)
+#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
+#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask            */
+#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)
+#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
+#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask                       */
+#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)
+#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
+#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    /*!< Early suspend mask                                  */
+#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)
+#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
+#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  /*!< USB suspend mask                                    */
+#define USB_OTG_GINTMSK_USBRST_Pos               (12U)
+#define USB_OTG_GINTMSK_USBRST_Msk               (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
+#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    /*!< USB reset mask                                      */
+#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)
+#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
+#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  /*!< Enumeration done mask                               */
+#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)
+#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
+#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  /*!< Isochronous OUT packet dropped interrupt mask       */
+#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)
+#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
+#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     /*!< End of periodic frame interrupt mask                */
+#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)
+#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
+#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    /*!< Endpoint mismatch interrupt mask                    */
+#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)
+#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
+#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    /*!< IN endpoints interrupt mask                         */
+#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)
+#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
+#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    /*!< OUT endpoints interrupt mask                        */
+#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)
+#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
+#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask             */
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask                   */
+#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)
+#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
+#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    /*!< Data fetch suspended mask                           */
+#define USB_OTG_GINTMSK_RSTDEM_Pos               (23U)
+#define USB_OTG_GINTMSK_RSTDEM_Msk               (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos) /*!< 0x00800000 */
+#define USB_OTG_GINTMSK_RSTDEM                   USB_OTG_GINTMSK_RSTDEM_Msk    /*!< Reset detected interrupt mask                       */
+#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)
+#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
+#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     /*!< Host port interrupt mask                            */
+#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)
+#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
+#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      /*!< Host channels interrupt mask                        */
+#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)
+#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
+#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    /*!< Periodic TxFIFO empty mask                          */
+#define USB_OTG_GINTMSK_LPMINTM_Pos              (27U)
+#define USB_OTG_GINTMSK_LPMINTM_Msk              (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */
+#define USB_OTG_GINTMSK_LPMINTM                  USB_OTG_GINTMSK_LPMINTM_Msk   /*!< LPM interrupt Mask                                  */
+#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)
+#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
+#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  /*!< Connector ID status change mask                     */
+#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)
+#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
+#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   /*!< Disconnect detected interrupt mask                  */
+#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)
+#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
+#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     /*!< Session request/new session detected interrupt mask */
+#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)
+#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
+#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      /*!< Resume/remote wakeup detected interrupt mask        */
+
+/********************  Bit definition for USB_OTG_DAINT register  ********************/
+#define USB_OTG_DAINT_IEPINT_Pos                 (0U)
+#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      /*!< IN endpoint interrupt bits  */
+#define USB_OTG_DAINT_OEPINT_Pos                 (16U)
+#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      /*!< OUT endpoint interrupt bits */
+
+/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/
+#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)
+#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   /*!< Channel interrupt mask */
+
+/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/
+#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)
+#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
+#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     /*!< IN EP interrupt mask bits  */
+#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)
+#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
+#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      /*!< OUT EP interrupt mask bits */
+#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)
+#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
+#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      /*!< OUT EP interrupt mask bits */
+#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)
+#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
+#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    /*!< OUT EP interrupt mask bits */
+
+/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/
+#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)
+#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     /*!< IN EP interrupt mask bits */
+#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)
+#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     /*!< OUT EP interrupt mask bits */
+
+/********************  Bit definition for OTG register  ********************/
+
+#define USB_OTG_CHNUM_Pos                        (0U)
+#define USB_OTG_CHNUM_Msk                        (0xFUL << USB_OTG_CHNUM_Pos)   /*!< 0x0000000F */
+#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             /*!< Channel number */
+#define USB_OTG_CHNUM_0                          (0x1UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000001 */
+#define USB_OTG_CHNUM_1                          (0x2UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000002 */
+#define USB_OTG_CHNUM_2                          (0x4UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000004 */
+#define USB_OTG_CHNUM_3                          (0x8UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000008 */
+#define USB_OTG_BCNT_Pos                         (4U)
+#define USB_OTG_BCNT_Msk                         (0x7FFUL << USB_OTG_BCNT_Pos)  /*!< 0x00007FF0 */
+#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              /*!< Byte count */
+
+#define USB_OTG_DPID_Pos                         (15U)
+#define USB_OTG_DPID_Msk                         (0x3UL << USB_OTG_DPID_Pos)    /*!< 0x00018000 */
+#define USB_OTG_DPID                             USB_OTG_DPID_Msk              /*!< Data PID */
+#define USB_OTG_DPID_0                           (0x1UL << USB_OTG_DPID_Pos)    /*!< 0x00008000 */
+#define USB_OTG_DPID_1                           (0x2UL << USB_OTG_DPID_Pos)    /*!< 0x00010000 */
+
+#define USB_OTG_PKTSTS_Pos                       (17U)
+#define USB_OTG_PKTSTS_Msk                       (0xFUL << USB_OTG_PKTSTS_Pos)  /*!< 0x001E0000 */
+#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            /*!< Packet status */
+#define USB_OTG_PKTSTS_0                         (0x1UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00020000 */
+#define USB_OTG_PKTSTS_1                         (0x2UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00040000 */
+#define USB_OTG_PKTSTS_2                         (0x4UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00080000 */
+#define USB_OTG_PKTSTS_3                         (0x8UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00100000 */
+
+#define USB_OTG_EPNUM_Pos                        (0U)
+#define USB_OTG_EPNUM_Msk                        (0xFUL << USB_OTG_EPNUM_Pos)   /*!< 0x0000000F */
+#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             /*!< Endpoint number */
+#define USB_OTG_EPNUM_0                          (0x1UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000001 */
+#define USB_OTG_EPNUM_1                          (0x2UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000002 */
+#define USB_OTG_EPNUM_2                          (0x4UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000004 */
+#define USB_OTG_EPNUM_3                          (0x8UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000008 */
+
+#define USB_OTG_FRMNUM_Pos                       (21U)
+#define USB_OTG_FRMNUM_Msk                       (0xFUL << USB_OTG_FRMNUM_Pos)  /*!< 0x01E00000 */
+#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            /*!< Frame number */
+#define USB_OTG_FRMNUM_0                         (0x1UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00200000 */
+#define USB_OTG_FRMNUM_1                         (0x2UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00400000 */
+#define USB_OTG_FRMNUM_2                         (0x4UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00800000 */
+#define USB_OTG_FRMNUM_3                         (0x8UL << USB_OTG_FRMNUM_Pos)  /*!< 0x01000000 */
+
+/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/
+#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)
+#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      /*!< RxFIFO depth */
+
+/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/
+#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)
+#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   /*!< Device VBUS discharge time */
+
+/********************  Bit definition for OTG register  ********************/
+#define USB_OTG_NPTXFSA_Pos                      (0U)
+#define USB_OTG_NPTXFSA_Msk                      (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           /*!< Nonperiodic transmit RAM start address */
+#define USB_OTG_NPTXFD_Pos                       (16U)
+#define USB_OTG_NPTXFD_Msk                       (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            /*!< Nonperiodic TxFIFO depth               */
+#define USB_OTG_TX0FSA_Pos                       (0U)
+#define USB_OTG_TX0FSA_Msk                       (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            /*!< Endpoint 0 transmit RAM start address  */
+#define USB_OTG_TX0FD_Pos                        (16U)
+#define USB_OTG_TX0FD_Msk                        (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             /*!< Endpoint 0 TxFIFO depth                */
+
+/********************  Bit definition for USB_OTG_DVBUSPULSE register  ********************/
+#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)
+#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
+#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
+
+/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/
+#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)
+#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
+
+#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)
+#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
+
+#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)
+#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/
+#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)
+#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
+#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
+#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)
+#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
+#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  /*!< ISO IN endpoint threshold enable */
+
+#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)
+#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
+#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  /*!< Transmit threshold length */
+#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
+#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)
+#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
+#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   /*!< Receive threshold enable */
+
+#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)
+#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  /*!< Receive threshold length */
+#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
+#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)
+#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
+#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     /*!< Arbiter parking enable */
+
+/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
+
+/********************  Bit definition for USB_OTG_DEACHINT register  ********************/
+#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)
+#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
+#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  /*!< IN endpoint 1interrupt bit   */
+#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)
+#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
+#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  /*!< OUT endpoint 1 interrupt bit */
+
+/********************  Bit definition for USB_OTG_GCCFG register  ********************/
+#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)
+#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
+#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      /*!< Power down */
+#define USB_OTG_GCCFG_VBDEN_Pos                  (21U)
+#define USB_OTG_GCCFG_VBDEN_Msk                  (0x1UL << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */
+#define USB_OTG_GCCFG_VBDEN                      USB_OTG_GCCFG_VBDEN_Msk       /*!< USB VBUS Detection Enable */
+
+/********************  Bit definition for USB_OTG_DEACHINTMSK register  ********************/
+#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)
+#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit  */
+#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)
+#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
+#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
+
+/********************  Bit definition for USB_OTG_CID register  ********************/
+#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)
+#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk    /*!< Product ID field */
+
+/********************  Bit definition for USB_OTG_GLPMCFG register  ********************/
+#define USB_OTG_GLPMCFG_LPMEN_Pos                (0U)
+#define USB_OTG_GLPMCFG_LPMEN_Msk                (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */
+#define USB_OTG_GLPMCFG_LPMEN                    USB_OTG_GLPMCFG_LPMEN_Msk     /*!< LPM support enable                                     */
+#define USB_OTG_GLPMCFG_LPMACK_Pos               (1U)
+#define USB_OTG_GLPMCFG_LPMACK_Msk               (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */
+#define USB_OTG_GLPMCFG_LPMACK                   USB_OTG_GLPMCFG_LPMACK_Msk    /*!< LPM Token acknowledge enable                           */
+#define USB_OTG_GLPMCFG_BESL_Pos                 (2U)
+#define USB_OTG_GLPMCFG_BESL_Msk                 (0xFUL << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */
+#define USB_OTG_GLPMCFG_BESL                     USB_OTG_GLPMCFG_BESL_Msk      /*!< BESL value received with last ACKed LPM Token          */
+#define USB_OTG_GLPMCFG_REMWAKE_Pos              (6U)
+#define USB_OTG_GLPMCFG_REMWAKE_Msk              (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */
+#define USB_OTG_GLPMCFG_REMWAKE                  USB_OTG_GLPMCFG_REMWAKE_Msk   /*!< bRemoteWake value received with last ACKed LPM Token   */
+#define USB_OTG_GLPMCFG_L1SSEN_Pos               (7U)
+#define USB_OTG_GLPMCFG_L1SSEN_Msk               (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */
+#define USB_OTG_GLPMCFG_L1SSEN                   USB_OTG_GLPMCFG_L1SSEN_Msk    /*!< L1 shallow sleep enable                                */
+#define USB_OTG_GLPMCFG_BESLTHRS_Pos             (8U)
+#define USB_OTG_GLPMCFG_BESLTHRS_Msk             (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */
+#define USB_OTG_GLPMCFG_BESLTHRS                 USB_OTG_GLPMCFG_BESLTHRS_Msk  /*!< BESL threshold                                         */
+#define USB_OTG_GLPMCFG_L1DSEN_Pos               (12U)
+#define USB_OTG_GLPMCFG_L1DSEN_Msk               (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */
+#define USB_OTG_GLPMCFG_L1DSEN                   USB_OTG_GLPMCFG_L1DSEN_Msk    /*!< L1 deep sleep enable                                   */
+#define USB_OTG_GLPMCFG_LPMRSP_Pos               (13U)
+#define USB_OTG_GLPMCFG_LPMRSP_Msk               (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */
+#define USB_OTG_GLPMCFG_LPMRSP                   USB_OTG_GLPMCFG_LPMRSP_Msk    /*!< LPM response                                           */
+#define USB_OTG_GLPMCFG_SLPSTS_Pos               (15U)
+#define USB_OTG_GLPMCFG_SLPSTS_Msk               (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */
+#define USB_OTG_GLPMCFG_SLPSTS                   USB_OTG_GLPMCFG_SLPSTS_Msk    /*!< Port sleep status                                      */
+#define USB_OTG_GLPMCFG_L1RSMOK_Pos              (16U)
+#define USB_OTG_GLPMCFG_L1RSMOK_Msk              (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */
+#define USB_OTG_GLPMCFG_L1RSMOK                  USB_OTG_GLPMCFG_L1RSMOK_Msk   /*!< Sleep State Resume OK                                  */
+#define USB_OTG_GLPMCFG_LPMCHIDX_Pos             (17U)
+#define USB_OTG_GLPMCFG_LPMCHIDX_Msk             (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */
+#define USB_OTG_GLPMCFG_LPMCHIDX                 USB_OTG_GLPMCFG_LPMCHIDX_Msk  /*!< LPM Channel Index                                      */
+#define USB_OTG_GLPMCFG_LPMRCNT_Pos              (21U)
+#define USB_OTG_GLPMCFG_LPMRCNT_Msk              (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */
+#define USB_OTG_GLPMCFG_LPMRCNT                  USB_OTG_GLPMCFG_LPMRCNT_Msk   /*!< LPM retry count                                        */
+#define USB_OTG_GLPMCFG_SNDLPM_Pos               (24U)
+#define USB_OTG_GLPMCFG_SNDLPM_Msk               (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */
+#define USB_OTG_GLPMCFG_SNDLPM                   USB_OTG_GLPMCFG_SNDLPM_Msk    /*!< Send LPM transaction                                   */
+#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos           (25U)
+#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk           (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */
+#define USB_OTG_GLPMCFG_LPMRCNTSTS               USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status                                 */
+#define USB_OTG_GLPMCFG_ENBESL_Pos               (28U)
+#define USB_OTG_GLPMCFG_ENBESL_Msk               (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */
+#define USB_OTG_GLPMCFG_ENBESL                   USB_OTG_GLPMCFG_ENBESL_Msk    /*!< Enable best effort service latency                     */
+
+/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/
+#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)
+#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask                 */
+#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)
+#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask                  */
+#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)
+#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk  /*!< Timeout condition mask (nonisochronous endpoints) */
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
+#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)
+#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask           */
+#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)
+#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask                    */
+#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)
+#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask                                */
+#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)
+#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk  /*!< BNA interrupt mask                                */
+#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)
+#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask                                */
+
+/********************  Bit definition for USB_OTG_HPRT register  ********************/
+#define USB_OTG_HPRT_PCSTS_Pos                   (0U)
+#define USB_OTG_HPRT_PCSTS_Msk                   (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
+#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        /*!< Port connect status        */
+#define USB_OTG_HPRT_PCDET_Pos                   (1U)
+#define USB_OTG_HPRT_PCDET_Msk                   (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
+#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        /*!< Port connect detected      */
+#define USB_OTG_HPRT_PENA_Pos                    (2U)
+#define USB_OTG_HPRT_PENA_Msk                    (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
+#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         /*!< Port enable                */
+#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)
+#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
+#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      /*!< Port enable/disable change */
+#define USB_OTG_HPRT_POCA_Pos                    (4U)
+#define USB_OTG_HPRT_POCA_Msk                    (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
+#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         /*!< Port overcurrent active    */
+#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)
+#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
+#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      /*!< Port overcurrent change    */
+#define USB_OTG_HPRT_PRES_Pos                    (6U)
+#define USB_OTG_HPRT_PRES_Msk                    (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
+#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         /*!< Port resume                */
+#define USB_OTG_HPRT_PSUSP_Pos                   (7U)
+#define USB_OTG_HPRT_PSUSP_Msk                   (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
+#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        /*!< Port suspend               */
+#define USB_OTG_HPRT_PRST_Pos                    (8U)
+#define USB_OTG_HPRT_PRST_Msk                    (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
+#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         /*!< Port reset                 */
+
+#define USB_OTG_HPRT_PLSTS_Pos                   (10U)
+#define USB_OTG_HPRT_PLSTS_Msk                   (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
+#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        /*!< Port line status           */
+#define USB_OTG_HPRT_PLSTS_0                     (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
+#define USB_OTG_HPRT_PLSTS_1                     (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
+#define USB_OTG_HPRT_PPWR_Pos                    (12U)
+#define USB_OTG_HPRT_PPWR_Msk                    (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
+#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         /*!< Port power                 */
+
+#define USB_OTG_HPRT_PTCTL_Pos                   (13U)
+#define USB_OTG_HPRT_PTCTL_Msk                   (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
+#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        /*!< Port test control          */
+#define USB_OTG_HPRT_PTCTL_0                     (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
+#define USB_OTG_HPRT_PTCTL_1                     (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
+#define USB_OTG_HPRT_PTCTL_2                     (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
+#define USB_OTG_HPRT_PTCTL_3                     (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
+
+#define USB_OTG_HPRT_PSPD_Pos                    (17U)
+#define USB_OTG_HPRT_PSPD_Msk                    (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
+#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         /*!< Port speed                 */
+#define USB_OTG_HPRT_PSPD_0                      (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
+#define USB_OTG_HPRT_PSPD_1                      (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
+
+/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/
+#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)
+#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask         */
+#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)
+#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask          */
+#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)
+#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk  /*!< Timeout condition mask                    */
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask  */
+#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)
+#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask   */
+#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)
+#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask            */
+#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)
+#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask                     */
+#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)
+#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk  /*!< BNA interrupt mask                        */
+#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)
+#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
+#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask               */
+#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)
+#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask                        */
+#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)
+#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask                       */
+
+/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/
+#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)
+#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    /*!< Host periodic TxFIFO start address            */
+#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)
+#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    /*!< Host periodic TxFIFO depth                    */
+
+/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/
+#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)
+#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
+#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk     /*!< Maximum packet size              */
+#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)
+#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
+#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk    /*!< USB active endpoint              */
+#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)
+#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
+#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame                   */
+#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)
+#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
+#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk    /*!< NAK status                       */
+
+#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)
+#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
+#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk     /*!< Endpoint type                    */
+#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
+#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
+#define USB_OTG_DIEPCTL_STALL_Pos                (21U)
+#define USB_OTG_DIEPCTL_STALL_Msk                (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
+#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk     /*!< STALL handshake                  */
+
+#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)
+#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
+#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk    /*!< TxFIFO number                    */
+#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
+#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
+#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
+#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
+#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)
+#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
+#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk      /*!< Clear NAK                        */
+#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)
+#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
+#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk      /*!< Set NAK */
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID                    */
+#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)
+#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
+#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk   /*!< Set odd frame                    */
+#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)
+#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
+#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk     /*!< Endpoint disable                 */
+#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)
+#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
+#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk     /*!< Endpoint enable                  */
+
+/********************  Bit definition for USB_OTG_HCCHAR register  ********************/
+#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)
+#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
+#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      /*!< Maximum packet size */
+
+#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)
+#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
+#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      /*!< Endpoint number */
+#define USB_OTG_HCCHAR_EPNUM_0                   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
+#define USB_OTG_HCCHAR_EPNUM_1                   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
+#define USB_OTG_HCCHAR_EPNUM_2                   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
+#define USB_OTG_HCCHAR_EPNUM_3                   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
+#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)
+#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
+#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      /*!< Endpoint direction */
+#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)
+#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
+#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      /*!< Low-speed device */
+
+#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)
+#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
+#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      /*!< Endpoint type */
+#define USB_OTG_HCCHAR_EPTYP_0                   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
+#define USB_OTG_HCCHAR_EPTYP_1                   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
+
+#define USB_OTG_HCCHAR_MC_Pos                    (20U)
+#define USB_OTG_HCCHAR_MC_Msk                    (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
+#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         /*!< Multi Count (MC) / Error Count (EC) */
+#define USB_OTG_HCCHAR_MC_0                      (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
+#define USB_OTG_HCCHAR_MC_1                      (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
+
+#define USB_OTG_HCCHAR_DAD_Pos                   (22U)
+#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
+#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        /*!< Device address */
+#define USB_OTG_HCCHAR_DAD_0                     (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
+#define USB_OTG_HCCHAR_DAD_1                     (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
+#define USB_OTG_HCCHAR_DAD_2                     (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
+#define USB_OTG_HCCHAR_DAD_3                     (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
+#define USB_OTG_HCCHAR_DAD_4                     (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
+#define USB_OTG_HCCHAR_DAD_5                     (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
+#define USB_OTG_HCCHAR_DAD_6                     (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
+#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)
+#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
+#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     /*!< Odd frame */
+#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)
+#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
+#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      /*!< Channel disable */
+#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)
+#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
+#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      /*!< Channel enable */
+
+/********************  Bit definition for USB_OTG_HCSPLT register  ********************/
+
+#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)
+#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
+#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    /*!< Port address */
+#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
+
+#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)
+#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
+#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    /*!< Hub address */
+#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
+#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
+#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
+
+#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)
+#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
+#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    /*!< XACTPOS */
+#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
+#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
+#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)
+#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
+#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  /*!< Do complete split */
+#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)
+#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
+#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    /*!< Split enable */
+
+/********************  Bit definition for USB_OTG_HCINT register  ********************/
+#define USB_OTG_HCINT_XFRC_Pos                   (0U)
+#define USB_OTG_HCINT_XFRC_Msk                   (0x1UL << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        /*!< Transfer completed */
+#define USB_OTG_HCINT_CHH_Pos                    (1U)
+#define USB_OTG_HCINT_CHH_Msk                    (0x1UL << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         /*!< Channel halted */
+#define USB_OTG_HCINT_AHBERR_Pos                 (2U)
+#define USB_OTG_HCINT_AHBERR_Msk                 (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      /*!< AHB error */
+#define USB_OTG_HCINT_STALL_Pos                  (3U)
+#define USB_OTG_HCINT_STALL_Msk                  (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       /*!< STALL response received interrupt */
+#define USB_OTG_HCINT_NAK_Pos                    (4U)
+#define USB_OTG_HCINT_NAK_Msk                    (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         /*!< NAK response received interrupt */
+#define USB_OTG_HCINT_ACK_Pos                    (5U)
+#define USB_OTG_HCINT_ACK_Msk                    (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         /*!< ACK response received/transmitted interrupt */
+#define USB_OTG_HCINT_NYET_Pos                   (6U)
+#define USB_OTG_HCINT_NYET_Msk                   (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
+#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        /*!< Response received interrupt */
+#define USB_OTG_HCINT_TXERR_Pos                  (7U)
+#define USB_OTG_HCINT_TXERR_Msk                  (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       /*!< Transaction error */
+#define USB_OTG_HCINT_BBERR_Pos                  (8U)
+#define USB_OTG_HCINT_BBERR_Msk                  (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       /*!< Babble error */
+#define USB_OTG_HCINT_FRMOR_Pos                  (9U)
+#define USB_OTG_HCINT_FRMOR_Msk                  (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       /*!< Frame overrun */
+#define USB_OTG_HCINT_DTERR_Pos                  (10U)
+#define USB_OTG_HCINT_DTERR_Msk                  (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       /*!< Data toggle error */
+
+/********************  Bit definition for USB_OTG_DIEPINT register  ********************/
+#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)
+#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
+#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)
+#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
+#define USB_OTG_DIEPINT_AHBERR_Pos               (2U)
+#define USB_OTG_DIEPINT_AHBERR_Msk               (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_DIEPINT_AHBERR                   USB_OTG_DIEPINT_AHBERR_Msk   /*!< AHB Error (AHBErr) during an IN transaction */
+#define USB_OTG_DIEPINT_TOC_Pos                  (3U)
+#define USB_OTG_DIEPINT_TOC_Msk                  (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       /*!< Timeout condition */
+#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)
+#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    /*!< IN token received when TxFIFO is empty */
+#define USB_OTG_DIEPINT_INEPNM_Pos               (5U)
+#define USB_OTG_DIEPINT_INEPNM_Msk               (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DIEPINT_INEPNM                   USB_OTG_DIEPINT_INEPNM_Msk   /*!< IN token received with EP mismatch */
+#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)
+#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    /*!< IN endpoint NAK effective */
+#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)
+#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
+#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      /*!< Transmit FIFO empty */
+#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)
+#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
+#define USB_OTG_DIEPINT_BNA_Pos                  (9U)
+#define USB_OTG_DIEPINT_BNA_Msk                  (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
+#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       /*!< Buffer not available interrupt */
+#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)
+#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
+#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
+#define USB_OTG_DIEPINT_BERR_Pos                 (12U)
+#define USB_OTG_DIEPINT_BERR_Msk                 (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
+#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      /*!< Babble error interrupt */
+#define USB_OTG_DIEPINT_NAK_Pos                  (13U)
+#define USB_OTG_DIEPINT_NAK_Msk                  (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
+#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       /*!< NAK interrupt */
+
+/********************  Bit definition for USB_OTG_HCINTMSK register  ********************/
+#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)
+#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    /*!< Transfer completed mask */
+#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)
+#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     /*!< Channel halted mask */
+#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)
+#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   /*!< AHB error */
+#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)
+#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   /*!< STALL response received interrupt mask */
+#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)
+#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     /*!< NAK response received interrupt mask */
+#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)
+#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     /*!< ACK response received/transmitted interrupt mask */
+#define USB_OTG_HCINTMSK_NYET_Pos                (6U)
+#define USB_OTG_HCINTMSK_NYET_Msk                (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
+#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     /*!< response received interrupt mask */
+#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)
+#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   /*!< Transaction error mask */
+#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)
+#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   /*!< Babble error mask */
+#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)
+#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   /*!< Frame overrun mask */
+#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)
+#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   /*!< Data toggle error mask */
+
+/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/
+
+#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)
+#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
+#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)
+#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   /*!< Packet count */
+#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)
+#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
+#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   /*!< Packet count */
+/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/
+#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)
+#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     /*!< Transfer size */
+#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)
+#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     /*!< Packet count */
+#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)
+#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
+#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     /*!< Do PING */
+#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)
+#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
+#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       /*!< Data PID */
+#define USB_OTG_HCTSIZ_DPID_0                    (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
+#define USB_OTG_HCTSIZ_DPID_1                    (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/
+#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)
+#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   /*!< DMA address */
+
+/********************  Bit definition for USB_OTG_HCDMA register  ********************/
+#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)
+#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     /*!< DMA address */
+
+/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/
+#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)
+#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
+
+/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/
+#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)
+#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  /*!< IN endpoint FIFOx transmit RAM start address */
+#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)
+#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  /*!< IN endpoint TxFIFO depth */
+
+/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/
+#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)
+#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
+#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk     /*!< Maximum packet size */          /*!<Bit 1 */
+#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)
+#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
+#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    /*!< USB active endpoint */
+#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)
+#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
+#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    /*!< NAK status */
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
+#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)
+#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
+#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   /*!< Set odd frame */
+#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)
+#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
+#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     /*!< Endpoint type */
+#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
+#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
+#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)
+#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
+#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      /*!< Snoop mode */
+#define USB_OTG_DOEPCTL_STALL_Pos                (21U)
+#define USB_OTG_DOEPCTL_STALL_Msk                (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
+#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     /*!< STALL handshake */
+#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)
+#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
+#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      /*!< Clear NAK */
+#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)
+#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
+#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      /*!< Set NAK */
+#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)
+#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
+#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     /*!< Endpoint disable */
+#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)
+#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
+#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     /*!< Endpoint enable */
+
+/********************  Bit definition for USB_OTG_DOEPINT register  ********************/
+#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)
+#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
+#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)
+#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
+#define USB_OTG_DOEPINT_AHBERR_Pos               (2U)
+#define USB_OTG_DOEPINT_AHBERR_Msk               (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_DOEPINT_AHBERR                   USB_OTG_DOEPINT_AHBERR_Msk   /*!< AHB Error (AHBErr) during an OUT transaction */
+#define USB_OTG_DOEPINT_STUP_Pos                 (3U)
+#define USB_OTG_DOEPINT_STUP_Msk                 (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      /*!< SETUP phase done */
+#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)
+#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   /*!< OUT token received when endpoint disabled */
+#define USB_OTG_DOEPINT_OTEPSPR_Pos              (5U)
+#define USB_OTG_DOEPINT_OTEPSPR_Msk              (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPINT_OTEPSPR                  USB_OTG_DOEPINT_OTEPSPR_Msk   /*!< Status Phase Received For Control Write */
+#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)
+#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received */
+#define USB_OTG_DOEPINT_OUTPKTERR_Pos            (8U)
+#define USB_OTG_DOEPINT_OUTPKTERR_Msk            (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPINT_OUTPKTERR                USB_OTG_DOEPINT_OUTPKTERR_Msk   /*!< OUT packet error */
+#define USB_OTG_DOEPINT_NAK_Pos                  (13U)
+#define USB_OTG_DOEPINT_NAK_Msk                  (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPINT_NAK                      USB_OTG_DOEPINT_NAK_Msk   /*!< NAK Packet is transmitted by the device */
+#define USB_OTG_DOEPINT_NYET_Pos                 (14U)
+#define USB_OTG_DOEPINT_NYET_Msk                 (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      /*!< NYET interrupt */
+#define USB_OTG_DOEPINT_STPKTRX_Pos              (15U)
+#define USB_OTG_DOEPINT_STPKTRX_Msk              (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */
+#define USB_OTG_DOEPINT_STPKTRX                  USB_OTG_DOEPINT_STPKTRX_Msk   /*!< Setup Packet Received */
+
+/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/
+#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)
+#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
+#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)
+#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   /*!< Packet count */
+
+#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)
+#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
+#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  /*!< SETUP packet count */
+#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
+#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for PCGCCTL register  ********************/
+#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)
+#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
+#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   /*!< SETUP packet count */
+#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)
+#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
+#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   /*!<Bit 0 */
+#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)
+#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
+#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   /*!<Bit 1 */
+
+
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || \
+                                       ((__INSTANCE__) == ADC2) || \
+                                       ((__INSTANCE__) == ADC3))
+#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
+
+/******************************* CAN Instances ********************************/
+#define IS_CAN_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CAN1)
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)
+
+/******************************* DAC Instances ********************************/
+#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)
+
+
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || \
+                                              ((__INSTANCE__) == DMA1_Stream1) || \
+                                              ((__INSTANCE__) == DMA1_Stream2) || \
+                                              ((__INSTANCE__) == DMA1_Stream3) || \
+                                              ((__INSTANCE__) == DMA1_Stream4) || \
+                                              ((__INSTANCE__) == DMA1_Stream5) || \
+                                              ((__INSTANCE__) == DMA1_Stream6) || \
+                                              ((__INSTANCE__) == DMA1_Stream7) || \
+                                              ((__INSTANCE__) == DMA2_Stream0) || \
+                                              ((__INSTANCE__) == DMA2_Stream1) || \
+                                              ((__INSTANCE__) == DMA2_Stream2) || \
+                                              ((__INSTANCE__) == DMA2_Stream3) || \
+                                              ((__INSTANCE__) == DMA2_Stream4) || \
+                                              ((__INSTANCE__) == DMA2_Stream5) || \
+                                              ((__INSTANCE__) == DMA2_Stream6) || \
+                                              ((__INSTANCE__) == DMA2_Stream7))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || \
+                                            ((__INSTANCE__) == GPIOB) || \
+                                            ((__INSTANCE__) == GPIOC) || \
+                                            ((__INSTANCE__) == GPIOD) || \
+                                            ((__INSTANCE__) == GPIOE) || \
+                                            ((__INSTANCE__) == GPIOF) || \
+                                            ((__INSTANCE__) == GPIOG) || \
+                                            ((__INSTANCE__) == GPIOH) || \
+                                            ((__INSTANCE__) == GPIOI))
+
+#define IS_GPIO_AF_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == GPIOA) || \
+                                             ((__INSTANCE__) == GPIOB) || \
+                                             ((__INSTANCE__) == GPIOC) || \
+                                             ((__INSTANCE__) == GPIOD) || \
+                                             ((__INSTANCE__) == GPIOE) || \
+                                             ((__INSTANCE__) == GPIOF) || \
+                                             ((__INSTANCE__) == GPIOG) || \
+                                             ((__INSTANCE__) == GPIOH) || \
+                                             ((__INSTANCE__) == GPIOI))
+
+
+/****************************** QSPI Instances *********************************/
+#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
+
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || \
+                                           ((__INSTANCE__) == I2C2) || \
+                                           ((__INSTANCE__) == I2C3))
+
+/****************************** SMBUS Instances *******************************/
+#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || \
+                                             ((__INSTANCE__) == I2C2) || \
+                                             ((__INSTANCE__) == I2C3))
+
+
+/******************************** I2S Instances *******************************/
+#define IS_I2S_ALL_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == SPI1) || \
+                                            ((__INSTANCE__) == SPI2) || \
+                                            ((__INSTANCE__) == SPI3))
+
+/******************************* LPTIM Instances ********************************/
+#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)
+
+
+
+
+
+/******************************* RNG Instances ********************************/
+#define IS_RNG_ALL_INSTANCE(__INSTANCE__)  ((__INSTANCE__) == RNG)
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(__INSTANCE__)  ((__INSTANCE__) == RTC)
+
+/******************************* SAI Instances ********************************/
+#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || \
+                                         ((__PERIPH__) == SAI1_Block_B) || \
+                                         ((__PERIPH__) == SAI2_Block_A) || \
+                                         ((__PERIPH__) == SAI2_Block_B))
+/* Legacy define */
+#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE
+
+/******************************** SDMMC Instances *******************************/
+#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || \
+                                             ((__INSTANCE__) == SDMMC2))
+
+
+/******************************** SPI Instances *******************************/
+#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || \
+                                           ((__INSTANCE__) == SPI2) || \
+                                           ((__INSTANCE__) == SPI3) || \
+                                           ((__INSTANCE__) == SPI4) || \
+                                           ((__INSTANCE__) == SPI5))
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1)   || \
+                                   ((__INSTANCE__) == TIM2)   || \
+                                   ((__INSTANCE__) == TIM3)   || \
+                                   ((__INSTANCE__) == TIM4)   || \
+                                   ((__INSTANCE__) == TIM5)   || \
+                                   ((__INSTANCE__) == TIM6)   || \
+                                   ((__INSTANCE__) == TIM7)   || \
+                                   ((__INSTANCE__) == TIM8)   || \
+                                   ((__INSTANCE__) == TIM9)   || \
+                                   ((__INSTANCE__) == TIM10)  || \
+                                   ((__INSTANCE__) == TIM11)  || \
+                                   ((__INSTANCE__) == TIM12)  || \
+                                   ((__INSTANCE__) == TIM13)  || \
+                                   ((__INSTANCE__) == TIM14))
+
+/****************** TIM Instances : supporting 32 bits counter ****************/
+#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2)   || \
+                                               ((__INSTANCE__) == TIM5))
+
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM8))
+
+/************** TIM Instances : supporting Break source selection *************/
+#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                               ((INSTANCE) == TIM8))
+
+/****************** TIM Instances : supporting 2 break inputs *****************/
+#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \
+                                            ((INSTANCE) == TIM8))
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1)  || \
+                                         ((__INSTANCE__) == TIM2)  || \
+                                         ((__INSTANCE__) == TIM3)  || \
+                                         ((__INSTANCE__) == TIM4)  || \
+                                         ((__INSTANCE__) == TIM5)  || \
+                                         ((__INSTANCE__) == TIM8)  || \
+                                         ((__INSTANCE__) == TIM9)  || \
+                                         ((__INSTANCE__) == TIM10) || \
+                                         ((__INSTANCE__) == TIM11) || \
+                                         ((__INSTANCE__) == TIM12) || \
+                                         ((__INSTANCE__) == TIM13) || \
+                                         ((__INSTANCE__) == TIM14))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1)  || \
+                                         ((__INSTANCE__) == TIM2)  || \
+                                         ((__INSTANCE__) == TIM3)  || \
+                                         ((__INSTANCE__) == TIM4)  || \
+                                         ((__INSTANCE__) == TIM5)  || \
+                                         ((__INSTANCE__) == TIM8)  || \
+                                         ((__INSTANCE__) == TIM9)  || \
+                                         ((__INSTANCE__) == TIM12))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1) || \
+                                         ((__INSTANCE__) == TIM2) || \
+                                         ((__INSTANCE__) == TIM3) || \
+                                         ((__INSTANCE__) == TIM4) || \
+                                         ((__INSTANCE__) == TIM5) || \
+                                         ((__INSTANCE__) == TIM8))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                       ((__INSTANCE__) == TIM2) || \
+                                       ((__INSTANCE__) == TIM3) || \
+                                       ((__INSTANCE__) == TIM4) || \
+                                       ((__INSTANCE__) == TIM5) || \
+                                       ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : at least 5 capture/compare channels *******/
+#define IS_TIM_CC5_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1)   || \
+                                         ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : at least 6 capture/compare channels *******/
+#define IS_TIM_CC6_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1)   || \
+                                         ((__INSTANCE__) == TIM8))
+
+/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
+#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__)    (((__INSTANCE__) == TIM1)   || \
+                                            ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
+#define IS_TIM_DMA_INSTANCE(__INSTANCE__)      (((__INSTANCE__) == TIM1)   || \
+                                            ((__INSTANCE__) == TIM8)   || \
+                                            ((__INSTANCE__) == TIM2)   || \
+                                            ((__INSTANCE__) == TIM3)   || \
+                                            ((__INSTANCE__) == TIM4)   || \
+                                            ((__INSTANCE__) == TIM5)   || \
+                                            ((__INSTANCE__) == TIM6)   || \
+                                            ((__INSTANCE__) == TIM7))
+
+/************ TIM Instances : DMA requests generation (CCxDE) *****************/
+#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                              ((__INSTANCE__) == TIM2) || \
+                                              ((__INSTANCE__) == TIM3) || \
+                                              ((__INSTANCE__) == TIM4) || \
+                                              ((__INSTANCE__) == TIM5) || \
+                                              ((__INSTANCE__) == TIM8))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1) || \
+                                             ((__INSTANCE__) == TIM2) || \
+                                             ((__INSTANCE__) == TIM3) || \
+                                             ((__INSTANCE__) == TIM4) || \
+                                             ((__INSTANCE__) == TIM5) || \
+                                             ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
+#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) \
+                                       (((__INSTANCE__) == TIM1)    || \
+                                        ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1) || \
+                                                        ((__INSTANCE__) == TIM2) || \
+                                                        ((__INSTANCE__) == TIM3) || \
+                                                        ((__INSTANCE__) == TIM4) || \
+                                                        ((__INSTANCE__) == TIM5) || \
+                                                        ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1)  || \
+                                                      ((__INSTANCE__) == TIM2)  || \
+                                                      ((__INSTANCE__) == TIM3)  || \
+                                                      ((__INSTANCE__) == TIM4)  || \
+                                                      ((__INSTANCE__) == TIM5)  || \
+                                                      ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__)\
+                                  (((__INSTANCE__) == TIM2)    || \
+                                   ((__INSTANCE__) == TIM3)    || \
+                                   ((__INSTANCE__) == TIM4)    || \
+                                   ((__INSTANCE__) == TIM5))
+
+/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__)\
+                                                 (((__INSTANCE__) == TIM1)    || \
+                                                  ((__INSTANCE__) == TIM2)    || \
+                                                  ((__INSTANCE__) == TIM3)    || \
+                                                  ((__INSTANCE__) == TIM4)    || \
+                                                  ((__INSTANCE__) == TIM5)    || \
+                                                  ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__)\
+                                                   (((__INSTANCE__) == TIM1)    || \
+                                                    ((__INSTANCE__) == TIM2)    || \
+                                                    ((__INSTANCE__) == TIM3)    || \
+                                                    ((__INSTANCE__) == TIM4)    || \
+                                                    ((__INSTANCE__) == TIM5)    || \
+                                                    ((__INSTANCE__) == TIM8))
+
+/******************** TIM Instances : Advanced-control timers *****************/
+#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                            ((__INSTANCE__) == TIM8))
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1) || \
+                                         ((__INSTANCE__) == TIM2) || \
+                                         ((__INSTANCE__) == TIM3) || \
+                                         ((__INSTANCE__) == TIM4) || \
+                                         ((__INSTANCE__) == TIM5) || \
+                                         ((__INSTANCE__) == TIM8))
+
+/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                          ((__INSTANCE__) == TIM2) || \
+                                          ((__INSTANCE__) == TIM3) || \
+                                          ((__INSTANCE__) == TIM4) || \
+                                          ((__INSTANCE__) == TIM5) || \
+                                          ((__INSTANCE__) == TIM6) || \
+                                          ((__INSTANCE__) == TIM7) || \
+                                          ((__INSTANCE__) == TIM8))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                         ((__INSTANCE__) == TIM2) || \
+                                         ((__INSTANCE__) == TIM3) || \
+                                         ((__INSTANCE__) == TIM4) || \
+                                         ((__INSTANCE__) == TIM5) || \
+                                         ((__INSTANCE__) == TIM8) || \
+                                         ((__INSTANCE__) == TIM9) || \
+                                         ((__INSTANCE__) == TIM12))
+
+/***************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1) || \
+                                        ((__INSTANCE__) == TIM2) || \
+                                        ((__INSTANCE__) == TIM3) || \
+                                        ((__INSTANCE__) == TIM4) || \
+                                        ((__INSTANCE__) == TIM5) || \
+                                        ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2)  || \
+                                         ((__INSTANCE__) == TIM5)  || \
+                                         ((__INSTANCE__) == TIM11))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(__INSTANCE__, __CHANNEL__) \
+    ((((__INSTANCE__) == TIM1) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_5) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_6)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM2) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM3) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM4) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM5) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM8) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_3) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_4) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_5) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_6)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM9) &&                   \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM10) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM11) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM12) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||          \
+      ((__CHANNEL__) == TIM_CHANNEL_2)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM13) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1)))           \
+    ||                                         \
+    (((__INSTANCE__) == TIM14) &&                  \
+     (((__CHANNEL__) == TIM_CHANNEL_1))))
+
+/************ TIM Instances : complementary output(s) available ***************/
+#define IS_TIM_CCXN_INSTANCE(__INSTANCE__, __CHANNEL__) \
+   ((((__INSTANCE__) == TIM1) &&                    \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||           \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||           \
+      ((__CHANNEL__) == TIM_CHANNEL_3)))            \
+    ||                                          \
+    (((__INSTANCE__) == TIM8) &&                    \
+     (((__CHANNEL__) == TIM_CHANNEL_1) ||           \
+      ((__CHANNEL__) == TIM_CHANNEL_2) ||           \
+      ((__CHANNEL__) == TIM_CHANNEL_3))))
+
+/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
+#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__)\
+  (((__INSTANCE__) == TIM1)    || \
+   ((__INSTANCE__) == TIM8) )
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == TIM1)    || \
+                                                    ((__INSTANCE__) == TIM2)    || \
+                                                    ((__INSTANCE__) == TIM3)    || \
+                                                    ((__INSTANCE__) == TIM4)    || \
+                                                    ((__INSTANCE__) == TIM5)    || \
+                                                    ((__INSTANCE__) == TIM8)    || \
+                                                    ((__INSTANCE__) == TIM9)    || \
+                                                    ((__INSTANCE__) == TIM10)   || \
+                                                    ((__INSTANCE__) == TIM11)   || \
+                                                    ((__INSTANCE__) == TIM12)   || \
+                                                    ((__INSTANCE__) == TIM13)   || \
+                                                    ((__INSTANCE__) == TIM14))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1)  || \
+                                                        ((__INSTANCE__) == TIM8))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                                        ((__INSTANCE__) == TIM2) || \
+                                                        ((__INSTANCE__) == TIM3) || \
+                                                        ((__INSTANCE__) == TIM4) || \
+                                                        ((__INSTANCE__) == TIM5) || \
+                                                        ((__INSTANCE__) == TIM8) || \
+                                                        ((__INSTANCE__) == TIM9) || \
+                                                        ((__INSTANCE__) == TIM12))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
+                                                        ((__INSTANCE__) == TIM2) || \
+                                                        ((__INSTANCE__) == TIM3) || \
+                                                        ((__INSTANCE__) == TIM4) || \
+                                                        ((__INSTANCE__) == TIM5) || \
+                                                        ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1)   || \
+                                                         ((__INSTANCE__) == TIM2)   || \
+                                                         ((__INSTANCE__) == TIM3)   || \
+                                                         ((__INSTANCE__) == TIM4)   || \
+                                                         ((__INSTANCE__) == TIM5)   || \
+                                                         ((__INSTANCE__) == TIM8))
+
+/****************** TIM Instances : supporting commutation event generation ***/
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1)   || \
+                                                         ((__INSTANCE__) == TIM8))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                         ((__INSTANCE__) == USART2) || \
+                                         ((__INSTANCE__) == USART3) || \
+                                         ((__INSTANCE__) == USART6))
+
+/******************** UART Instances : Asynchronous mode **********************/
+#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/****************** UART Instances : Auto Baud Rate detection ****************/
+#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == USART6))
+
+/****************** UART Instances : Driver Enable *****************/
+#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE(__INSTANCE__)   (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/********************* UART Instances : Smart card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                         ((__INSTANCE__) == USART2) || \
+                                         ((__INSTANCE__) == USART3) || \
+                                         ((__INSTANCE__) == USART6))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || \
+                                    ((__INSTANCE__) == USART2) || \
+                                    ((__INSTANCE__) == USART3) || \
+                                    ((__INSTANCE__) == UART4)  || \
+                                    ((__INSTANCE__) == UART5)  || \
+                                    ((__INSTANCE__) == USART6) || \
+                                    ((__INSTANCE__) == UART7)  || \
+                                    ((__INSTANCE__) == UART8))
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(__INSTANCE__)  ((__INSTANCE__) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(__INSTANCE__)  ((__INSTANCE__) == WWDG)
+
+/*********************** PCD Instances ****************************************/
+#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
+                                       ((INSTANCE) == USB_OTG_HS))
+
+/*********************** HCD Instances ****************************************/
+#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
+                                       ((INSTANCE) == USB_OTG_HS))
+
+/******************************************************************************/
+/*  For a painless codes migration between the STM32F7xx device product       */
+/*  lines, the aliases defined below are put in place to overcome the         */
+/*  differences in the interrupt handlers and IRQn definitions.               */
+/*  No need to update developed interrupt code when moving across             */
+/*  product lines within the same STM32F7 Family                              */
+/******************************************************************************/
+
+/* Aliases for __IRQn */
+#define HASH_RNG_IRQn              RNG_IRQn
+
+/* Aliases for __IRQHandler */
+#define HASH_RNG_IRQHandler        RNG_IRQHandler
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __STM32F722xx_H */
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h
new file mode 100644
index 00000000..84f9de45
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h
@@ -0,0 +1,220 @@
+/**
+  ******************************************************************************
+  * @file    stm32f7xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS STM32F7xx Device Peripheral Access Layer Header File.
+  *
+  *          The file is the unique include file that the application programmer
+  *          is using in the C source code, usually in main.c. This file contains:
+  *           - Configuration section that allows to select:
+  *              - The STM32F7xx device used in the target application
+  *              - To use or not the peripheral’s drivers in application code(i.e.
+  *                code will be based on direct access to peripheral’s registers
+  *                rather than drivers API), this option is controlled by
+  *                "#define USE_HAL_DRIVER"
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f7xx
+  * @{
+  */
+
+#ifndef __STM32F7xx_H
+#define __STM32F7xx_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Library_configuration_section
+  * @{
+  */
+
+/**
+  * @brief STM32 Family
+  */
+#if !defined  (STM32F7)
+#define STM32F7
+#endif /* STM32F7 */
+
+/* Uncomment the line below according to the target STM32 device used in your
+   application
+  */
+#if !defined (STM32F756xx) && !defined (STM32F746xx) && !defined (STM32F745xx) && !defined (STM32F765xx) && \
+    !defined (STM32F767xx) && !defined (STM32F769xx) && !defined (STM32F777xx) && !defined (STM32F779xx) && \
+    !defined (STM32F722xx) && !defined (STM32F723xx) && !defined (STM32F732xx) && !defined (STM32F733xx) && \
+    !defined (STM32F730xx) && !defined (STM32F750xx)
+
+  /* #define STM32F756xx */   /*!< STM32F756VG, STM32F756ZG, STM32F756ZG, STM32F756IG, STM32F756BG,
+                                   STM32F756NG Devices */
+  /* #define STM32F746xx */   /*!< STM32F746VE, STM32F746VG, STM32F746ZE, STM32F746ZG, STM32F746IE, STM32F746IG,
+                                   STM32F746BE, STM32F746BG, STM32F746NE, STM32F746NG Devices */
+  /* #define STM32F745xx */   /*!< STM32F745VE, STM32F745VG, STM32F745ZG, STM32F745ZE, STM32F745IE, STM32F745IG Devices */
+  /* #define STM32F765xx */   /*!< STM32F765BI, STM32F765BG, STM32F765NI, STM32F765NG, STM32F765II, STM32F765IG,
+                                   STM32F765ZI, STM32F765ZG, STM32F765VI, STM32F765VG Devices */
+  /* #define STM32F767xx */   /*!< STM32F767BG, STM32F767BI, STM32F767IG, STM32F767II, STM32F767NG, STM32F767NI,
+                                   STM32F767VG, STM32F767VI, STM32F767ZG, STM32F767ZI Devices */
+  /* #define STM32F769xx */   /*!< STM32F769AG, STM32F769AI, STM32F769BG, STM32F769BI, STM32F769IG, STM32F769II,
+                                   STM32F769NG, STM32F769NI, STM32F768AI Devices */
+  /* #define STM32F777xx */   /*!< STM32F777VI, STM32F777ZI, STM32F777II, STM32F777BI, STM32F777NI Devices */
+  /* #define STM32F779xx */   /*!< STM32F779II, STM32F779BI, STM32F779NI, STM32F779AI, STM32F778AI Devices */
+  /* #define STM32F722xx */   /*!< STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722ZC,
+                                   STM32F722VC, STM32F722RC Devices */
+  /* #define STM32F723xx */   /*!< STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC, STM32F723VC Devices */
+  /* #define STM32F732xx */   /*!< STM32F732IE, STM32F732ZE, STM32F732VE, STM32F732RE Devices */
+  /* #define STM32F733xx */   /*!< STM32F733IE, STM32F733ZE, STM32F733VE Devices */
+  /* #define STM32F730xx */   /*!< STM32F730R, STM32F730V, STM32F730Z, STM32F730I Devices */
+  /* #define STM32F750xx */   /*!< STM32F750V, STM32F750Z, STM32F750N Devices */
+#endif
+
+/*  Tip: To avoid modifying this file each time you need to switch between these
+        devices, you can define the device in your toolchain compiler preprocessor.
+  */
+
+#if !defined  (USE_HAL_DRIVER)
+/**
+ * @brief Comment the line below if you will not use the peripherals drivers.
+   In this case, these drivers will not be included and the application code will
+   be based on direct access to peripherals registers
+   */
+  /*#define USE_HAL_DRIVER */
+#endif /* USE_HAL_DRIVER */
+
+/**
+  * @brief CMSIS Device version number V1.2.5
+  */
+#define __STM32F7_CMSIS_VERSION_MAIN   (0x01) /*!< [31:24] main version */
+#define __STM32F7_CMSIS_VERSION_SUB1   (0x02) /*!< [23:16] sub1 version */
+#define __STM32F7_CMSIS_VERSION_SUB2   (0x05) /*!< [15:8]  sub2 version */
+#define __STM32F7_CMSIS_VERSION_RC     (0x00) /*!< [7:0]  release candidate */
+#define __STM32F7_CMSIS_VERSION        ((__STM32F7_CMSIS_VERSION_MAIN << 24)\
+                                       |(__STM32F7_CMSIS_VERSION_SUB1 << 16)\
+                                       |(__STM32F7_CMSIS_VERSION_SUB2 << 8 )\
+                                       |(__STM32F7_CMSIS_VERSION_RC))
+/**
+  * @}
+  */
+
+/** @addtogroup Device_Included
+  * @{
+  */
+#if defined(STM32F722xx)
+  #include "stm32f722xx.h"
+#elif defined(STM32F723xx)
+  #include "stm32f723xx.h"
+#elif defined(STM32F732xx)
+  #include "stm32f732xx.h"
+#elif defined(STM32F733xx)
+  #include "stm32f733xx.h"
+#elif defined(STM32F756xx)
+  #include "stm32f756xx.h"
+#elif defined(STM32F746xx)
+  #include "stm32f746xx.h"
+#elif defined(STM32F745xx)
+  #include "stm32f745xx.h"
+#elif defined(STM32F765xx)
+  #include "stm32f765xx.h"
+#elif defined(STM32F767xx)
+  #include "stm32f767xx.h"
+#elif defined(STM32F769xx)
+  #include "stm32f769xx.h"
+#elif defined(STM32F777xx)
+  #include "stm32f777xx.h"
+#elif defined(STM32F779xx)
+  #include "stm32f779xx.h"
+#elif defined(STM32F730xx)
+  #include "stm32f730xx.h"
+#elif defined(STM32F750xx)
+  #include "stm32f750xx.h"
+#else
+ #error "Please select first the target STM32F7xx device used in your application (in stm32f7xx.h file)"
+#endif
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_types
+  * @{
+  */
+typedef enum
+{
+  RESET = 0U,
+  SET = !RESET
+} FlagStatus, ITStatus;
+
+typedef enum
+{
+  DISABLE = 0U,
+  ENABLE = !DISABLE
+} FunctionalState;
+#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
+
+typedef enum
+{
+  SUCCESS = 0U,
+  ERROR = !SUCCESS
+} ErrorStatus;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_macro
+  * @{
+  */
+#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
+
+#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
+
+#define READ_BIT(REG, BIT)    ((REG) & (BIT))
+
+#define CLEAR_REG(REG)        ((REG) = (0x0))
+
+#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
+
+#define READ_REG(REG)         ((REG))
+
+#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
+
+#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL)))
+
+/**
+  * @}
+  */
+
+#ifdef USE_HAL_DRIVER
+ #include "stm32f7xx_hal.h"
+#endif /* USE_HAL_DRIVER */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __STM32F7xx_H */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h
new file mode 100644
index 00000000..140be1b6
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h
@@ -0,0 +1,123 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32f7xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M7 Device System Source File for STM32F7xx devices.       
+  ******************************************************************************  
+  * @attention
+  *
+  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
+  *
+  * Redistribution and use in source and binary forms, with or without modification,
+  * are permitted provided that the following conditions are met:
+  *   1. Redistributions of source code must retain the above copyright notice,
+  *      this list of conditions and the following disclaimer.
+  *   2. Redistributions in binary form must reproduce the above copyright notice,
+  *      this list of conditions and the following disclaimer in the documentation
+  *      and/or other materials provided with the distribution.
+  *   3. Neither the name of STMicroelectronics nor the names of its contributors
+  *      may be used to endorse or promote products derived from this software
+  *      without specific prior written permission.
+  *
+  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+  *
+  ******************************************************************************  
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f7xx_system
+  * @{
+  */  
+  
+/**
+  * @brief Define to prevent recursive inclusion
+  */
+#ifndef __SYSTEM_STM32F7XX_H
+#define __SYSTEM_STM32F7XX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif 
+
+/** @addtogroup STM32F7xx_System_Includes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup STM32F7xx_System_Exported_Variables
+  * @{
+  */
+  /* The SystemCoreClock variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+    */
+extern uint32_t SystemCoreClock;          /*!< System Clock Frequency (Core Clock) */
+
+extern const uint8_t  AHBPrescTable[16];    /*!< AHB prescalers table values */
+extern const uint8_t  APBPrescTable[8];     /*!< APB prescalers table values */
+
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F7xx_System_Exported_Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F7xx_System_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F7xx_System_Exported_Functions
+  * @{
+  */
+  
+extern void SystemInit(void);
+extern void SystemCoreClockUpdate(void);
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*__SYSTEM_STM32F7XX_H */
+
+/**
+  * @}
+  */
+  
+/**
+  * @}
+  */  
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_common_tables.h b/Firmware/ThirdParty/CMSIS/Include/arm_common_tables.h
similarity index 53%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/arm_common_tables.h
rename to Firmware/ThirdParty/CMSIS/Include/arm_common_tables.h
index 8742a569..dfea7460 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_common_tables.h
+++ b/Firmware/ThirdParty/CMSIS/Include/arm_common_tables.h
@@ -1,42 +1,30 @@
 /* ----------------------------------------------------------------------
-* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
-*
-* $Date:        19. October 2015
-* $Revision: 	V.1.4.5 a
-*
-* Project: 	    CMSIS DSP Library
-* Title:	    arm_common_tables.h
-*
-* Description:	This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
-*
-* Target Processor: Cortex-M4/Cortex-M3
-*
-* Redistribution and use in source and binary forms, with or without
-* modification, are permitted provided that the following conditions
-* are met:
-*   - Redistributions of source code must retain the above copyright
-*     notice, this list of conditions and the following disclaimer.
-*   - Redistributions in binary form must reproduce the above copyright
-*     notice, this list of conditions and the following disclaimer in
-*     the documentation and/or other materials provided with the
-*     distribution.
-*   - Neither the name of ARM LIMITED nor the names of its contributors
-*     may be used to endorse or promote products derived from this
-*     software without specific prior written permission.
-*
-* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
-* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
-* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
-* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
-* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
-* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
-* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
-* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-* POSSIBILITY OF SUCH DAMAGE.
-* -------------------------------------------------------------------- */
+ * Project:      CMSIS DSP Library
+ * Title:        arm_common_tables.h
+ * Description:  Extern declaration for common tables
+ *
+ * $Date:        27. January 2017
+ * $Revision:    V.1.5.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #ifndef _ARM_COMMON_TABLES_H
 #define _ARM_COMMON_TABLES_H
@@ -46,8 +34,6 @@
 extern const uint16_t armBitRevTable[1024];
 extern const q15_t armRecipTableQ15[64];
 extern const q31_t armRecipTableQ31[64];
-/* extern const q31_t realCoefAQ31[1024]; */
-/* extern const q31_t realCoefBQ31[1024]; */
 extern const float32_t twiddleCoef_16[32];
 extern const float32_t twiddleCoef_32[64];
 extern const float32_t twiddleCoef_64[128];
@@ -85,45 +71,44 @@ extern const float32_t twiddleCoef_rfft_1024[1024];
 extern const float32_t twiddleCoef_rfft_2048[2048];
 extern const float32_t twiddleCoef_rfft_4096[4096];
 
-
 /* floating-point bit reversal tables */
-#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20  )
-#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48  )
-#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56  )
-#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 )
-#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 )
-#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 )
-#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800)
-#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808)
-#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032)
+#define ARMBITREVINDEXTABLE_16_TABLE_LENGTH ((uint16_t)20)
+#define ARMBITREVINDEXTABLE_32_TABLE_LENGTH ((uint16_t)48)
+#define ARMBITREVINDEXTABLE_64_TABLE_LENGTH ((uint16_t)56)
+#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208)
+#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440)
+#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448)
+#define ARMBITREVINDEXTABLE_1024_TABLE_LENGTH ((uint16_t)1800)
+#define ARMBITREVINDEXTABLE_2048_TABLE_LENGTH ((uint16_t)3808)
+#define ARMBITREVINDEXTABLE_4096_TABLE_LENGTH ((uint16_t)4032)
 
-extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE_16_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE_32_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE_64_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE_1024_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE_2048_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE_4096_TABLE_LENGTH];
 
 /* fixed-point bit reversal tables */
-#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH ((uint16_t)12  )
-#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH ((uint16_t)24  )
-#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH ((uint16_t)56  )
-#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH ((uint16_t)112 )
-#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH ((uint16_t)240 )
-#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH ((uint16_t)480 )
-#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992 )
+#define ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH ((uint16_t)12)
+#define ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH ((uint16_t)24)
+#define ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH ((uint16_t)56)
+#define ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH ((uint16_t)112)
+#define ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH ((uint16_t)240)
+#define ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH ((uint16_t)480)
+#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992)
 #define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984)
 #define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032)
 
-extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH];
-extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH];
 extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH];
diff --git a/Firmware/ThirdParty/CMSIS/Include/arm_const_structs.h b/Firmware/ThirdParty/CMSIS/Include/arm_const_structs.h
new file mode 100644
index 00000000..80a3e8bb
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/arm_const_structs.h
@@ -0,0 +1,66 @@
+/* ----------------------------------------------------------------------
+ * Project:      CMSIS DSP Library
+ * Title:        arm_const_structs.h
+ * Description:  Constant structs that are initialized for user convenience.
+ *               For example, some can be given as arguments to the arm_cfft_f32() function.
+ *
+ * $Date:        27. January 2017
+ * $Revision:    V.1.5.1
+ *
+ * Target Processor: Cortex-M cores
+ * -------------------------------------------------------------------- */
+/*
+ * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARM_CONST_STRUCTS_H
+#define _ARM_CONST_STRUCTS_H
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
+
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
+
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
+
+#endif
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_math.h b/Firmware/ThirdParty/CMSIS/Include/arm_math.h
similarity index 95%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/arm_math.h
rename to Firmware/ThirdParty/CMSIS/Include/arm_math.h
index d33f8a9b..ea9dd26a 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/arm_math.h
+++ b/Firmware/ThirdParty/CMSIS/Include/arm_math.h
@@ -1,42 +1,26 @@
-/* ----------------------------------------------------------------------
-* Copyright (C) 2010-2015 ARM Limited. All rights reserved.
-*
-* $Date:        20. October 2015
-* $Revision:    V1.4.5 b
-*
-* Project:      CMSIS DSP Library
-* Title:        arm_math.h
-*
-* Description:  Public header file for CMSIS DSP Library
-*
-* Target Processor: Cortex-M7/Cortex-M4/Cortex-M3/Cortex-M0
-*
-* Redistribution and use in source and binary forms, with or without
-* modification, are permitted provided that the following conditions
-* are met:
-*   - Redistributions of source code must retain the above copyright
-*     notice, this list of conditions and the following disclaimer.
-*   - Redistributions in binary form must reproduce the above copyright
-*     notice, this list of conditions and the following disclaimer in
-*     the documentation and/or other materials provided with the
-*     distribution.
-*   - Neither the name of ARM LIMITED nor the names of its contributors
-*     may be used to endorse or promote products derived from this
-*     software without specific prior written permission.
-*
-* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
-* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
-* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
-* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
-* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
-* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
-* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
-* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-* POSSIBILITY OF SUCH DAMAGE.
- * -------------------------------------------------------------------- */
+/******************************************************************************
+ * @file     arm_math.h
+ * @brief    Public header file for CMSIS DSP LibraryU
+ * @version  V1.5.3
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 /**
    \mainpage CMSIS DSP Software Library
@@ -66,26 +50,34 @@
    * ------------
    *
    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> folder.
-   * - arm_cortexM7lfdp_math.lib (Little endian and Double Precision Floating Point Unit on Cortex-M7)
-   * - arm_cortexM7bfdp_math.lib (Big endian and Double Precision Floating Point Unit on Cortex-M7)
-   * - arm_cortexM7lfsp_math.lib (Little endian and Single Precision Floating Point Unit on Cortex-M7)
-   * - arm_cortexM7bfsp_math.lib (Big endian and Single Precision Floating Point Unit on Cortex-M7)
-   * - arm_cortexM7l_math.lib (Little endian on Cortex-M7)
-   * - arm_cortexM7b_math.lib (Big endian on Cortex-M7)
-   * - arm_cortexM4lf_math.lib (Little endian and Floating Point Unit on Cortex-M4)
-   * - arm_cortexM4bf_math.lib (Big endian and Floating Point Unit on Cortex-M4)
-   * - arm_cortexM4l_math.lib (Little endian on Cortex-M4)
-   * - arm_cortexM4b_math.lib (Big endian on Cortex-M4)
-   * - arm_cortexM3l_math.lib (Little endian on Cortex-M3)
-   * - arm_cortexM3b_math.lib (Big endian on Cortex-M3)
-   * - arm_cortexM0l_math.lib (Little endian on Cortex-M0 / CortexM0+)
-   * - arm_cortexM0b_math.lib (Big endian on Cortex-M0 / CortexM0+)
+   * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
+   * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
+   * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
+   * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on)
+   * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
+   * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
+   * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
+   * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
+   * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
+   * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
+   * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
+   * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
+   * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
+   * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
+   * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
+   * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
+   * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point Unit)
+   * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
+   * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precision Floating Point Unit)
    *
    * The library functions are declared in the public file <code>arm_math.h</code> which is placed in the <code>Include</code> folder.
    * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single
-   * public header file <code> arm_math.h</code> for Cortex-M7/M4/M3/M0/M0+ with little endian and big endian. Same header file will be used for floating point unit(FPU) variants.
-   * Define the appropriate pre processor MACRO ARM_MATH_CM7 or ARM_MATH_CM4 or  ARM_MATH_CM3 or
+   * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endian. Same header file will be used for floating point unit(FPU) variants.
+   * Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or
    * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application.
+   * For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML.
+   * Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions.
+   * 
    *
    * Examples
    * --------
@@ -95,22 +87,22 @@
    * Toolchain Support
    * ------------
    *
-   * The library has been developed and tested with MDK-ARM version 5.14.0.0
+   * The library has been developed and tested with MDK version 5.14.0.0
    * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly.
    *
    * Building the Library
    * ------------
    *
-   * The library installer contains a project file to re build libraries on MDK-ARM Tool chain in the <code>CMSIS\\DSP_Lib\\Source\\ARM</code> folder.
+   * The library installer contains a project file to rebuild libraries on MDK toolchain in the <code>CMSIS\\DSP_Lib\\Source\\ARM</code> folder.
    * - arm_cortexM_math.uvprojx
    *
    *
-   * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional pre processor MACROs detailed above.
+   * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional preprocessor macros detailed above.
    *
-   * Pre-processor Macros
+   * Preprocessor Macros
    * ------------
    *
-   * Each library project have differant pre-processor macros.
+   * Each library project have different preprocessor macros.
    *
    * - UNALIGNED_SUPPORT_DISABLE:
    *
@@ -134,9 +126,18 @@
    * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building library on Cortex-M0+ target, and
    * ARM_MATH_CM7 for building the library on cortex-M7.
    *
+   * - ARM_MATH_ARMV8MxL:
+   *
+   * Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_ARMV8MML for building library
+   * on Armv8-M Mainline target.
+   *
    * - __FPU_PRESENT:
    *
-   * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for M4bf and M4lf libraries
+   * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for floating point libraries.
+   *
+   * - __DSP_PRESENT:
+   *
+   * Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions.
    *
    * <hr>
    * CMSIS-DSP in ARM::CMSIS Pack
@@ -158,7 +159,7 @@
    * Copyright Notice
    * ------------
    *
-   * Copyright (C) 2010-2015 ARM Limited. All rights reserved.
+   * Copyright (C) 2010-2015 Arm Limited. All rights reserved.
    */
 
 
@@ -238,9 +239,9 @@
  *
  * \par Size Checking
  * By default all of the matrix functions perform size checking on the input and
- * output matrices.  For example, the matrix addition function verifies that the
+ * output matrices. For example, the matrix addition function verifies that the
  * two input matrices and the output matrix all have the same number of rows and
- * columns.  If the size check fails the functions return:
+ * columns. If the size check fails the functions return:
  * <pre>
  *     ARM_MATH_SIZE_MISMATCH
  * </pre>
@@ -254,9 +255,9 @@
  *     ARM_MATH_MATRIX_CHECK
  * </pre>
  * within the library project settings.  By default this macro is defined
- * and size checking is enabled.  By changing the project settings and
+ * and size checking is enabled. By changing the project settings and
  * undefining this macro size checking is eliminated and the functions
- * run a bit faster.  With size checking disabled the functions always
+ * run a bit faster. With size checking disabled the functions always
  * return <code>ARM_MATH_SUCCESS</code>.
  */
 
@@ -288,20 +289,38 @@
 #ifndef _ARM_MATH_H
 #define _ARM_MATH_H
 
-/* ignore some GCC warnings */
-#if defined ( __GNUC__ )
+/* Compiler specific diagnostic adjustment */
+#if   defined ( __CC_ARM )
+
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+
+#elif defined ( __GNUC__ )
 #pragma GCC diagnostic push
 #pragma GCC diagnostic ignored "-Wsign-conversion"
 #pragma GCC diagnostic ignored "-Wconversion"
 #pragma GCC diagnostic ignored "-Wunused-parameter"
+
+#elif defined ( __ICCARM__ )
+
+#elif defined ( __TI_ARM__ )
+
+#elif defined ( __CSMC__ )
+
+#elif defined ( __TASKING__ )
+
+#else
+  #error Unknown compiler
 #endif
 
+
 #define __CMSIS_GENERIC         /* disable NVIC and Systick functions */
 
 #if defined(ARM_MATH_CM7)
   #include "core_cm7.h"
+  #define ARM_MATH_DSP
 #elif defined (ARM_MATH_CM4)
   #include "core_cm4.h"
+  #define ARM_MATH_DSP
 #elif defined (ARM_MATH_CM3)
   #include "core_cm3.h"
 #elif defined (ARM_MATH_CM0)
@@ -310,8 +329,16 @@
 #elif defined (ARM_MATH_CM0PLUS)
   #include "core_cm0plus.h"
   #define ARM_MATH_CM0_FAMILY
+#elif defined (ARM_MATH_ARMV8MBL)
+  #include "core_armv8mbl.h"
+  #define ARM_MATH_CM0_FAMILY
+#elif defined (ARM_MATH_ARMV8MML)
+  #include "core_armv8mml.h"
+  #if (defined (__DSP_PRESENT) && (__DSP_PRESENT == 1))
+    #define ARM_MATH_DSP
+  #endif
 #else
-  #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS or ARM_MATH_CM0"
+  #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS, ARM_MATH_CM0, ARM_MATH_ARMV8MBL, ARM_MATH_ARMV8MML"
 #endif
 
 #undef  __CMSIS_GENERIC         /* enable NVIC and Systick functions */
@@ -331,7 +358,7 @@ extern "C"
 #define DELTA_Q15          0x5
 #define INDEX_MASK         0x0000003F
 #ifndef PI
-#define PI                 3.14159265358979f
+  #define PI               3.14159265358979f
 #endif
 
   /**
@@ -342,7 +369,6 @@ extern "C"
 #define FAST_MATH_Q31_SHIFT   (32 - 10)
 #define FAST_MATH_Q15_SHIFT   (16 - 10)
 #define CONTROLLER_Q31_SHIFT  (32 - 9)
-#define TABLE_SIZE  256
 #define TABLE_SPACING_Q31     0x400000
 #define TABLE_SPACING_Q15     0x80
 
@@ -414,29 +440,40 @@ extern "C"
   /**
    * @brief definition to read/write two 16 bit values.
    */
-#if defined __CC_ARM
+#if   defined ( __CC_ARM )
   #define __SIMD32_TYPE int32_t __packed
   #define CMSIS_UNUSED __attribute__((unused))
+  #define CMSIS_INLINE __attribute__((always_inline))
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
   #define __SIMD32_TYPE int32_t
   #define CMSIS_UNUSED __attribute__((unused))
+  #define CMSIS_INLINE __attribute__((always_inline))
 
-#elif defined __GNUC__
+#elif defined ( __GNUC__ )
   #define __SIMD32_TYPE int32_t
   #define CMSIS_UNUSED __attribute__((unused))
+  #define CMSIS_INLINE __attribute__((always_inline))
 
-#elif defined __ICCARM__
+#elif defined ( __ICCARM__ )
   #define __SIMD32_TYPE int32_t __packed
   #define CMSIS_UNUSED
+  #define CMSIS_INLINE
 
-#elif defined __CSMC__
+#elif defined ( __TI_ARM__ )
+  #define __SIMD32_TYPE int32_t
+  #define CMSIS_UNUSED __attribute__((unused))
+  #define CMSIS_INLINE
+
+#elif defined ( __CSMC__ )
   #define __SIMD32_TYPE int32_t
   #define CMSIS_UNUSED
+  #define CMSIS_INLINE
 
-#elif defined __TASKING__
+#elif defined ( __TASKING__ )
   #define __SIMD32_TYPE __unaligned int32_t
   #define CMSIS_UNUSED
+  #define CMSIS_INLINE
 
 #else
   #error Unknown compiler
@@ -447,17 +484,16 @@ extern "C"
 #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE *)  (addr))
 #define __SIMD64(addr)        (*(int64_t **) & (addr))
 
-#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY)
+#if !defined (ARM_MATH_DSP)
   /**
    * @brief definition to pack two 16 bit values.
    */
-#define __PKHBT(ARG1, ARG2, ARG3)      ( (((int32_t)(ARG1) <<  0) & (int32_t)0x0000FFFF) | \
-                                         (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
-#define __PKHTB(ARG1, ARG2, ARG3)      ( (((int32_t)(ARG1) <<  0) & (int32_t)0xFFFF0000) | \
-                                         (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
-
-#endif
+#define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0x0000FFFF) | \
+                                    (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
+#define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0xFFFF0000) | \
+                                    (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
 
+#endif /* !defined (ARM_MATH_DSP) */
 
    /**
    * @brief definition to pack four 8 bit values.
@@ -481,7 +517,7 @@ extern "C"
   /**
    * @brief Clips Q63 to Q31 values.
    */
-  static __INLINE q31_t clip_q63_to_q31(
+  CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31(
   q63_t x)
   {
     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
@@ -491,7 +527,7 @@ extern "C"
   /**
    * @brief Clips Q63 to Q15 values.
    */
-  static __INLINE q15_t clip_q63_to_q15(
+  CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15(
   q63_t x)
   {
     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
@@ -501,7 +537,7 @@ extern "C"
   /**
    * @brief Clips Q31 to Q7 values.
    */
-  static __INLINE q7_t clip_q31_to_q7(
+  CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7(
   q31_t x)
   {
     return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
@@ -511,7 +547,7 @@ extern "C"
   /**
    * @brief Clips Q31 to Q15 values.
    */
-  static __INLINE q15_t clip_q31_to_q15(
+  CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15(
   q31_t x)
   {
     return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
@@ -522,7 +558,7 @@ extern "C"
    * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
    */
 
-  static __INLINE q63_t mult32x64(
+  CMSIS_INLINE __STATIC_INLINE q63_t mult32x64(
   q63_t x,
   q31_t y)
   {
@@ -530,37 +566,11 @@ extern "C"
             (((q63_t) (x >> 32) * y)));
   }
 
-/*
-  #if defined (ARM_MATH_CM0_FAMILY) && defined ( __CC_ARM   )
-  #define __CLZ __clz
-  #endif
- */
-/* note: function can be removed when all toolchain support __CLZ for Cortex-M0 */
-#if defined (ARM_MATH_CM0_FAMILY) && ((defined (__ICCARM__))  )
-  static __INLINE uint32_t __CLZ(
-  q31_t data);
-
-  static __INLINE uint32_t __CLZ(
-  q31_t data)
-  {
-    uint32_t count = 0;
-    uint32_t mask = 0x80000000;
-
-    while((data & mask) == 0)
-    {
-      count += 1u;
-      mask = mask >> 1u;
-    }
-
-    return (count);
-  }
-#endif
-
   /**
    * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
    */
 
-  static __INLINE uint32_t arm_recip_q31(
+  CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31(
   q31_t in,
   q31_t * dst,
   q31_t * pRecipTable)
@@ -570,7 +580,7 @@ extern "C"
     uint32_t index, i;
     uint32_t signBits;
 
-    if(in > 0)
+    if (in > 0)
     {
       signBits = ((uint32_t) (__CLZ( in) - 1));
     }
@@ -591,7 +601,7 @@ extern "C"
 
     /* calculation of reciprocal value */
     /* running approximation for two iterations */
-    for (i = 0u; i < 2u; i++)
+    for (i = 0U; i < 2U; i++)
     {
       tempVal = (uint32_t) (((q63_t) in * out) >> 31);
       tempVal = 0x7FFFFFFFu - tempVal;
@@ -604,14 +614,14 @@ extern "C"
     *dst = out;
 
     /* return num of signbits of out = 1/in value */
-    return (signBits + 1u);
+    return (signBits + 1U);
   }
 
 
   /**
    * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type.
    */
-  static __INLINE uint32_t arm_recip_q15(
+  CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q15(
   q15_t in,
   q15_t * dst,
   q15_t * pRecipTable)
@@ -621,7 +631,7 @@ extern "C"
     uint32_t index = 0, i = 0;
     uint32_t signBits = 0;
 
-    if(in > 0)
+    if (in > 0)
     {
       signBits = ((uint32_t)(__CLZ( in) - 17));
     }
@@ -642,7 +652,7 @@ extern "C"
 
     /* calculation of reciprocal value */
     /* running approximation for two iterations */
-    for (i = 0u; i < 2u; i++)
+    for (i = 0U; i < 2U; i++)
     {
       tempVal = (uint32_t) (((q31_t) in * out) >> 15);
       tempVal = 0x7FFFu - tempVal;
@@ -659,55 +669,15 @@ extern "C"
   }
 
 
-  /*
-   * @brief C custom defined intrinisic function for only M0 processors
-   */
-#if defined(ARM_MATH_CM0_FAMILY)
-  static __INLINE q31_t __SSAT(
-  q31_t x,
-  uint32_t y)
-  {
-    int32_t posMax, negMin;
-    uint32_t i;
-
-    posMax = 1;
-    for (i = 0; i < (y - 1); i++)
-    {
-      posMax = posMax * 2;
-    }
-
-    if(x > 0)
-    {
-      posMax = (posMax - 1);
-
-      if(x > posMax)
-      {
-        x = posMax;
-      }
-    }
-    else
-    {
-      negMin = -posMax;
-
-      if(x < negMin)
-      {
-        x = negMin;
-      }
-    }
-    return (x);
-  }
-#endif /* end of ARM_MATH_CM0_FAMILY */
-
-
-  /*
-   * @brief C custom defined intrinsic function for M3 and M0 processors
-   */
-#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY)
+/*
+ * @brief C custom defined intrinsic function for M3 and M0 processors
+ */
+#if !defined (ARM_MATH_DSP)
 
   /*
    * @brief C custom defined QADD8 for M3 and M0 processors
    */
-  static __INLINE uint32_t __QADD8(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QADD8(
   uint32_t x,
   uint32_t y)
   {
@@ -725,7 +695,7 @@ extern "C"
   /*
    * @brief C custom defined QSUB8 for M3 and M0 processors
    */
-  static __INLINE uint32_t __QSUB8(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB8(
   uint32_t x,
   uint32_t y)
   {
@@ -743,7 +713,7 @@ extern "C"
   /*
    * @brief C custom defined QADD16 for M3 and M0 processors
    */
-  static __INLINE uint32_t __QADD16(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QADD16(
   uint32_t x,
   uint32_t y)
   {
@@ -760,7 +730,7 @@ extern "C"
   /*
    * @brief C custom defined SHADD16 for M3 and M0 processors
    */
-  static __INLINE uint32_t __SHADD16(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SHADD16(
   uint32_t x,
   uint32_t y)
   {
@@ -776,7 +746,7 @@ extern "C"
   /*
    * @brief C custom defined QSUB16 for M3 and M0 processors
    */
-  static __INLINE uint32_t __QSUB16(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB16(
   uint32_t x,
   uint32_t y)
   {
@@ -792,7 +762,7 @@ extern "C"
   /*
    * @brief C custom defined SHSUB16 for M3 and M0 processors
    */
-  static __INLINE uint32_t __SHSUB16(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SHSUB16(
   uint32_t x,
   uint32_t y)
   {
@@ -808,7 +778,7 @@ extern "C"
   /*
    * @brief C custom defined QASX for M3 and M0 processors
    */
-  static __INLINE uint32_t __QASX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QASX(
   uint32_t x,
   uint32_t y)
   {
@@ -824,7 +794,7 @@ extern "C"
   /*
    * @brief C custom defined SHASX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SHASX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SHASX(
   uint32_t x,
   uint32_t y)
   {
@@ -840,7 +810,7 @@ extern "C"
   /*
    * @brief C custom defined QSAX for M3 and M0 processors
    */
-  static __INLINE uint32_t __QSAX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __QSAX(
   uint32_t x,
   uint32_t y)
   {
@@ -856,7 +826,7 @@ extern "C"
   /*
    * @brief C custom defined SHSAX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SHSAX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SHSAX(
   uint32_t x,
   uint32_t y)
   {
@@ -872,7 +842,7 @@ extern "C"
   /*
    * @brief C custom defined SMUSDX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMUSDX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSDX(
   uint32_t x,
   uint32_t y)
   {
@@ -883,7 +853,7 @@ extern "C"
   /*
    * @brief C custom defined SMUADX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMUADX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMUADX(
   uint32_t x,
   uint32_t y)
   {
@@ -895,7 +865,7 @@ extern "C"
   /*
    * @brief C custom defined QADD for M3 and M0 processors
    */
-  static __INLINE int32_t __QADD(
+  CMSIS_INLINE __STATIC_INLINE int32_t __QADD(
   int32_t x,
   int32_t y)
   {
@@ -906,7 +876,7 @@ extern "C"
   /*
    * @brief C custom defined QSUB for M3 and M0 processors
    */
-  static __INLINE int32_t __QSUB(
+  CMSIS_INLINE __STATIC_INLINE int32_t __QSUB(
   int32_t x,
   int32_t y)
   {
@@ -917,7 +887,7 @@ extern "C"
   /*
    * @brief C custom defined SMLAD for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMLAD(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMLAD(
   uint32_t x,
   uint32_t y,
   uint32_t sum)
@@ -931,7 +901,7 @@ extern "C"
   /*
    * @brief C custom defined SMLADX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMLADX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMLADX(
   uint32_t x,
   uint32_t y,
   uint32_t sum)
@@ -945,7 +915,7 @@ extern "C"
   /*
    * @brief C custom defined SMLSDX for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMLSDX(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMLSDX(
   uint32_t x,
   uint32_t y,
   uint32_t sum)
@@ -959,7 +929,7 @@ extern "C"
   /*
    * @brief C custom defined SMLALD for M3 and M0 processors
    */
-  static __INLINE uint64_t __SMLALD(
+  CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALD(
   uint32_t x,
   uint32_t y,
   uint64_t sum)
@@ -974,7 +944,7 @@ extern "C"
   /*
    * @brief C custom defined SMLALDX for M3 and M0 processors
    */
-  static __INLINE uint64_t __SMLALDX(
+  CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALDX(
   uint32_t x,
   uint32_t y,
   uint64_t sum)
@@ -989,7 +959,7 @@ extern "C"
   /*
    * @brief C custom defined SMUAD for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMUAD(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMUAD(
   uint32_t x,
   uint32_t y)
   {
@@ -1001,7 +971,7 @@ extern "C"
   /*
    * @brief C custom defined SMUSD for M3 and M0 processors
    */
-  static __INLINE uint32_t __SMUSD(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSD(
   uint32_t x,
   uint32_t y)
   {
@@ -1013,14 +983,25 @@ extern "C"
   /*
    * @brief C custom defined SXTB16 for M3 and M0 processors
    */
-  static __INLINE uint32_t __SXTB16(
+  CMSIS_INLINE __STATIC_INLINE uint32_t __SXTB16(
   uint32_t x)
   {
     return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) |
                        ((((q31_t)x <<  8) >>  8) & (q31_t)0xFFFF0000)  ));
   }
 
-#endif /* defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) */
+  /*
+   * @brief C custom defined SMMLA for M3 and M0 processors
+   */
+  CMSIS_INLINE __STATIC_INLINE int32_t __SMMLA(
+  int32_t x,
+  int32_t y,
+  int32_t sum)
+  {
+    return (sum + (int32_t) (((int64_t) x * y) >> 32));
+  }
+
+#endif /* !defined (ARM_MATH_DSP) */
 
 
   /**
@@ -1737,7 +1718,7 @@ extern "C"
   typedef struct
   {
     q15_t A0;           /**< The derived gain, A0 = Kp + Ki + Kd . */
-#ifdef ARM_MATH_CM0_FAMILY
+#if !defined (ARM_MATH_DSP)
     q15_t A1;
     q15_t A2;
 #else
@@ -4792,7 +4773,7 @@ void arm_rfft_fast_f32(
    * @param[in]     in  input sample to process
    * @return out processed output sample.
    */
-  static __INLINE float32_t arm_pid_f32(
+  CMSIS_INLINE __STATIC_INLINE float32_t arm_pid_f32(
   arm_pid_instance_f32 * S,
   float32_t in)
   {
@@ -4826,7 +4807,7 @@ void arm_rfft_fast_f32(
    * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions.
    * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
    */
-  static __INLINE q31_t arm_pid_q31(
+  CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31(
   arm_pid_instance_q31 * S,
   q31_t in)
   {
@@ -4843,7 +4824,7 @@ void arm_rfft_fast_f32(
     acc += (q63_t) S->A2 * S->state[1];
 
     /* convert output to 1.31 format to add y[n-1] */
-    out = (q31_t) (acc >> 31u);
+    out = (q31_t) (acc >> 31U);
 
     /* out += y[n-1] */
     out += S->state[2];
@@ -4873,14 +4854,14 @@ void arm_rfft_fast_f32(
    * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
    * Lastly, the accumulator is saturated to yield a result in 1.15 format.
    */
-  static __INLINE q15_t arm_pid_q15(
+  CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15(
   arm_pid_instance_q15 * S,
   q15_t in)
   {
     q63_t acc;
     q15_t out;
 
-#ifndef ARM_MATH_CM0_FAMILY
+#if defined (ARM_MATH_DSP)
     __SIMD32_TYPE *vstate;
 
     /* Implementation of PID controller */
@@ -4984,7 +4965,7 @@ void arm_rfft_fast_f32(
    * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
    * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
    */
-  static __INLINE void arm_clarke_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32(
   float32_t Ia,
   float32_t Ib,
   float32_t * pIalpha,
@@ -5011,7 +4992,7 @@ void arm_rfft_fast_f32(
    * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
    * There is saturation on the addition, hence there is no risk of overflow.
    */
-  static __INLINE void arm_clarke_q31(
+  CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31(
   q31_t Ia,
   q31_t Ib,
   q31_t * pIalpha,
@@ -5081,7 +5062,7 @@ void arm_rfft_fast_f32(
    * @param[out] pIa     points to output three-phase coordinate <code>a</code>
    * @param[out] pIb     points to output three-phase coordinate <code>b</code>
    */
-  static __INLINE void arm_inv_clarke_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32(
   float32_t Ialpha,
   float32_t Ibeta,
   float32_t * pIa,
@@ -5108,7 +5089,7 @@ void arm_rfft_fast_f32(
    * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
    * There is saturation on the subtraction, hence there is no risk of overflow.
    */
-  static __INLINE void arm_inv_clarke_q31(
+  CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31(
   q31_t Ialpha,
   q31_t Ibeta,
   q31_t * pIa,
@@ -5191,7 +5172,7 @@ void arm_rfft_fast_f32(
    * The function implements the forward Park transform.
    *
    */
-  static __INLINE void arm_park_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_park_f32(
   float32_t Ialpha,
   float32_t Ibeta,
   float32_t * pId,
@@ -5222,7 +5203,7 @@ void arm_rfft_fast_f32(
    * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
    * There is saturation on the addition and subtraction, hence there is no risk of overflow.
    */
-  static __INLINE void arm_park_q31(
+  CMSIS_INLINE __STATIC_INLINE void arm_park_q31(
   q31_t Ialpha,
   q31_t Ibeta,
   q31_t * pId,
@@ -5304,7 +5285,7 @@ void arm_rfft_fast_f32(
    * @param[in]  sinVal   sine value of rotation angle theta
    * @param[in]  cosVal   cosine value of rotation angle theta
    */
-  static __INLINE void arm_inv_park_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32(
   float32_t Id,
   float32_t Iq,
   float32_t * pIalpha,
@@ -5335,7 +5316,7 @@ void arm_rfft_fast_f32(
    * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
    * There is saturation on the addition, hence there is no risk of overflow.
    */
-  static __INLINE void arm_inv_park_q31(
+  CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31(
   q31_t Id,
   q31_t Iq,
   q31_t * pIalpha,
@@ -5430,7 +5411,7 @@ void arm_rfft_fast_f32(
    * @return y processed output sample.
    *
    */
-  static __INLINE float32_t arm_linear_interp_f32(
+  CMSIS_INLINE __STATIC_INLINE float32_t arm_linear_interp_f32(
   arm_linear_interp_instance_f32 * S,
   float32_t x)
   {
@@ -5444,12 +5425,12 @@ void arm_rfft_fast_f32(
     /* Calculation of index */
     i = (int32_t) ((x - S->x1) / xSpacing);
 
-    if(i < 0)
+    if (i < 0)
     {
       /* Iniatilize output for below specified range as least output value of table */
       y = pYData[0];
     }
-    else if((uint32_t)i >= S->nValues)
+    else if ((uint32_t)i >= S->nValues)
     {
       /* Iniatilize output for above specified range as last output value of table */
       y = pYData[S->nValues - 1];
@@ -5487,7 +5468,7 @@ void arm_rfft_fast_f32(
    * This function can support maximum of table size 2^12.
    *
    */
-  static __INLINE q31_t arm_linear_interp_q31(
+  CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31(
   q31_t * pYData,
   q31_t x,
   uint32_t nValues)
@@ -5502,11 +5483,11 @@ void arm_rfft_fast_f32(
     /* Index value calculation */
     index = ((x & (q31_t)0xFFF00000) >> 20);
 
-    if(index >= (int32_t)(nValues - 1))
+    if (index >= (int32_t)(nValues - 1))
     {
       return (pYData[nValues - 1]);
     }
-    else if(index < 0)
+    else if (index < 0)
     {
       return (pYData[0]);
     }
@@ -5527,7 +5508,7 @@ void arm_rfft_fast_f32(
       y += ((q31_t) (((q63_t) y1 * fract) >> 32));
 
       /* Convert y to 1.31 format */
-      return (y << 1u);
+      return (y << 1U);
     }
   }
 
@@ -5545,7 +5526,7 @@ void arm_rfft_fast_f32(
    * This function can support maximum of table size 2^12.
    *
    */
-  static __INLINE q15_t arm_linear_interp_q15(
+  CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15(
   q15_t * pYData,
   q31_t x,
   uint32_t nValues)
@@ -5560,11 +5541,11 @@ void arm_rfft_fast_f32(
     /* Index value calculation */
     index = ((x & (int32_t)0xFFF00000) >> 20);
 
-    if(index >= (int32_t)(nValues - 1))
+    if (index >= (int32_t)(nValues - 1))
     {
       return (pYData[nValues - 1]);
     }
-    else if(index < 0)
+    else if (index < 0)
     {
       return (pYData[0]);
     }
@@ -5602,7 +5583,7 @@ void arm_rfft_fast_f32(
    * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
    * This function can support maximum of table size 2^12.
    */
-  static __INLINE q7_t arm_linear_interp_q7(
+  CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7(
   q7_t * pYData,
   q31_t x,
   uint32_t nValues)
@@ -5621,7 +5602,7 @@ void arm_rfft_fast_f32(
     }
     index = (x >> 20) & 0xfff;
 
-    if(index >= (nValues - 1))
+    if (index >= (nValues - 1))
     {
       return (pYData[nValues - 1]);
     }
@@ -5742,11 +5723,11 @@ void arm_rfft_fast_f32(
    * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if
    * <code>in</code> is negative value and returns zero output for negative values.
    */
-  static __INLINE arm_status arm_sqrt_f32(
+  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
   float32_t in,
   float32_t * pOut)
   {
-    if(in >= 0.0f)
+    if (in >= 0.0f)
     {
 
 #if   (__FPU_USED == 1) && defined ( __CC_ARM   )
@@ -5802,7 +5783,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief floating-point Circular write function.
    */
-  static __INLINE void arm_circularWrite_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_f32(
   int32_t * circBuffer,
   int32_t L,
   uint16_t * writeOffset,
@@ -5811,7 +5792,7 @@ void arm_rfft_fast_f32(
   int32_t srcInc,
   uint32_t blockSize)
   {
-    uint32_t i = 0u;
+    uint32_t i = 0U;
     int32_t wOffset;
 
     /* Copy the value of Index pointer that points
@@ -5821,7 +5802,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the input sample to the circular buffer */
       circBuffer[wOffset] = *src;
@@ -5831,7 +5812,7 @@ void arm_rfft_fast_f32(
 
       /* Circularly update wOffset.  Watch out for positive and negative value */
       wOffset += bufferInc;
-      if(wOffset >= L)
+      if (wOffset >= L)
         wOffset -= L;
 
       /* Decrement the loop counter */
@@ -5847,7 +5828,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief floating-point Circular Read function.
    */
-  static __INLINE void arm_circularRead_f32(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularRead_f32(
   int32_t * circBuffer,
   int32_t L,
   int32_t * readOffset,
@@ -5858,7 +5839,7 @@ void arm_rfft_fast_f32(
   int32_t dstInc,
   uint32_t blockSize)
   {
-    uint32_t i = 0u;
+    uint32_t i = 0U;
     int32_t rOffset, dst_end;
 
     /* Copy the value of Index pointer that points
@@ -5869,7 +5850,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the sample from the circular buffer to the destination buffer */
       *dst = circBuffer[rOffset];
@@ -5877,7 +5858,7 @@ void arm_rfft_fast_f32(
       /* Update the input pointer */
       dst += dstInc;
 
-      if(dst == (int32_t *) dst_end)
+      if (dst == (int32_t *) dst_end)
       {
         dst = dst_base;
       }
@@ -5885,7 +5866,7 @@ void arm_rfft_fast_f32(
       /* Circularly update rOffset.  Watch out for positive and negative value  */
       rOffset += bufferInc;
 
-      if(rOffset >= L)
+      if (rOffset >= L)
       {
         rOffset -= L;
       }
@@ -5902,7 +5883,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief Q15 Circular write function.
    */
-  static __INLINE void arm_circularWrite_q15(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q15(
   q15_t * circBuffer,
   int32_t L,
   uint16_t * writeOffset,
@@ -5911,7 +5892,7 @@ void arm_rfft_fast_f32(
   int32_t srcInc,
   uint32_t blockSize)
   {
-    uint32_t i = 0u;
+    uint32_t i = 0U;
     int32_t wOffset;
 
     /* Copy the value of Index pointer that points
@@ -5921,7 +5902,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the input sample to the circular buffer */
       circBuffer[wOffset] = *src;
@@ -5931,7 +5912,7 @@ void arm_rfft_fast_f32(
 
       /* Circularly update wOffset.  Watch out for positive and negative value */
       wOffset += bufferInc;
-      if(wOffset >= L)
+      if (wOffset >= L)
         wOffset -= L;
 
       /* Decrement the loop counter */
@@ -5946,7 +5927,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief Q15 Circular Read function.
    */
-  static __INLINE void arm_circularRead_q15(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q15(
   q15_t * circBuffer,
   int32_t L,
   int32_t * readOffset,
@@ -5969,7 +5950,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the sample from the circular buffer to the destination buffer */
       *dst = circBuffer[rOffset];
@@ -5977,7 +5958,7 @@ void arm_rfft_fast_f32(
       /* Update the input pointer */
       dst += dstInc;
 
-      if(dst == (q15_t *) dst_end)
+      if (dst == (q15_t *) dst_end)
       {
         dst = dst_base;
       }
@@ -5985,7 +5966,7 @@ void arm_rfft_fast_f32(
       /* Circularly update wOffset.  Watch out for positive and negative value */
       rOffset += bufferInc;
 
-      if(rOffset >= L)
+      if (rOffset >= L)
       {
         rOffset -= L;
       }
@@ -6002,7 +5983,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief Q7 Circular write function.
    */
-  static __INLINE void arm_circularWrite_q7(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q7(
   q7_t * circBuffer,
   int32_t L,
   uint16_t * writeOffset,
@@ -6011,7 +5992,7 @@ void arm_rfft_fast_f32(
   int32_t srcInc,
   uint32_t blockSize)
   {
-    uint32_t i = 0u;
+    uint32_t i = 0U;
     int32_t wOffset;
 
     /* Copy the value of Index pointer that points
@@ -6021,7 +6002,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the input sample to the circular buffer */
       circBuffer[wOffset] = *src;
@@ -6031,7 +6012,7 @@ void arm_rfft_fast_f32(
 
       /* Circularly update wOffset.  Watch out for positive and negative value */
       wOffset += bufferInc;
-      if(wOffset >= L)
+      if (wOffset >= L)
         wOffset -= L;
 
       /* Decrement the loop counter */
@@ -6046,7 +6027,7 @@ void arm_rfft_fast_f32(
   /**
    * @brief Q7 Circular Read function.
    */
-  static __INLINE void arm_circularRead_q7(
+  CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q7(
   q7_t * circBuffer,
   int32_t L,
   int32_t * readOffset,
@@ -6069,7 +6050,7 @@ void arm_rfft_fast_f32(
     /* Loop over the blockSize */
     i = blockSize;
 
-    while(i > 0u)
+    while (i > 0U)
     {
       /* copy the sample from the circular buffer to the destination buffer */
       *dst = circBuffer[rOffset];
@@ -6077,7 +6058,7 @@ void arm_rfft_fast_f32(
       /* Update the input pointer */
       dst += dstInc;
 
-      if(dst == (q7_t *) dst_end)
+      if (dst == (q7_t *) dst_end)
       {
         dst = dst_base;
       }
@@ -6085,7 +6066,7 @@ void arm_rfft_fast_f32(
       /* Circularly update rOffset.  Watch out for positive and negative value */
       rOffset += bufferInc;
 
-      if(rOffset >= L)
+      if (rOffset >= L)
       {
         rOffset -= L;
       }
@@ -6749,7 +6730,7 @@ void arm_rfft_fast_f32(
   * @param[in]     Y  interpolation coordinate.
   * @return out interpolated value.
   */
-  static __INLINE float32_t arm_bilinear_interp_f32(
+  CMSIS_INLINE __STATIC_INLINE float32_t arm_bilinear_interp_f32(
   const arm_bilinear_interp_instance_f32 * S,
   float32_t X,
   float32_t Y)
@@ -6766,7 +6747,7 @@ void arm_rfft_fast_f32(
 
     /* Care taken for table outside boundary */
     /* Returns zero output when values are outside table boundary */
-    if(xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1))
+    if (xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1))
     {
       return (0);
     }
@@ -6815,7 +6796,7 @@ void arm_rfft_fast_f32(
   * @param[in]     Y  interpolation coordinate in 12.20 format.
   * @return out interpolated value.
   */
-  static __INLINE q31_t arm_bilinear_interp_q31(
+  CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31(
   arm_bilinear_interp_instance_q31 * S,
   q31_t X,
   q31_t Y)
@@ -6840,14 +6821,14 @@ void arm_rfft_fast_f32(
 
     /* Care taken for table outside boundary */
     /* Returns zero output when values are outside table boundary */
-    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
     {
       return (0);
     }
 
     /* 20 bits for the fractional part */
     /* shift left xfract by 11 to keep 1.31 format */
-    xfract = (X & 0x000FFFFF) << 11u;
+    xfract = (X & 0x000FFFFF) << 11U;
 
     /* Read two nearest output values from the index */
     x1 = pYData[(rI) + (int32_t)nCols * (cI)    ];
@@ -6855,7 +6836,7 @@ void arm_rfft_fast_f32(
 
     /* 20 bits for the fractional part */
     /* shift left yfract by 11 to keep 1.31 format */
-    yfract = (Y & 0x000FFFFF) << 11u;
+    yfract = (Y & 0x000FFFFF) << 11U;
 
     /* Read two nearest output values from the index */
     y1 = pYData[(rI) + (int32_t)nCols * (cI + 1)    ];
@@ -6889,7 +6870,7 @@ void arm_rfft_fast_f32(
   * @param[in]     Y  interpolation coordinate in 12.20 format.
   * @return out interpolated value.
   */
-  static __INLINE q15_t arm_bilinear_interp_q15(
+  CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15(
   arm_bilinear_interp_instance_q15 * S,
   q31_t X,
   q31_t Y)
@@ -6914,7 +6895,7 @@ void arm_rfft_fast_f32(
 
     /* Care taken for table outside boundary */
     /* Returns zero output when values are outside table boundary */
-    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
     {
       return (0);
     }
@@ -6939,19 +6920,19 @@ void arm_rfft_fast_f32(
 
     /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */
     /* convert 13.35 to 13.31 by right shifting  and out is in 1.31 */
-    out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u);
+    out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4U);
     acc = ((q63_t) out * (0xFFFFF - yfract));
 
     /* x2 * (xfract) * (1-yfract)  in 1.51 and adding to acc */
-    out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u);
+    out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4U);
     acc += ((q63_t) out * (xfract));
 
     /* y1 * (1 - xfract) * (yfract)  in 1.51 and adding to acc */
-    out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u);
+    out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4U);
     acc += ((q63_t) out * (yfract));
 
     /* y2 * (xfract) * (yfract)  in 1.51 and adding to acc */
-    out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u);
+    out = (q31_t) (((q63_t) y2 * (xfract)) >> 4U);
     acc += ((q63_t) out * (yfract));
 
     /* acc is in 13.51 format and down shift acc by 36 times */
@@ -6967,7 +6948,7 @@ void arm_rfft_fast_f32(
   * @param[in]     Y  interpolation coordinate in 12.20 format.
   * @return out interpolated value.
   */
-  static __INLINE q7_t arm_bilinear_interp_q7(
+  CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7(
   arm_bilinear_interp_instance_q7 * S,
   q31_t X,
   q31_t Y)
@@ -6992,7 +6973,7 @@ void arm_rfft_fast_f32(
 
     /* Care taken for table outside boundary */
     /* Returns zero output when values are outside table boundary */
-    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
     {
       return (0);
     }
@@ -7063,7 +7044,7 @@ void arm_rfft_fast_f32(
     a = (q31_t) (((q63_t) x * y ) >> 32)
 
 
-#if defined ( __CC_ARM )
+#if   defined ( __CC_ARM )
   /* Enter low optimization region - place directly above function definition */
   #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
     #define LOW_OPTIMIZATION_ENTER \
@@ -7074,7 +7055,7 @@ void arm_rfft_fast_f32(
   #endif
 
   /* Exit low optimization region - place directly after end of function definition */
-  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+  #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 )
     #define LOW_OPTIMIZATION_EXIT \
        _Pragma ("pop")
   #else
@@ -7087,21 +7068,22 @@ void arm_rfft_fast_f32(
   /* Exit low optimization region - place directly after end of function definition */
   #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
   #define LOW_OPTIMIZATION_ENTER
   #define LOW_OPTIMIZATION_EXIT
   #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
   #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 
-#elif defined(__GNUC__)
-  #define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") ))
+#elif defined ( __GNUC__ )
+  #define LOW_OPTIMIZATION_ENTER \
+       __attribute__(( optimize("-O1") ))
   #define LOW_OPTIMIZATION_EXIT
   #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
   #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 
-#elif defined(__ICCARM__)
+#elif defined ( __ICCARM__ )
   /* Enter low optimization region - place directly above function definition */
-  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+  #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 )
     #define LOW_OPTIMIZATION_ENTER \
        _Pragma ("optimize=low")
   #else
@@ -7112,7 +7094,7 @@ void arm_rfft_fast_f32(
   #define LOW_OPTIMIZATION_EXIT
 
   /* Enter low optimization region - place directly above function definition */
-  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+  #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 )
     #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \
        _Pragma ("optimize=low")
   #else
@@ -7122,13 +7104,19 @@ void arm_rfft_fast_f32(
   /* Exit low optimization region - place directly after end of function definition */
   #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 
-#elif defined(__CSMC__)
+#elif defined ( __TI_ARM__ )
   #define LOW_OPTIMIZATION_ENTER
   #define LOW_OPTIMIZATION_EXIT
   #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
   #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 
-#elif defined(__TASKING__)
+#elif defined ( __CSMC__ )
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined ( __TASKING__ )
   #define LOW_OPTIMIZATION_ENTER
   #define LOW_OPTIMIZATION_EXIT
   #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
@@ -7141,9 +7129,24 @@ void arm_rfft_fast_f32(
 }
 #endif
 
+/* Compiler specific diagnostic adjustment */
+#if   defined ( __CC_ARM )
 
-#if defined ( __GNUC__ )
+#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
+
+#elif defined ( __GNUC__ )
 #pragma GCC diagnostic pop
+
+#elif defined ( __ICCARM__ )
+
+#elif defined ( __TI_ARM__ )
+
+#elif defined ( __CSMC__ )
+
+#elif defined ( __TASKING__ )
+
+#else
+  #error Unknown compiler
 #endif
 
 #endif /* _ARM_MATH_H */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_armcc.h
similarity index 75%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc.h
rename to Firmware/ThirdParty/CMSIS/Include/cmsis_armcc.h
index 74c49c67..4d9d0645 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc.h
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_armcc.h
@@ -1,43 +1,104 @@
 /**************************************************************************//**
  * @file     cmsis_armcc.h
- * @brief    CMSIS Cortex-M Core Function/Instruction Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @brief    CMSIS compiler ARMCC (Arm Compiler 5) header file
+ * @version  V5.0.4
+ * @date     10. January 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #ifndef __CMSIS_ARMCC_H
 #define __CMSIS_ARMCC_H
 
 
 #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
-  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
+  #error "Please use Arm Compiler Toolchain V4.0.677 or later!"
+#endif
+
+/* CMSIS compiler control architecture macros */
+#if ((defined (__TARGET_ARCH_6_M  ) && (__TARGET_ARCH_6_M   == 1)) || \
+     (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M  == 1))   )
+  #define __ARM_ARCH_6M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M  == 1))
+  #define __ARM_ARCH_7M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
+  #define __ARM_ARCH_7EM__          1
+#endif
+
+  /* __ARM_ARCH_8M_BASE__  not applicable */
+  /* __ARM_ARCH_8M_MAIN__  not applicable */
+
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   static __forceinline
+#endif           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __declspec(noreturn)
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        __packed struct
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         __packed union
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #define __UNALIGNED_UINT32(x)                  (*((__packed uint32_t *)(x)))
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    ((*((__packed uint16_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #define __UNALIGNED_UINT16_READ(addr)          (*((const __packed uint16_t *)(addr)))
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    ((*((__packed uint32_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #define __UNALIGNED_UINT32_READ(addr)          (*((const __packed uint32_t *)(addr)))
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
 #endif
 
 /* ###########################  Core Function Access  ########################### */
@@ -46,7 +107,19 @@
   @{
  */
 
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
 /* intrinsic void __enable_irq();     */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
 /* intrinsic void __disable_irq();    */
 
 /**
@@ -181,7 +254,8 @@ __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 }
 
 
-#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
 
 /**
   \brief   Enable FIQ
@@ -256,14 +330,13 @@ __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 {
   register uint32_t __regFaultMask       __ASM("faultmask");
-  __regFaultMask = (faultMask & (uint32_t)1);
+  __regFaultMask = (faultMask & (uint32_t)1U);
 }
 
-#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
 
 
-#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
-
 /**
   \brief   Get FPSCR
   \details Returns the current value of the Floating Point Status/Control register.
@@ -271,7 +344,8 @@ __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
  */
 __STATIC_INLINE uint32_t __get_FPSCR(void)
 {
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
   register uint32_t __regfpscr         __ASM("fpscr");
   return(__regfpscr);
 #else
@@ -287,15 +361,15 @@ __STATIC_INLINE uint32_t __get_FPSCR(void)
  */
 __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 {
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
   register uint32_t __regfpscr         __ASM("fpscr");
   __regfpscr = (fpscr);
+#else
+  (void)fpscr;
 #endif
 }
 
-#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
-
-
 
 /*@} end of CMSIS_Core_RegAccFunctions */
 
@@ -369,9 +443,10 @@ __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
                    __schedule_barrier();\
                 } while (0U)
 
+                  
 /**
   \brief   Reverse byte order (32 bit)
-  \details Reverses the byte order in integer value.
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
@@ -380,7 +455,7 @@ __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 
 /**
   \brief   Reverse byte order (16 bit)
-  \details Reverses the byte order in two unsigned short values.
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
@@ -392,14 +467,15 @@ __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(u
 }
 #endif
 
+
 /**
-  \brief   Reverse byte order in signed short value
-  \details Reverses the byte order in a signed short value with sign extension to integer.
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
 #ifndef __NO_EMBEDDED_ASM
-__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
+__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
 {
   revsh r0, r0
   bx lr
@@ -410,8 +486,8 @@ __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(in
 /**
   \brief   Rotate Right in unsigned value (32 bit)
   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
-  \param [in]    value  Value to rotate
-  \param [in]    value  Number of Bits to rotate
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
   \return               Rotated value
  */
 #define __ROR                             __ror
@@ -433,23 +509,24 @@ __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(in
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
-#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
   #define __RBIT                          __rbit
 #else
 __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 {
   uint32_t result;
-  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 
   result = value;                      /* r will be reversed bits of v; first get LSB of v */
-  for (value >>= 1U; value; value >>= 1U)
+  for (value >>= 1U; value != 0U; value >>= 1U)
   {
     result <<= 1U;
     result |= value & 1U;
     s--;
   }
   result <<= s;                        /* shift when v's highest bits are zero */
-  return(result);
+  return result;
 }
 #endif
 
@@ -463,7 +540,8 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 #define __CLZ                             __clz
 
 
-#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
 
 /**
   \brief   LDR Exclusive (8 bit)
@@ -645,7 +723,60 @@ __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint3
  */
 #define __STRT(value, ptr)                __strt(value, ptr)
 
-#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
+#else  /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
 
 /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 
@@ -656,7 +787,7 @@ __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint3
   @{
 */
 
-#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
 
 #define __SADD8                           __sadd8
 #define __QADD8                           __qadd8
@@ -727,7 +858,7 @@ __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint3
 #define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
 
-#endif /* (__CORTEX_M >= 0x04) */
+#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
 /*@} end of group CMSIS_SIMD_intrinsics */
 
 
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc_V6.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_armclang.h
similarity index 57%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc_V6.h
rename to Firmware/ThirdParty/CMSIS/Include/cmsis_armclang.h
index cd13240c..162a400e 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/cmsis_armcc_V6.h
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_armclang.h
@@ -1,39 +1,115 @@
 /**************************************************************************//**
- * @file     cmsis_armcc_V6.h
- * @brief    CMSIS Cortex-M Core Function/Instruction Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @file     cmsis_armclang.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V5.0.4
+ * @date     10. January 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
 
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
 
-#ifndef __CMSIS_ARMCC_V6_H
-#define __CMSIS_ARMCC_V6_H
+#pragma clang system_header   /* treat file as system include file */
+
+#ifndef __ARM_COMPAT_H
+#include <arm_compat.h>    /* Compatibility header for Arm Compiler 5 intrinsics */
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif                                           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
 
 
 /* ###########################  Core Function Access  ########################### */
@@ -47,10 +123,7 @@
   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
            Can only be executed in Privileged modes.
  */
-__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
-{
-  __ASM volatile ("cpsie i" : : : "memory");
-}
+/* intrinsic void __enable_irq();  see arm_compat.h */
 
 
 /**
@@ -58,10 +131,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
            Can only be executed in Privileged modes.
  */
-__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
-{
-  __ASM volatile ("cpsid i" : : : "memory");
-}
+/* intrinsic void __disable_irq();  see arm_compat.h */
 
 
 /**
@@ -69,7 +139,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
   \details Returns the content of the Control Register.
   \return               Control Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 {
   uint32_t result;
 
@@ -78,13 +148,13 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Control Register (non-secure)
   \details Returns the content of the non-secure Control Register when in secure mode.
   \return               non-secure Control Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 {
   uint32_t result;
 
@@ -99,19 +169,19 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void
   \details Writes the given value to the Control Register.
   \param [in]    control  Control Register value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 {
   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Control Register (non-secure)
   \details Writes the given value to the non-secure Control Register when in secure state.
   \param [in]    control  Control Register value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 {
   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 }
@@ -123,7 +193,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t
   \details Returns the content of the IPSR Register.
   \return               IPSR Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 {
   uint32_t result;
 
@@ -132,28 +202,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Get IPSR Register (non-secure)
-  \details Returns the content of the non-secure IPSR Register when in secure state.
-  \return               IPSR Register value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_IPSR_NS(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, ipsr_ns" : "=r" (result) );
-  return(result);
-}
-#endif
-
-
 /**
   \brief   Get APSR Register
   \details Returns the content of the APSR Register.
   \return               APSR Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
 {
   uint32_t result;
 
@@ -162,28 +216,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Get APSR Register (non-secure)
-  \details Returns the content of the non-secure APSR Register when in secure state.
-  \return               APSR Register value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_APSR_NS(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, apsr_ns" : "=r" (result) );
-  return(result);
-}
-#endif
-
-
 /**
   \brief   Get xPSR Register
   \details Returns the content of the xPSR Register.
   \return               xPSR Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 {
   uint32_t result;
 
@@ -192,45 +230,29 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Get xPSR Register (non-secure)
-  \details Returns the content of the non-secure xPSR Register when in secure state.
-  \return               xPSR Register value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_xPSR_NS(void)
-{
-  uint32_t result;
-
-  __ASM volatile ("MRS %0, xpsr_ns" : "=r" (result) );
-  return(result);
-}
-#endif
-
-
 /**
   \brief   Get Process Stack Pointer
   \details Returns the current value of the Process Stack Pointer (PSP).
   \return               PSP Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
 {
-  register uint32_t result;
+  uint32_t result;
 
   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
   return(result);
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Process Stack Pointer (non-secure)
   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
   \return               PSP Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 {
-  register uint32_t result;
+  uint32_t result;
 
   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
   return(result);
@@ -243,21 +265,21 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
   \details Assigns the given value to the Process Stack Pointer (PSP).
   \param [in]    topOfProcStack  Process Stack Pointer value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 {
-  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : "sp");
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Process Stack Pointer (non-secure)
   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
   \param [in]    topOfProcStack  Process Stack Pointer value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 {
-  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : "sp");
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 }
 #endif
 
@@ -267,24 +289,24 @@ __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t top
   \details Returns the current value of the Main Stack Pointer (MSP).
   \return               MSP Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
 {
-  register uint32_t result;
+  uint32_t result;
 
   __ASM volatile ("MRS %0, msp" : "=r" (result) );
   return(result);
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Main Stack Pointer (non-secure)
   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
   \return               MSP Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 {
-  register uint32_t result;
+  uint32_t result;
 
   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
   return(result);
@@ -297,21 +319,48 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
   \details Assigns the given value to the Main Stack Pointer (MSP).
   \param [in]    topOfMainStack  Main Stack Pointer value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 {
-  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : "sp");
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Main Stack Pointer (non-secure)
   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
   \param [in]    topOfMainStack  Main Stack Pointer value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 {
-  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : "sp");
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 }
 #endif
 
@@ -321,7 +370,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t top
   \details Returns the current state of the priority mask bit from the Priority Mask Register.
   \return               Priority Mask value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 {
   uint32_t result;
 
@@ -330,13 +379,13 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Priority Mask (non-secure)
   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
   \return               Priority Mask value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 {
   uint32_t result;
 
@@ -351,36 +400,34 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void
   \details Assigns the given value to the Priority Mask Register.
   \param [in]    priMask  Priority Mask
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 {
   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Priority Mask (non-secure)
   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
   \param [in]    priMask  Priority Mask
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 {
   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 }
 #endif
 
 
-#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
-
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 /**
   \brief   Enable FIQ
   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
            Can only be executed in Privileged modes.
  */
-__attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
-{
-  __ASM volatile ("cpsie f" : : : "memory");
-}
+#define __enable_fault_irq                __enable_fiq   /* see arm_compat.h */
 
 
 /**
@@ -388,10 +435,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
            Can only be executed in Privileged modes.
  */
-__attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
-{
-  __ASM volatile ("cpsid f" : : : "memory");
-}
+#define __disable_fault_irq               __disable_fiq   /* see arm_compat.h */
 
 
 /**
@@ -399,7 +443,7 @@ __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
   \details Returns the current value of the Base Priority register.
   \return               Base Priority register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 {
   uint32_t result;
 
@@ -408,13 +452,13 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Base Priority (non-secure)
   \details Returns the current value of the non-secure Base Priority register when in secure state.
   \return               Base Priority register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 {
   uint32_t result;
 
@@ -429,21 +473,21 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void
   \details Assigns the given value to the Base Priority register.
   \param [in]    basePri  Base Priority value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 {
-  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Base Priority (non-secure)
   \details Assigns the given value to the non-secure Base Priority register when in secure state.
   \param [in]    basePri  Base Priority value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t value)
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 {
-  __ASM volatile ("MSR basepri_ns, %0" : : "r" (value) : "memory");
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 }
 #endif
 
@@ -454,32 +498,18 @@ __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t
            or the new value increases the BASEPRI priority level.
   \param [in]    basePri  Base Priority value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 {
-  __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Set Base Priority with condition (non_secure)
-  \details Assigns the given value to the non-secure Base Priority register when in secure state only if BASEPRI masking is disabled,
-	       or the new value increases the BASEPRI priority level.
-  \param [in]    basePri  Base Priority value to set
- */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_MAX_NS(uint32_t value)
-{
-  __ASM volatile ("MSR basepri_max_ns, %0" : : "r" (value) : "memory");
-}
-#endif
-
-
 /**
   \brief   Get Fault Mask
   \details Returns the current value of the Fault Mask register.
   \return               Fault Mask register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 {
   uint32_t result;
 
@@ -488,13 +518,13 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Fault Mask (non-secure)
   \details Returns the current value of the non-secure Fault Mask register when in secure state.
   \return               Fault Mask register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 {
   uint32_t result;
 
@@ -509,222 +539,232 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(vo
   \details Assigns the given value to the Fault Mask register.
   \param [in]    faultMask  Fault Mask value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 {
   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U)
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Set Fault Mask (non-secure)
   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
   \param [in]    faultMask  Fault Mask value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 {
   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 }
 #endif
 
-
-#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 
 
-#if (__ARM_ARCH_8M__ == 1U)
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 
 /**
   \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
   \return               PSPLIM Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 {
-  register uint32_t result;
-
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
-  return(result);
+  return result;
+#endif
 }
 
-
-#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 /**
   \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
   \return               PSPLIM Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 {
-  register uint32_t result;
-
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
-  return(result);
+  return result;
+#endif
 }
 #endif
 
 
 /**
   \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 {
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 /**
   \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 {
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
 }
 #endif
 
 
 /**
   \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
   \return               MSPLIM Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 {
-  register uint32_t result;
-
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
-
-  return(result);
+  return result;
+#endif
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 /**
   \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
   \return               MSPLIM Register value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 {
-  register uint32_t result;
-
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
-  return(result);
+  return result;
+#endif
 }
 #endif
 
 
 /**
   \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 {
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
 }
 
 
-#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 /**
   \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
  */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 {
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
 }
 #endif
 
-#endif /* (__ARM_ARCH_8M__ == 1U) */
-
-
-#if ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=4 */
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 
 /**
   \brief   Get FPSCR
-  \details eturns the current value of the Floating Point Status/Control register.
+  \details Returns the current value of the Floating Point Status/Control register.
   \return               Floating Point Status/Control register value
  */
-#define __get_FPSCR      __builtin_arm_get_fpscr
-#if 0
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  uint32_t result;
-
-  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
-  __ASM volatile ("");
-  return(result);
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
 #else
-   return(0);
+#define __get_FPSCR()      ((uint32_t)0U)
 #endif
-}
-#endif
-
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Get FPSCR (non-secure)
-  \details Returns the current value of the non-secure Floating Point Status/Control register when in secure state.
-  \return               Floating Point Status/Control register value
- */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FPSCR_NS(void)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  uint32_t result;
-
-  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("VMRS %0, fpscr_ns" : "=r" (result) );
-  __ASM volatile ("");
-  return(result);
-#else
-   return(0);
-#endif
-}
-#endif
-
 
 /**
   \brief   Set FPSCR
   \details Assigns the given value to the Floating Point Status/Control register.
   \param [in]    fpscr  Floating Point Status/Control value to set
  */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 #define __set_FPSCR      __builtin_arm_set_fpscr
-#if 0
-__attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
-  __ASM volatile ("");
+#else
+#define __set_FPSCR(x)      ((void)(x))
 #endif
-}
-#endif
-
-#if  (__ARM_FEATURE_CMSE == 3U)
-/**
-  \brief   Set FPSCR (non-secure)
-  \details Assigns the given value to the non-secure Floating Point Status/Control register when in secure state.
-  \param [in]    fpscr  Floating Point Status/Control value to set
- */
-__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FPSCR_NS(uint32_t fpscr)
-{
-#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
-  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
-  __ASM volatile ("VMSR fpscr_ns, %0" : : "r" (fpscr) : "vfpcc");
-  __ASM volatile ("");
-#endif
-}
-#endif
-
-#endif /* ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
-
 
 
 /*@} end of CMSIS_Core_RegAccFunctions */
@@ -801,45 +841,29 @@ __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FPSCR_NS(uint32_t f
 
 /**
   \brief   Reverse byte order (32 bit)
-  \details Reverses the byte order in integer value.
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
-#define __REV          __builtin_bswap32
+#define __REV(value)   __builtin_bswap32(value)
 
 
 /**
   \brief   Reverse byte order (16 bit)
-  \details Reverses the byte order in two unsigned short values.
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
-#define __REV16          __builtin_bswap16                           /* ToDo:  ARMCC_V6: check if __builtin_bswap16 could be used */
-#if 0
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
-{
-  uint32_t result;
-
-  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-}
-#endif
+#define __REV16(value) __ROR(__REV(value), 16)
 
 
 /**
-  \brief   Reverse byte order in signed short value
-  \details Reverses the byte order in a signed short value with sign extension to integer.
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
-                                                          /* ToDo:  ARMCC_V6: check if __builtin_bswap16 could be used */
-__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
-{
-  int32_t result;
-
-  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
-  return(result);
-}
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
 
 
 /**
@@ -849,8 +873,13 @@ __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
   \param [in]    op2  Number of Bits to rotate
   \return               Rotated value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 {
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
   return (op1 >> op2) | (op1 << (32U - op2));
 }
 
@@ -858,11 +887,11 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint
 /**
   \brief   Breakpoint
   \details Causes the processor to enter Debug state.
-            Debug tools can use this to investigate system state when the instruction at a particular address is reached.
-    \param [in]    value  is ignored by the processor.
-                   If required, a debugger can use it to store additional information about the breakpoint.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
  */
-#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
 
 
 /**
@@ -871,28 +900,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint
   \param [in]    value  Value to reverse
   \return               Reversed value
  */
-                                                          /* ToDo:  ARMCC_V6: check if __builtin_arm_rbit is supported */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
-{
-  uint32_t result;
-
-#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
-   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
-#else
-  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
-
-  result = value;                      /* r will be reversed bits of v; first get LSB of v */
-  for (value >>= 1U; value; value >>= 1U)
-  {
-    result <<= 1U;
-    result |= value & 1U;
-    s--;
-  }
-  result <<= s;                        /* shift when v's highest bits are zero */
-#endif
-  return(result);
-}
-
+#define __RBIT            __builtin_arm_rbit
 
 /**
   \brief   Count leading zeros
@@ -900,11 +908,13 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
   \param [in]  value  Value to count the leading zeros
   \return             number of leading zeros in value
  */
-#define __CLZ             __builtin_clz
+#define __CLZ             (uint8_t)__builtin_clz
 
 
-#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
-
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 /**
   \brief   LDR Exclusive (8 bit)
   \details Executes a exclusive LDR instruction for 8 bit value.
@@ -971,6 +981,15 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
  */
 #define __CLREX             __builtin_arm_clrex
 
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 
 /**
   \brief   Signed Saturate
@@ -979,13 +998,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
   \param [in]    sat  Bit position to saturate to (1..32)
   \return             Saturated value
  */
-/*#define __SSAT             __builtin_arm_ssat*/
-#define __SSAT(ARG1,ARG2) \
-({                          \
-  int32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
+#define __SSAT             __builtin_arm_ssat
 
 
 /**
@@ -996,14 +1009,6 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
   \return             Saturated value
  */
 #define __USAT             __builtin_arm_usat
-#if 0
-#define __USAT(ARG1,ARG2) \
-({                          \
-  uint32_t __RES, __ARG1 = (ARG1); \
-  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
-  __RES; \
- })
-#endif
 
 
 /**
@@ -1013,7 +1018,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
   \param [in]    value  Value to rotate
   \return               Rotated value
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 {
   uint32_t result;
 
@@ -1028,12 +1033,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
   \param [in]    ptr  Pointer to data
   \return             value of type uint8_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return ((uint8_t) result);    /* Add explicit type cast here */
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
 }
 
 
@@ -1043,12 +1048,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t
   \param [in]    ptr  Pointer to data
   \return        value of type uint16_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return ((uint16_t) result);    /* Add explicit type cast here */
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
 }
 
 
@@ -1058,12 +1063,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_
   \param [in]    ptr  Pointer to data
   \return        value of type uint32_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return(result);
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
 }
 
 
@@ -1073,9 +1078,9 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 {
-   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 }
 
 
@@ -1085,9 +1090,9 @@ __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volat
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 {
-   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 }
 
 
@@ -1097,28 +1102,83 @@ __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, vola
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 {
-   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 }
 
-#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 
 
-#if (__ARM_ARCH_8M__ == 1U)
-
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 /**
   \brief   Load-Acquire (8 bit)
   \details Executes a LDAB instruction for 8 bit value.
   \param [in]    ptr  Pointer to data
   \return             value of type uint8_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return ((uint8_t) result);
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);
 }
 
 
@@ -1128,12 +1188,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *
   \param [in]    ptr  Pointer to data
   \return        value of type uint16_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return ((uint16_t) result);
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);
 }
 
 
@@ -1143,12 +1203,12 @@ __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t
   \param [in]    ptr  Pointer to data
   \return        value of type uint32_t at (*ptr)
  */
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 {
-    uint32_t result;
+  uint32_t result;
 
-   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
-   return(result);
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
 }
 
 
@@ -1158,9 +1218,9 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 {
-   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 }
 
 
@@ -1170,9 +1230,9 @@ __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volati
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 {
-   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 }
 
 
@@ -1182,9 +1242,9 @@ __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volat
   \param [in]  value  Value to store
   \param [in]    ptr  Pointer to location
  */
-__attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 {
-   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 }
 
 
@@ -1247,7 +1307,8 @@ __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volati
  */
 #define     __STLEX                  (uint32_t)__builtin_arm_stlex
 
-#endif /* (__ARM_ARCH_8M__ == 1U) */
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 
 /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 
@@ -1258,9 +1319,9 @@ __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volati
   @{
 */
 
-#if (__ARM_FEATURE_DSP == 1U)        /* ToDo:  ARMCC_V6: This should be ARCH >= ARMv7-M + SIMD */
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1268,7 +1329,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1276,7 +1337,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1284,7 +1345,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1292,7 +1353,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1300,7 +1361,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1309,7 +1370,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, u
 }
 
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1317,7 +1378,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1325,7 +1386,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1333,7 +1394,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1341,7 +1402,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1349,7 +1410,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1358,7 +1419,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, u
 }
 
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1366,7 +1427,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1374,7 +1435,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1382,7 +1443,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1390,7 +1451,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1398,7 +1459,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1406,7 +1467,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1414,7 +1475,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1422,7 +1483,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1430,7 +1491,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1438,7 +1499,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1446,7 +1507,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1454,7 +1515,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1462,7 +1523,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1470,7 +1531,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1478,7 +1539,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1486,7 +1547,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1494,7 +1555,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1502,7 +1563,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1510,7 +1571,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1518,7 +1579,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1526,7 +1587,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1534,7 +1595,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uin
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1542,7 +1603,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1550,7 +1611,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1558,7 +1619,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
 {
   uint32_t result;
 
@@ -1568,7 +1629,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, u
 
 #define __SSAT16(ARG1,ARG2) \
 ({                          \
-  uint32_t __RES, __ARG1 = (ARG1); \
+  int32_t __RES, __ARG1 = (ARG1); \
   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
   __RES; \
  })
@@ -1580,7 +1641,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, u
   __RES; \
  })
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
 {
   uint32_t result;
 
@@ -1588,7 +1649,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1596,7 +1657,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
 {
   uint32_t result;
 
@@ -1604,7 +1665,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1612,7 +1673,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1620,7 +1681,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1628,7 +1689,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 {
   uint32_t result;
 
@@ -1636,7 +1697,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 {
   uint32_t result;
 
@@ -1644,7 +1705,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 {
   union llreg_u{
     uint32_t w32[2];
@@ -1661,7 +1722,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1,
   return(llr.w64);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
 {
   union llreg_u{
     uint32_t w32[2];
@@ -1678,7 +1739,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1,
   return(llr.w64);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1686,7 +1747,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1694,7 +1755,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
 {
   uint32_t result;
 
@@ -1702,7 +1763,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, u
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
 {
   uint32_t result;
 
@@ -1710,7 +1771,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1,
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
 {
   union llreg_u{
     uint32_t w32[2];
@@ -1727,7 +1788,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1,
   return(llr.w64);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
 {
   union llreg_u{
     uint32_t w32[2];
@@ -1744,7 +1805,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1,
   return(llr.w64);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
 {
   uint32_t result;
 
@@ -1752,7 +1813,7 @@ __attribute__((always_inline)) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, ui
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
 {
   int32_t result;
 
@@ -1760,7 +1821,7 @@ __attribute__((always_inline)) __STATIC_INLINE  int32_t __QADD( int32_t op1,  in
   return(result);
 }
 
-__attribute__((always_inline)) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
 {
   int32_t result;
 
@@ -1768,6 +1829,7 @@ __attribute__((always_inline)) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  in
   return(result);
 }
 
+#if 0
 #define __PKHBT(ARG1,ARG2,ARG3) \
 ({                          \
   uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
@@ -1784,17 +1846,24 @@ __attribute__((always_inline)) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  in
     __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
   __RES; \
  })
+#endif
 
-__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
 {
- int32_t result;
+  int32_t result;
 
- __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
- return(result);
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
 }
 
-#endif /* (__ARM_FEATURE_DSP == 1U) */
+#endif /* (__ARM_FEATURE_DSP == 1) */
 /*@} end of group CMSIS_SIMD_intrinsics */
 
 
-#endif /* __CMSIS_ARMCC_V6_H */
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/Firmware/ThirdParty/CMSIS/Include/cmsis_compiler.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_compiler.h
new file mode 100644
index 00000000..94212eb8
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_compiler.h
@@ -0,0 +1,266 @@
+/**************************************************************************//**
+ * @file     cmsis_compiler.h
+ * @brief    CMSIS compiler generic header file
+ * @version  V5.0.4
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_COMPILER_H
+#define __CMSIS_COMPILER_H
+
+#include <stdint.h>
+
+/*
+ * Arm Compiler 4/5
+ */
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+
+/*
+ * Arm Compiler 6 (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #include "cmsis_armclang.h"
+
+
+/*
+ * GNU Compiler
+ */
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+
+/*
+ * IAR Compiler
+ */
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iccarm.h>
+
+
+/*
+ * TI Arm Compiler
+ */
+#elif defined ( __TI_ARM__ )
+  #include <cmsis_ccs.h>
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __attribute__((packed))
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)                           __attribute__((aligned(x)))
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+
+
+/*
+ * TASKING Compiler
+ */
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __packed__
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __packed__
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __packed__
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __packed__ T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)              __align(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+
+
+/*
+ * COSMIC Compiler
+ */
+#elif defined ( __CSMC__ )
+   #include <cmsis_csm.h>
+
+ #ifndef   __ASM
+    #define __ASM                                  _asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    // NO RETURN is automatically detected hence no warning here
+    #define __NO_RETURN
+  #endif
+  #ifndef   __USED
+    #warning No compiler specific solution for __USED. __USED is ignored.
+    #define __USED
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __weak
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               @packed
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        @packed struct
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         @packed union
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    @packed struct T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+
+
+#else
+  #error Unknown compiler.
+#endif
+
+
+#endif /* __CMSIS_COMPILER_H */
+
diff --git a/Firmware/ThirdParty/CMSIS/Include/cmsis_gcc.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_gcc.h
new file mode 100644
index 00000000..2d9db15a
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_gcc.h
@@ -0,0 +1,2085 @@
+/**************************************************************************//**
+ * @file     cmsis_gcc.h
+ * @brief    CMSIS compiler GCC header file
+ * @version  V5.0.4
+ * @date     09. April 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_GCC_H
+#define __CMSIS_GCC_H
+
+/* ignore some GCC warnings */
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+
+/* Fallback for __has_builtin */
+#ifndef __has_builtin
+  #define __has_builtin(x) (0)
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static inline
+#endif
+#ifndef   __STATIC_FORCEINLINE                 
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
+#endif                                           
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+  
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+  
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_get_fpscr) 
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  return __builtin_arm_get_fpscr();
+#else
+  uint32_t result;
+
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  return(result);
+#endif
+#else
+  return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_set_fpscr)
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  __builtin_arm_set_fpscr(fpscr);
+#else
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
+#endif
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP()                             __ASM volatile ("nop")
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI()                             __ASM volatile ("wfi")
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE()                             __ASM volatile ("wfe")
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV()                             __ASM volatile ("sev")
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+__STATIC_FORCEINLINE void __ISB(void)
+{
+  __ASM volatile ("isb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+__STATIC_FORCEINLINE void __DSB(void)
+{
+  __ASM volatile ("dsb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+__STATIC_FORCEINLINE void __DMB(void)
+{
+  __ASM volatile ("dmb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
+  return __builtin_bswap32(value);
+#else
+  uint32_t result;
+
+  __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+  return (int16_t)__builtin_bswap16(value);
+#else
+  int16_t result;
+
+  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return result;
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ             (uint8_t)__builtin_clz
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
+   return(result);
+}
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+__STATIC_FORCEINLINE void __CLREX(void)
+{
+  __ASM volatile ("clrex" ::: "memory");
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT(ARG1,ARG2) \
+__extension__ \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT(ARG1,ARG2) \
+ __extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#if 0
+#define __PKHBT(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+#endif
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#pragma GCC diagnostic pop
+
+#endif /* __CMSIS_GCC_H */
diff --git a/Firmware/ThirdParty/CMSIS/Include/cmsis_iccarm.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_iccarm.h
new file mode 100644
index 00000000..11c4af0e
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_iccarm.h
@@ -0,0 +1,935 @@
+/**************************************************************************//**
+ * @file     cmsis_iccarm.h
+ * @brief    CMSIS compiler ICCARM (IAR Compiler for Arm) header file
+ * @version  V5.0.7
+ * @date     19. June 2018
+ ******************************************************************************/
+
+//------------------------------------------------------------------------------
+//
+// Copyright (c) 2017-2018 IAR Systems
+//
+// Licensed under the Apache License, Version 2.0 (the "License")
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+//     http://www.apache.org/licenses/LICENSE-2.0
+//
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+//
+//------------------------------------------------------------------------------
+
+
+#ifndef __CMSIS_ICCARM_H__
+#define __CMSIS_ICCARM_H__
+
+#ifndef __ICCARM__
+  #error This file should only be compiled by ICCARM
+#endif
+
+#pragma system_include
+
+#define __IAR_FT _Pragma("inline=forced") __intrinsic
+
+#if (__VER__ >= 8000000)
+  #define __ICCARM_V8 1
+#else
+  #define __ICCARM_V8 0
+#endif
+
+#ifndef __ALIGNED
+  #if __ICCARM_V8
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #elif (__VER__ >= 7080000)
+    /* Needs IAR language extensions */
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #else
+    #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+#endif
+
+
+/* Define compiler macros for CPU architecture, used in CMSIS 5.
+ */
+#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
+/* Macros already defined */
+#else
+  #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
+    #if __ARM_ARCH == 6
+      #define __ARM_ARCH_6M__ 1
+    #elif __ARM_ARCH == 7
+      #if __ARM_FEATURE_DSP
+        #define __ARM_ARCH_7EM__ 1
+      #else
+        #define __ARM_ARCH_7M__ 1
+      #endif
+    #endif /* __ARM_ARCH */
+  #endif /* __ARM_ARCH_PROFILE == 'M' */
+#endif
+
+/* Alternativ core deduction for older ICCARM's */
+#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
+    !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
+  #if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
+    #define __ARM_ARCH_6M__ 1
+  #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
+    #define __ARM_ARCH_7M__ 1
+  #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
+    #define __ARM_ARCH_7EM__  1
+  #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #else
+    #error "Unknown target."
+  #endif
+#endif
+
+
+
+#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
+  #define __IAR_M0_FAMILY  1
+#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
+  #define __IAR_M0_FAMILY  1
+#else
+  #define __IAR_M0_FAMILY  0
+#endif
+
+
+#ifndef __ASM
+  #define __ASM __asm
+#endif
+
+#ifndef __INLINE
+  #define __INLINE inline
+#endif
+
+#ifndef   __NO_RETURN
+  #if __ICCARM_V8
+    #define __NO_RETURN __attribute__((__noreturn__))
+  #else
+    #define __NO_RETURN _Pragma("object_attribute=__noreturn")
+  #endif
+#endif
+
+#ifndef   __PACKED
+  #if __ICCARM_V8
+    #define __PACKED __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED __packed
+  #endif
+#endif
+
+#ifndef   __PACKED_STRUCT
+  #if __ICCARM_V8
+    #define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_STRUCT __packed struct
+  #endif
+#endif
+
+#ifndef   __PACKED_UNION
+  #if __ICCARM_V8
+    #define __PACKED_UNION union __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_UNION __packed union
+  #endif
+#endif
+
+#ifndef   __RESTRICT
+  #define __RESTRICT            __restrict
+#endif
+
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE       static inline
+#endif
+
+#ifndef   __FORCEINLINE
+  #define __FORCEINLINE         _Pragma("inline=forced")
+#endif
+
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE  __FORCEINLINE __STATIC_INLINE
+#endif
+
+#ifndef __UNALIGNED_UINT16_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
+{
+  return *(__packed uint16_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
+#endif
+
+
+#ifndef __UNALIGNED_UINT16_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
+{
+  *(__packed uint16_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
+{
+  return *(__packed uint32_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
+#endif
+
+#ifndef __UNALIGNED_UINT32_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
+{
+  *(__packed uint32_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32   /* deprecated */
+#pragma language=save
+#pragma language=extended
+__packed struct  __iar_u32 { uint32_t v; };
+#pragma language=restore
+#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
+#endif
+
+#ifndef   __USED
+  #if __ICCARM_V8
+    #define __USED __attribute__((used))
+  #else
+    #define __USED _Pragma("__root")
+  #endif
+#endif
+
+#ifndef   __WEAK
+  #if __ICCARM_V8
+    #define __WEAK __attribute__((weak))
+  #else
+    #define __WEAK _Pragma("__weak")
+  #endif
+#endif
+
+
+#ifndef __ICCARM_INTRINSICS_VERSION__
+  #define __ICCARM_INTRINSICS_VERSION__  0
+#endif
+
+#if __ICCARM_INTRINSICS_VERSION__ == 2
+
+  #if defined(__CLZ)
+    #undef __CLZ
+  #endif
+  #if defined(__REVSH)
+    #undef __REVSH
+  #endif
+  #if defined(__RBIT)
+    #undef __RBIT
+  #endif
+  #if defined(__SSAT)
+    #undef __SSAT
+  #endif
+  #if defined(__USAT)
+    #undef __USAT
+  #endif
+
+  #include "iccarm_builtin.h"
+
+  #define __disable_fault_irq __iar_builtin_disable_fiq
+  #define __disable_irq       __iar_builtin_disable_interrupt
+  #define __enable_fault_irq  __iar_builtin_enable_fiq
+  #define __enable_irq        __iar_builtin_enable_interrupt
+  #define __arm_rsr           __iar_builtin_rsr
+  #define __arm_wsr           __iar_builtin_wsr
+
+
+  #define __get_APSR()                (__arm_rsr("APSR"))
+  #define __get_BASEPRI()             (__arm_rsr("BASEPRI"))
+  #define __get_CONTROL()             (__arm_rsr("CONTROL"))
+  #define __get_FAULTMASK()           (__arm_rsr("FAULTMASK"))
+
+  #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+       (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+    #define __get_FPSCR()             (__arm_rsr("FPSCR"))
+    #define __set_FPSCR(VALUE)        (__arm_wsr("FPSCR", (VALUE)))
+  #else
+    #define __get_FPSCR()             ( 0 )
+    #define __set_FPSCR(VALUE)        ((void)VALUE)
+  #endif
+
+  #define __get_IPSR()                (__arm_rsr("IPSR"))
+  #define __get_MSP()                 (__arm_rsr("MSP"))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __get_MSPLIM()            (0U)
+  #else
+    #define __get_MSPLIM()            (__arm_rsr("MSPLIM"))
+  #endif
+  #define __get_PRIMASK()             (__arm_rsr("PRIMASK"))
+  #define __get_PSP()                 (__arm_rsr("PSP"))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __get_PSPLIM()            (0U)
+  #else
+    #define __get_PSPLIM()            (__arm_rsr("PSPLIM"))
+  #endif
+
+  #define __get_xPSR()                (__arm_rsr("xPSR"))
+
+  #define __set_BASEPRI(VALUE)        (__arm_wsr("BASEPRI", (VALUE)))
+  #define __set_BASEPRI_MAX(VALUE)    (__arm_wsr("BASEPRI_MAX", (VALUE)))
+  #define __set_CONTROL(VALUE)        (__arm_wsr("CONTROL", (VALUE)))
+  #define __set_FAULTMASK(VALUE)      (__arm_wsr("FAULTMASK", (VALUE)))
+  #define __set_MSP(VALUE)            (__arm_wsr("MSP", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __set_MSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_MSPLIM(VALUE)       (__arm_wsr("MSPLIM", (VALUE)))
+  #endif
+  #define __set_PRIMASK(VALUE)        (__arm_wsr("PRIMASK", (VALUE)))
+  #define __set_PSP(VALUE)            (__arm_wsr("PSP", (VALUE)))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __set_PSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_PSPLIM(VALUE)       (__arm_wsr("PSPLIM", (VALUE)))
+  #endif
+
+  #define __TZ_get_CONTROL_NS()       (__arm_rsr("CONTROL_NS"))
+  #define __TZ_set_CONTROL_NS(VALUE)  (__arm_wsr("CONTROL_NS", (VALUE)))
+  #define __TZ_get_PSP_NS()           (__arm_rsr("PSP_NS"))
+  #define __TZ_set_PSP_NS(VALUE)      (__arm_wsr("PSP_NS", (VALUE)))
+  #define __TZ_get_MSP_NS()           (__arm_rsr("MSP_NS"))
+  #define __TZ_set_MSP_NS(VALUE)      (__arm_wsr("MSP_NS", (VALUE)))
+  #define __TZ_get_SP_NS()            (__arm_rsr("SP_NS"))
+  #define __TZ_set_SP_NS(VALUE)       (__arm_wsr("SP_NS", (VALUE)))
+  #define __TZ_get_PRIMASK_NS()       (__arm_rsr("PRIMASK_NS"))
+  #define __TZ_set_PRIMASK_NS(VALUE)  (__arm_wsr("PRIMASK_NS", (VALUE)))
+  #define __TZ_get_BASEPRI_NS()       (__arm_rsr("BASEPRI_NS"))
+  #define __TZ_set_BASEPRI_NS(VALUE)  (__arm_wsr("BASEPRI_NS", (VALUE)))
+  #define __TZ_get_FAULTMASK_NS()     (__arm_rsr("FAULTMASK_NS"))
+  #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __TZ_get_PSPLIM_NS()      (0U)
+    #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
+  #else
+    #define __TZ_get_PSPLIM_NS()      (__arm_rsr("PSPLIM_NS"))
+    #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
+  #endif
+
+  #define __TZ_get_MSPLIM_NS()        (__arm_rsr("MSPLIM_NS"))
+  #define __TZ_set_MSPLIM_NS(VALUE)   (__arm_wsr("MSPLIM_NS", (VALUE)))
+
+  #define __NOP     __iar_builtin_no_operation
+
+  #define __CLZ     __iar_builtin_CLZ
+  #define __CLREX   __iar_builtin_CLREX
+
+  #define __DMB     __iar_builtin_DMB
+  #define __DSB     __iar_builtin_DSB
+  #define __ISB     __iar_builtin_ISB
+
+  #define __LDREXB  __iar_builtin_LDREXB
+  #define __LDREXH  __iar_builtin_LDREXH
+  #define __LDREXW  __iar_builtin_LDREX
+
+  #define __RBIT    __iar_builtin_RBIT
+  #define __REV     __iar_builtin_REV
+  #define __REV16   __iar_builtin_REV16
+
+  __IAR_FT int16_t __REVSH(int16_t val)
+  {
+    return (int16_t) __iar_builtin_REVSH(val);
+  }
+
+  #define __ROR     __iar_builtin_ROR
+  #define __RRX     __iar_builtin_RRX
+
+  #define __SEV     __iar_builtin_SEV
+
+  #if !__IAR_M0_FAMILY
+    #define __SSAT    __iar_builtin_SSAT
+  #endif
+
+  #define __STREXB  __iar_builtin_STREXB
+  #define __STREXH  __iar_builtin_STREXH
+  #define __STREXW  __iar_builtin_STREX
+
+  #if !__IAR_M0_FAMILY
+    #define __USAT    __iar_builtin_USAT
+  #endif
+
+  #define __WFE     __iar_builtin_WFE
+  #define __WFI     __iar_builtin_WFI
+
+  #if __ARM_MEDIA__
+    #define __SADD8   __iar_builtin_SADD8
+    #define __QADD8   __iar_builtin_QADD8
+    #define __SHADD8  __iar_builtin_SHADD8
+    #define __UADD8   __iar_builtin_UADD8
+    #define __UQADD8  __iar_builtin_UQADD8
+    #define __UHADD8  __iar_builtin_UHADD8
+    #define __SSUB8   __iar_builtin_SSUB8
+    #define __QSUB8   __iar_builtin_QSUB8
+    #define __SHSUB8  __iar_builtin_SHSUB8
+    #define __USUB8   __iar_builtin_USUB8
+    #define __UQSUB8  __iar_builtin_UQSUB8
+    #define __UHSUB8  __iar_builtin_UHSUB8
+    #define __SADD16  __iar_builtin_SADD16
+    #define __QADD16  __iar_builtin_QADD16
+    #define __SHADD16 __iar_builtin_SHADD16
+    #define __UADD16  __iar_builtin_UADD16
+    #define __UQADD16 __iar_builtin_UQADD16
+    #define __UHADD16 __iar_builtin_UHADD16
+    #define __SSUB16  __iar_builtin_SSUB16
+    #define __QSUB16  __iar_builtin_QSUB16
+    #define __SHSUB16 __iar_builtin_SHSUB16
+    #define __USUB16  __iar_builtin_USUB16
+    #define __UQSUB16 __iar_builtin_UQSUB16
+    #define __UHSUB16 __iar_builtin_UHSUB16
+    #define __SASX    __iar_builtin_SASX
+    #define __QASX    __iar_builtin_QASX
+    #define __SHASX   __iar_builtin_SHASX
+    #define __UASX    __iar_builtin_UASX
+    #define __UQASX   __iar_builtin_UQASX
+    #define __UHASX   __iar_builtin_UHASX
+    #define __SSAX    __iar_builtin_SSAX
+    #define __QSAX    __iar_builtin_QSAX
+    #define __SHSAX   __iar_builtin_SHSAX
+    #define __USAX    __iar_builtin_USAX
+    #define __UQSAX   __iar_builtin_UQSAX
+    #define __UHSAX   __iar_builtin_UHSAX
+    #define __USAD8   __iar_builtin_USAD8
+    #define __USADA8  __iar_builtin_USADA8
+    #define __SSAT16  __iar_builtin_SSAT16
+    #define __USAT16  __iar_builtin_USAT16
+    #define __UXTB16  __iar_builtin_UXTB16
+    #define __UXTAB16 __iar_builtin_UXTAB16
+    #define __SXTB16  __iar_builtin_SXTB16
+    #define __SXTAB16 __iar_builtin_SXTAB16
+    #define __SMUAD   __iar_builtin_SMUAD
+    #define __SMUADX  __iar_builtin_SMUADX
+    #define __SMMLA   __iar_builtin_SMMLA
+    #define __SMLAD   __iar_builtin_SMLAD
+    #define __SMLADX  __iar_builtin_SMLADX
+    #define __SMLALD  __iar_builtin_SMLALD
+    #define __SMLALDX __iar_builtin_SMLALDX
+    #define __SMUSD   __iar_builtin_SMUSD
+    #define __SMUSDX  __iar_builtin_SMUSDX
+    #define __SMLSD   __iar_builtin_SMLSD
+    #define __SMLSDX  __iar_builtin_SMLSDX
+    #define __SMLSLD  __iar_builtin_SMLSLD
+    #define __SMLSLDX __iar_builtin_SMLSLDX
+    #define __SEL     __iar_builtin_SEL
+    #define __QADD    __iar_builtin_QADD
+    #define __QSUB    __iar_builtin_QSUB
+    #define __PKHBT   __iar_builtin_PKHBT
+    #define __PKHTB   __iar_builtin_PKHTB
+  #endif
+
+#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #define __CLZ  __cmsis_iar_clz_not_active
+    #define __SSAT __cmsis_iar_ssat_not_active
+    #define __USAT __cmsis_iar_usat_not_active
+    #define __RBIT __cmsis_iar_rbit_not_active
+    #define __get_APSR  __cmsis_iar_get_APSR_not_active
+  #endif
+
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #define __get_FPSCR __cmsis_iar_get_FPSR_not_active
+    #define __set_FPSCR __cmsis_iar_set_FPSR_not_active
+  #endif
+
+  #ifdef __INTRINSICS_INCLUDED
+  #error intrinsics.h is already included previously!
+  #endif
+
+  #include <intrinsics.h>
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #undef __CLZ
+    #undef __SSAT
+    #undef __USAT
+    #undef __RBIT
+    #undef __get_APSR
+
+    __STATIC_INLINE uint8_t __CLZ(uint32_t data)
+    {
+      if (data == 0U) { return 32U; }
+
+      uint32_t count = 0U;
+      uint32_t mask = 0x80000000U;
+
+      while ((data & mask) == 0U)
+      {
+        count += 1U;
+        mask = mask >> 1U;
+      }
+      return count;
+    }
+
+    __STATIC_INLINE uint32_t __RBIT(uint32_t v)
+    {
+      uint8_t sc = 31U;
+      uint32_t r = v;
+      for (v >>= 1U; v; v >>= 1U)
+      {
+        r <<= 1U;
+        r |= v & 1U;
+        sc--;
+      }
+      return (r << sc);
+    }
+
+    __STATIC_INLINE  uint32_t __get_APSR(void)
+    {
+      uint32_t res;
+      __asm("MRS      %0,APSR" : "=r" (res));
+      return res;
+    }
+
+  #endif
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #undef __get_FPSCR
+    #undef __set_FPSCR
+    #define __get_FPSCR()       (0)
+    #define __set_FPSCR(VALUE)  ((void)VALUE)
+  #endif
+
+  #pragma diag_suppress=Pe940
+  #pragma diag_suppress=Pe177
+
+  #define __enable_irq    __enable_interrupt
+  #define __disable_irq   __disable_interrupt
+  #define __NOP           __no_operation
+
+  #define __get_xPSR      __get_PSR
+
+  #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
+
+    __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
+    {
+      return __LDREX((unsigned long *)ptr);
+    }
+
+    __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
+    {
+      return __STREX(value, (unsigned long *)ptr);
+    }
+  #endif
+
+
+  /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+  #if (__CORTEX_M >= 0x03)
+
+    __IAR_FT uint32_t __RRX(uint32_t value)
+    {
+      uint32_t result;
+      __ASM("RRX      %0, %1" : "=r"(result) : "r" (value) : "cc");
+      return(result);
+    }
+
+    __IAR_FT void __set_BASEPRI_MAX(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_MAX,%0"::"r" (value));
+    }
+
+
+    #define __enable_fault_irq  __enable_fiq
+    #define __disable_fault_irq __disable_fiq
+
+
+  #endif /* (__CORTEX_M >= 0x03) */
+
+  __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
+  {
+    return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
+  }
+
+  #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+       (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+   __IAR_FT uint32_t __get_MSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,MSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_MSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      MSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __get_PSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_PSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,CONTROL_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_CONTROL_NS(uint32_t value)
+    {
+      __asm volatile("MSR      CONTROL_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_SP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,SP_NS" : "=r" (res));
+      return res;
+    }
+    __IAR_FT void   __TZ_set_SP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      SP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PRIMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PRIMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PRIMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,BASEPRI_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_BASEPRI_NS(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,FAULTMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_FAULTMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      FAULTMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM_NS" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSPLIM_NS(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM_NS,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSPLIM_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSPLIM_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSPLIM_NS,%0" :: "r" (value));
+    }
+
+  #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#endif   /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+#define __BKPT(value)    __asm volatile ("BKPT     %0" : : "i"(value))
+
+#if __IAR_M0_FAMILY
+  __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+  {
+    if ((sat >= 1U) && (sat <= 32U))
+    {
+      const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+      const int32_t min = -1 - max ;
+      if (val > max)
+      {
+        return max;
+      }
+      else if (val < min)
+      {
+        return min;
+      }
+    }
+    return val;
+  }
+
+  __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+  {
+    if (sat <= 31U)
+    {
+      const uint32_t max = ((1U << sat) - 1U);
+      if (val > (int32_t)max)
+      {
+        return max;
+      }
+      else if (val < 0)
+      {
+        return 0U;
+      }
+    }
+    return (uint32_t)val;
+  }
+#endif
+
+#if (__CORTEX_M >= 0x03)   /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+
+  __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
+  {
+    uint32_t res;
+    __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
+  {
+    __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
+  {
+    __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
+  {
+    __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
+  }
+
+#endif /* (__CORTEX_M >= 0x03) */
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+
+  __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
+  {
+    __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
+  {
+    __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
+  {
+    __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#undef __IAR_FT
+#undef __IAR_M0_FAMILY
+#undef __ICCARM_V8
+
+#pragma diag_default=Pe940
+#pragma diag_default=Pe177
+
+#endif /* __CMSIS_ICCARM_H__ */
diff --git a/Firmware/ThirdParty/CMSIS/Include/cmsis_version.h b/Firmware/ThirdParty/CMSIS/Include/cmsis_version.h
new file mode 100644
index 00000000..660f612a
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/cmsis_version.h
@@ -0,0 +1,39 @@
+/**************************************************************************//**
+ * @file     cmsis_version.h
+ * @brief    CMSIS Core(M) Version definitions
+ * @version  V5.0.2
+ * @date     19. April 2017
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CMSIS_VERSION_H
+#define __CMSIS_VERSION_H
+
+/*  CMSIS Version definitions */
+#define __CM_CMSIS_VERSION_MAIN  ( 5U)                                      /*!< [31:16] CMSIS Core(M) main version */
+#define __CM_CMSIS_VERSION_SUB   ( 1U)                                      /*!< [15:0]  CMSIS Core(M) sub version */
+#define __CM_CMSIS_VERSION       ((__CM_CMSIS_VERSION_MAIN << 16U) | \
+                                   __CM_CMSIS_VERSION_SUB           )       /*!< CMSIS Core(M) version number */
+#endif
diff --git a/Firmware/ThirdParty/CMSIS/Include/core_armv8mbl.h b/Firmware/ThirdParty/CMSIS/Include/core_armv8mbl.h
new file mode 100644
index 00000000..251e4ede
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/core_armv8mbl.h
@@ -0,0 +1,1918 @@
+/**************************************************************************//**
+ * @file     core_armv8mbl.h
+ * @brief    CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     22. June 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MBL_H_GENERIC
+#define __CORE_ARMV8MBL_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MBL
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     ( 2U)                                            /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MBL_H_DEPENDANT
+#define __CORE_ARMV8MBL_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MBL_REV
+    #define __ARMv8MBL_REV               0x0000U
+    #warning "__ARMv8MBL_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MBL */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000002UL)     /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Firmware/ThirdParty/CMSIS/Include/core_armv8mml.h b/Firmware/ThirdParty/CMSIS/Include/core_armv8mml.h
new file mode 100644
index 00000000..3a3148ea
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/core_armv8mml.h
@@ -0,0 +1,2927 @@
+/**************************************************************************//**
+ * @file     core_armv8mml.h
+ * @brief    CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     06. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_ARMV8MML_H_GENERIC
+#define __CORE_ARMV8MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MML
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS Armv8MML definitions */
+#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (81U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MML_H_DEPENDANT
+#define __CORE_ARMV8MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MML_REV
+    #define __ARMv8MML_REV               0x0000U
+    #warning "__ARMv8MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000002UL)     /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0.h b/Firmware/ThirdParty/CMSIS/Include/core_cm0.h
similarity index 71%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0.h
rename to Firmware/ThirdParty/CMSIS/Include/core_cm0.h
index 711dad55..f929bba0 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm0.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_cm0.h
  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.5
+ * @date     28. May 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,53 +60,15 @@
   @{
  */
 
+#include "cmsis_version.h"
+ 
 /*  CMSIS CM0 definitions */
-#define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
-#define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
-                                    __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+                                    __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     This core does not support an FPU at all
@@ -128,7 +80,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -143,7 +95,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -160,8 +112,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -555,18 +507,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -578,7 +530,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M0 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
@@ -614,87 +566,177 @@ typedef struct
   @{
  */
 
-/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 /* The following MACROS handle generation of the register offset and byte masks */
 #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
   else
   {
-    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
 }
@@ -702,24 +744,108 @@ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
-  {
-    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
-  }
-  else
+  if ((int32_t)(IRQn) >= 0)
   {
     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
   }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 }
 
 
@@ -727,7 +853,7 @@ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -744,6 +870,31 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 /*@} end of CMSIS_Core_NVICFunctions */
 
 
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
 
 /* ##################################    SysTick function  ############################################ */
 /**
@@ -753,7 +904,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0plus.h b/Firmware/ThirdParty/CMSIS/Include/core_cm0plus.h
similarity index 74%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0plus.h
rename to Firmware/ThirdParty/CMSIS/Include/core_cm0plus.h
index b04aa390..424011ac 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm0plus.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm0plus.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_cm0plus.h
  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.6
+ * @date     28. May 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,53 +60,15 @@
   @{
  */
 
+#include "cmsis_version.h"
+ 
 /*  CMSIS CM0+ definitions */
-#define __CM0PLUS_CMSIS_VERSION_MAIN (0x04U)                                   /*!< [31:16] CMSIS HAL main version */
-#define __CM0PLUS_CMSIS_VERSION_SUB  (0x1EU)                                   /*!< [15:0]  CMSIS HAL sub version */
+#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
-                                       __CM0PLUS_CMSIS_VERSION_SUB           ) /*!< CMSIS HAL version number */
+                                       __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     This core does not support an FPU at all
@@ -128,7 +80,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -143,7 +95,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -160,8 +112,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -404,7 +356,7 @@ typedef struct
 {
   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
-#if (__VTOR_PRESENT == 1U)
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 #else
         uint32_t RESERVED0;
@@ -461,7 +413,7 @@ typedef struct
 #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
 #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
 
-#if (__VTOR_PRESENT == 1U)
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 /* SCB Interrupt Control State Register Definitions */
 #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB VTOR: TBLOFF Position */
 #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
@@ -558,7 +510,7 @@ typedef struct
 
 /*@} end of group CMSIS_SysTick */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -578,6 +530,8 @@ typedef struct
   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
 } MPU_Type;
 
+#define MPU_TYPE_RALIASES                  1U
+
 /* MPU Type Register Definitions */
 #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
 #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
@@ -667,18 +621,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -690,7 +644,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M0+ Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
@@ -700,7 +654,7 @@ typedef struct
 #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
 #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
@@ -730,87 +684,177 @@ typedef struct
   @{
  */
 
-/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 /* The following MACROS handle generation of the register offset and byte masks */
 #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
   else
   {
-    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
 }
@@ -818,24 +862,117 @@ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
-  {
-    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
-  }
-  else
+  if ((int32_t)(IRQn) >= 0)
   {
     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
   }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+    uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+
 }
 
 
@@ -843,7 +980,7 @@ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -859,6 +996,38 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 
 /*@} end of CMSIS_Core_NVICFunctions */
 
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
 
 
 /* ##################################    SysTick function  ############################################ */
@@ -869,7 +1038,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
diff --git a/Firmware/ThirdParty/CMSIS/Include/core_cm1.h b/Firmware/ThirdParty/CMSIS/Include/core_cm1.h
new file mode 100644
index 00000000..0ed678e3
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm1.h
@@ -0,0 +1,976 @@
+/**************************************************************************//**
+ * @file     core_cm1.h
+ * @brief    CMSIS Cortex-M1 Core Peripheral Access Layer Header File
+ * @version  V1.0.0
+ * @date     23. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM1_H_GENERIC
+#define __CORE_CM1_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M1
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM1 definitions */
+#define __CM1_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM1_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM1_CMSIS_VERSION       ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM1_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (1U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM1_H_DEPENDANT
+#define __CORE_CM1_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM1_REV
+    #define __CM1_REV               0x0100U
+    #warning "__CM1_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M1 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_ITCMUAEN_Pos            4U                                        /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMUAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos)         /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
+
+#define SCnSCB_ACTLR_ITCMLAEN_Pos            3U                                        /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMLAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos)         /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M1 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M1 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Firmware/ThirdParty/CMSIS/Include/core_cm23.h b/Firmware/ThirdParty/CMSIS/Include/core_cm23.h
new file mode 100644
index 00000000..acbc5dfe
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm23.h
@@ -0,0 +1,1993 @@
+/**************************************************************************//**
+ * @file     core_cm23.h
+ * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     22. June 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM23_H_GENERIC
+#define __CORE_CM23_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M23
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM23_H_DEPENDANT
+#define __CORE_CM23_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM23_REV
+    #define __CM23_REV                0x0000U
+    #warning "__CM23_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M23 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000002UL)     /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+	
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm3.h b/Firmware/ThirdParty/CMSIS/Include/core_cm3.h
similarity index 84%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_cm3.h
rename to Firmware/ThirdParty/CMSIS/Include/core_cm3.h
index b4ac4c7b..74bff64b 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm3.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm3.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_cm3.h
  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.8
+ * @date     04. June 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,53 +60,15 @@
   @{
  */
 
+#include "cmsis_version.h"
+
 /*  CMSIS CM3 definitions */
-#define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
-#define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
-                                    __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+                                    __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     This core does not support an FPU at all
@@ -128,7 +80,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -143,7 +95,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -160,8 +112,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -191,7 +143,7 @@
   #endif
 
   #ifndef __NVIC_PRIO_BITS
-    #define __NVIC_PRIO_BITS          4U
+    #define __NVIC_PRIO_BITS          3U
     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
   #endif
 
@@ -308,9 +260,11 @@ typedef union
   struct
   {
     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
-    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
-    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
-    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
@@ -336,12 +290,15 @@ typedef union
 #define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
 #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
 
-#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
-#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
 
 #define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
 #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
 
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
 #define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
 #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
 
@@ -487,7 +444,7 @@ typedef struct
 #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
 
 /* SCB Vector Table Offset Register Definitions */
-#if (__CM3_REV < 0x0201U)                   /* core r2p1 */
+#if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
 #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
 
@@ -602,6 +559,60 @@ typedef struct
 #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
 #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
 
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
 /* SCB Hard Fault Status Register Definitions */
 #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
 #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
@@ -645,7 +656,7 @@ typedef struct
 {
         uint32_t RESERVED0[1U];
   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
-#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 #else
         uint32_t RESERVED1[1U];
@@ -770,7 +781,7 @@ typedef struct
 
 /* ITM Trace Privilege Register Definitions */
 #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
-#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
 
 /* ITM Trace Control Register Definitions */
 #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
@@ -984,7 +995,7 @@ typedef struct
  */
 typedef struct
 {
-  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
         uint32_t RESERVED0[2U];
   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
@@ -995,7 +1006,7 @@ typedef struct
   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
         uint32_t RESERVED3[759U];
-  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
         uint32_t RESERVED4[1U];
@@ -1065,8 +1076,11 @@ typedef struct
 #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
 
 /* TPI ITATBCTR2 Register Definitions */
-#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
-#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
 
 /* TPI Integration ITM Data Register Definitions (FIFO1) */
 #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
@@ -1091,12 +1105,15 @@ typedef struct
 #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
 
 /* TPI ITATBCTR0 Register Definitions */
-#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
-#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
 
 /* TPI Integration Mode Control Register Definitions */
 #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
-#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
 
 /* TPI DEVID Register Definitions */
 #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
@@ -1118,16 +1135,16 @@ typedef struct
 #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
 
 /* TPI DEVTYPE Register Definitions */
-#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
-#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
-
-#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
 #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
 
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
 /*@}*/ /* end of group CMSIS_TPI */
 
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -1153,6 +1170,8 @@ typedef struct
   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
 } MPU_Type;
 
+#define MPU_TYPE_RALIASES                  4U
+
 /* MPU Type Register Definitions */
 #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
 #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
@@ -1337,18 +1356,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -1360,7 +1379,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M3 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
 #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
@@ -1379,7 +1398,7 @@ typedef struct
 #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
 #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
@@ -1410,6 +1429,45 @@ typedef struct
   @{
  */
 
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
 /**
   \brief   Set Priority Grouping
   \details Sets the priority grouping field using the required unlock sequence.
@@ -1419,7 +1477,7 @@ typedef struct
            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
   \param [in]      PriorityGroup  Priority grouping field.
  */
-__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 {
   uint32_t reg_value;
   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
@@ -1428,7 +1486,7 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
   reg_value  =  (reg_value                                   |
                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
-                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
   SCB->AIRCR =  reg_value;
 }
 
@@ -1438,121 +1496,178 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   \details Reads the priority grouping field from the NVIC Interrupt Controller.
   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  */
-__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 {
   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 }
 
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Get Active Interrupt
-  \details Reads the active register in NVIC and returns the active bit.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not active.
   \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
   else
   {
-    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
 }
 
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
   }
   else
   {
-    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
   }
 }
 
@@ -1609,11 +1724,42 @@ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGr
 }
 
 
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
 /**
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -1630,6 +1776,38 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 
 /*@} end of CMSIS_Core_NVICFunctions */
 
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
 
 
 /* ##################################    SysTick function  ############################################ */
@@ -1640,7 +1818,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
@@ -1683,8 +1861,8 @@ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
   @{
  */
 
-extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
-#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
 
 
 /**
diff --git a/Firmware/ThirdParty/CMSIS/Include/core_cm33.h b/Firmware/ThirdParty/CMSIS/Include/core_cm33.h
new file mode 100644
index 00000000..6cd2db77
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm33.h
@@ -0,0 +1,3002 @@
+/**************************************************************************//**
+ * @file     core_cm33.h
+ * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
+ * @version  V5.0.9
+ * @date     06. July 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM33_H_GENERIC
+#define __CORE_CM33_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M33
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM33 definitions */
+#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_PCS_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM33_H_DEPENDANT
+#define __CORE_CM33_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM33_REV
+    #define __CM33_REV                0x0000U
+    #warning "__CM33_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M33 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED3[92U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Address           (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configuration struct   (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000002UL)     /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm4.h b/Firmware/ThirdParty/CMSIS/Include/core_cm4.h
similarity index 84%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_cm4.h
rename to Firmware/ThirdParty/CMSIS/Include/core_cm4.h
index dc840ebf..7d568735 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm4.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm4.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_cm4.h
  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.8
+ * @date     04. June 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,60 +60,22 @@
   @{
  */
 
-/*  CMSIS CM4 definitions */
-#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
-#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#include "cmsis_version.h"
+
+/* CMSIS CM4 definitions */
+#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
-                                    __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+                                    __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
 */
 #if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -133,9 +85,9 @@
     #define __FPU_USED         0U
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
-    #if (__FPU_PRESENT == 1)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -147,7 +99,7 @@
 
 #elif defined ( __GNUC__ )
   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -159,7 +111,7 @@
 
 #elif defined ( __ICCARM__ )
   #if defined __ARMVFP__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -169,9 +121,9 @@
     #define __FPU_USED         0U
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -183,7 +135,7 @@
 
 #elif defined ( __TASKING__ )
   #if defined __FPU_VFP__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -195,7 +147,7 @@
 
 #elif defined ( __CSMC__ )
   #if ( __CSMC__ & 0x400U)
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -207,9 +159,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
-#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -244,7 +195,7 @@
   #endif
 
   #ifndef __NVIC_PRIO_BITS
-    #define __NVIC_PRIO_BITS          4U
+    #define __NVIC_PRIO_BITS          3U
     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
   #endif
 
@@ -367,11 +318,12 @@ typedef union
   struct
   {
     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
-    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
-    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
-    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
@@ -397,8 +349,8 @@ typedef union
 #define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
 #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
 
-#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
-#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
 
 #define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
 #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
@@ -406,6 +358,9 @@ typedef union
 #define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
 #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
 
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
 #define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
 #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
 
@@ -662,6 +617,66 @@ typedef struct
 #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
 #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
 
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
 /* SCB Hard Fault Status Register Definitions */
 #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
 #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
@@ -831,7 +846,7 @@ typedef struct
 
 /* ITM Trace Privilege Register Definitions */
 #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
-#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
 
 /* ITM Trace Control Register Definitions */
 #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
@@ -1045,7 +1060,7 @@ typedef struct
  */
 typedef struct
 {
-  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
         uint32_t RESERVED0[2U];
   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
@@ -1056,7 +1071,7 @@ typedef struct
   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
         uint32_t RESERVED3[759U];
-  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
         uint32_t RESERVED4[1U];
@@ -1126,8 +1141,11 @@ typedef struct
 #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
 
 /* TPI ITATBCTR2 Register Definitions */
-#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
-#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
 
 /* TPI Integration ITM Data Register Definitions (FIFO1) */
 #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
@@ -1152,12 +1170,15 @@ typedef struct
 #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
 
 /* TPI ITATBCTR0 Register Definitions */
-#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
-#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
 
 /* TPI Integration Mode Control Register Definitions */
 #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
-#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
 
 /* TPI DEVID Register Definitions */
 #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
@@ -1179,16 +1200,16 @@ typedef struct
 #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
 
 /* TPI DEVTYPE Register Definitions */
-#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
-#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
-
-#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
 #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
 
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
 /*@}*/ /* end of group CMSIS_TPI */
 
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -1214,6 +1235,8 @@ typedef struct
   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
 } MPU_Type;
 
+#define MPU_TYPE_RALIASES                  4U
+
 /* MPU Type Register Definitions */
 #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
 #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
@@ -1280,10 +1303,9 @@ typedef struct
 #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
 
 /*@} end of group CMSIS_MPU */
-#endif
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
 
 
-#if (__FPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
@@ -1388,7 +1410,6 @@ typedef struct
 #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
 
 /*@} end of group CMSIS_FPU */
-#endif
 
 
 /**
@@ -1506,18 +1527,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -1529,7 +1550,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M4 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
 #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
@@ -1548,15 +1569,13 @@ typedef struct
 #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
 #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
 
-#if (__FPU_PRESENT == 1U)
-  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
-  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
-#endif
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
 
 /*@} */
 
@@ -1584,6 +1603,48 @@ typedef struct
   @{
  */
 
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
 /**
   \brief   Set Priority Grouping
   \details Sets the priority grouping field using the required unlock sequence.
@@ -1593,7 +1654,7 @@ typedef struct
            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
   \param [in]      PriorityGroup  Priority grouping field.
  */
-__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 {
   uint32_t reg_value;
   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
@@ -1602,7 +1663,7 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
   reg_value  =  (reg_value                                   |
                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
-                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
   SCB->AIRCR =  reg_value;
 }
 
@@ -1612,121 +1673,178 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   \details Reads the priority grouping field from the NVIC Interrupt Controller.
   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  */
-__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 {
   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 }
 
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Get Active Interrupt
-  \details Reads the active register in NVIC and returns the active bit.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not active.
   \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
   else
   {
-    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
 }
 
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
   }
   else
   {
-    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
   }
 }
 
@@ -1783,11 +1901,42 @@ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGr
 }
 
 
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
 /**
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -1804,6 +1953,49 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 
 /*@} end of CMSIS_Core_NVICFunctions */
 
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
 
 
 /* ##################################    SysTick function  ############################################ */
@@ -1814,7 +2006,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
@@ -1857,8 +2049,8 @@ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
   @{
  */
 
-extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
-#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
 
 
 /**
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm7.h b/Firmware/ThirdParty/CMSIS/Include/core_cm7.h
similarity index 85%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_cm7.h
rename to Firmware/ThirdParty/CMSIS/Include/core_cm7.h
index 3b7530ad..a14dc623 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_cm7.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_cm7.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_cm7.h
  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.8
+ * @date     04. June 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,60 +60,22 @@
   @{
  */
 
-/*  CMSIS CM7 definitions */
-#define __CM7_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
-#define __CM7_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#include "cmsis_version.h"
+
+/* CMSIS CM7 definitions */
+#define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
-                                    __CM7_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+                                    __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_M                (0x07U)                                      /*!< Cortex-M Core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
 */
 #if defined ( __CC_ARM )
   #if defined __TARGET_FPU_VFP
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -133,9 +85,9 @@
     #define __FPU_USED         0U
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
-    #if (__FPU_PRESENT == 1)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -147,7 +99,7 @@
 
 #elif defined ( __GNUC__ )
   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -159,7 +111,7 @@
 
 #elif defined ( __ICCARM__ )
   #if defined __ARMVFP__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -169,9 +121,9 @@
     #define __FPU_USED         0U
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -183,7 +135,7 @@
 
 #elif defined ( __TASKING__ )
   #if defined __FPU_VFP__
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -195,7 +147,7 @@
 
 #elif defined ( __CSMC__ )
   #if ( __CSMC__ & 0x400U)
-    #if (__FPU_PRESENT == 1U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
       #define __FPU_USED       1U
     #else
       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
@@ -207,9 +159,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
-#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -382,11 +333,12 @@ typedef union
   struct
   {
     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
-    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
-    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
-    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
@@ -412,8 +364,8 @@ typedef union
 #define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
 #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
 
-#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
-#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
 
 #define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
 #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
@@ -421,6 +373,9 @@ typedef union
 #define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
 #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
 
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
 #define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
 #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
 
@@ -529,7 +484,7 @@ typedef struct
         uint32_t RESERVED4[15U];
   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
-  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
         uint32_t RESERVED5[1U];
   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
         uint32_t RESERVED6[1U];
@@ -715,6 +670,66 @@ typedef struct
 #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
 #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
 
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
 /* SCB Hard Fault Status Register Definitions */
 #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
 #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
@@ -1033,7 +1048,7 @@ typedef struct
 
 /* ITM Trace Privilege Register Definitions */
 #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
-#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
 
 /* ITM Trace Control Register Definitions */
 #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
@@ -1250,7 +1265,7 @@ typedef struct
  */
 typedef struct
 {
-  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
         uint32_t RESERVED0[2U];
   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
@@ -1261,7 +1276,7 @@ typedef struct
   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
         uint32_t RESERVED3[759U];
-  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
         uint32_t RESERVED4[1U];
@@ -1331,8 +1346,11 @@ typedef struct
 #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
 
 /* TPI ITATBCTR2 Register Definitions */
-#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
-#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
 
 /* TPI Integration ITM Data Register Definitions (FIFO1) */
 #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
@@ -1357,12 +1375,15 @@ typedef struct
 #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
 
 /* TPI ITATBCTR0 Register Definitions */
-#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
-#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
 
 /* TPI Integration Mode Control Register Definitions */
 #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
-#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
 
 /* TPI DEVID Register Definitions */
 #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
@@ -1384,16 +1405,16 @@ typedef struct
 #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
 
 /* TPI DEVTYPE Register Definitions */
-#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
-#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
-
-#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
 #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
 
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
 /*@}*/ /* end of group CMSIS_TPI */
 
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -1419,6 +1440,8 @@ typedef struct
   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
 } MPU_Type;
 
+#define MPU_TYPE_RALIASES                  4U
+
 /* MPU Type Register Definitions */
 #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
 #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
@@ -1485,10 +1508,9 @@ typedef struct
 #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
 
 /*@} end of group CMSIS_MPU */
-#endif
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
 
 
-#if (__FPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
@@ -1596,7 +1618,6 @@ typedef struct
 /* Media and FP Feature Register 2 Definitions */
 
 /*@} end of group CMSIS_FPU */
-#endif
 
 
 /**
@@ -1714,18 +1735,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -1737,7 +1758,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M4 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
 #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
@@ -1756,15 +1777,13 @@ typedef struct
 #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
 #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
 
-#if (__FPU_PRESENT == 1U)
-  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
-  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
-#endif
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
 
 /*@} */
 
@@ -1792,6 +1811,48 @@ typedef struct
   @{
  */
 
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
 /**
   \brief   Set Priority Grouping
   \details Sets the priority grouping field using the required unlock sequence.
@@ -1801,7 +1862,7 @@ typedef struct
            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
   \param [in]      PriorityGroup  Priority grouping field.
  */
-__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 {
   uint32_t reg_value;
   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
@@ -1810,7 +1871,7 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
   reg_value  =  (reg_value                                   |
                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
-                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
   SCB->AIRCR =  reg_value;
 }
 
@@ -1820,121 +1881,178 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   \details Reads the priority grouping field from the NVIC Interrupt Controller.
   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  */
-__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 {
   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 }
 
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Get Active Interrupt
-  \details Reads the active register in NVIC and returns the active bit.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not active.
   \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
   else
   {
-    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
 }
 
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
   }
   else
   {
-    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
   }
 }
 
@@ -1991,11 +2109,42 @@ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGr
 }
 
 
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
 /**
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -2012,6 +2161,13 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 
 /*@} end of CMSIS_Core_NVICFunctions */
 
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
 
 /* ##########################  FPU functions  #################################### */
 /**
@@ -2034,17 +2190,17 @@ __STATIC_INLINE uint32_t SCB_GetFPUType(void)
   uint32_t mvfr0;
 
   mvfr0 = SCB->MVFR0;
-  if        ((mvfr0 & 0x00000FF0UL) == 0x220UL)
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
   {
-    return 2UL;           /* Double + Single precision FPU */
+    return 2U;           /* Double + Single precision FPU */
   }
-  else if ((mvfr0 & 0x00000FF0UL) == 0x020UL)
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
   {
-    return 1UL;           /* Single precision FPU */
+    return 1U;           /* Single precision FPU */
   }
   else
   {
-    return 0UL;           /* No FPU */
+    return 0U;           /* No FPU */
   }
 }
 
@@ -2072,10 +2228,12 @@ __STATIC_INLINE uint32_t SCB_GetFPUType(void)
   */
 __STATIC_INLINE void SCB_EnableICache (void)
 {
-  #if (__ICACHE_PRESENT == 1U)
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
     __DSB();
     __ISB();
     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
     __DSB();
     __ISB();
@@ -2089,7 +2247,7 @@ __STATIC_INLINE void SCB_EnableICache (void)
   */
 __STATIC_INLINE void SCB_DisableICache (void)
 {
-  #if (__ICACHE_PRESENT == 1U)
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
     __DSB();
     __ISB();
     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
@@ -2106,7 +2264,7 @@ __STATIC_INLINE void SCB_DisableICache (void)
   */
 __STATIC_INLINE void SCB_InvalidateICache (void)
 {
-  #if (__ICACHE_PRESENT == 1U)
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
     __DSB();
     __ISB();
     SCB->ICIALLU = 0UL;
@@ -2122,12 +2280,12 @@ __STATIC_INLINE void SCB_InvalidateICache (void)
   */
 __STATIC_INLINE void SCB_EnableDCache (void)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     uint32_t ccsidr;
     uint32_t sets;
     uint32_t ways;
 
-    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
     __DSB();
 
     ccsidr = SCB->CCSIDR;
@@ -2142,8 +2300,8 @@ __STATIC_INLINE void SCB_EnableDCache (void)
         #if defined ( __CC_ARM )
           __schedule_barrier();
         #endif
-      } while (ways--);
-    } while(sets--);
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
     __DSB();
 
     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
@@ -2160,18 +2318,19 @@ __STATIC_INLINE void SCB_EnableDCache (void)
   */
 __STATIC_INLINE void SCB_DisableDCache (void)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     uint32_t ccsidr;
     uint32_t sets;
     uint32_t ways;
 
-    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
+    __DSB();
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
     __DSB();
 
     ccsidr = SCB->CCSIDR;
 
-    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
-
                                             /* clean & invalidate D-Cache */
     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
     do {
@@ -2182,8 +2341,8 @@ __STATIC_INLINE void SCB_DisableDCache (void)
         #if defined ( __CC_ARM )
           __schedule_barrier();
         #endif
-      } while (ways--);
-    } while(sets--);
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
 
     __DSB();
     __ISB();
@@ -2197,12 +2356,12 @@ __STATIC_INLINE void SCB_DisableDCache (void)
   */
 __STATIC_INLINE void SCB_InvalidateDCache (void)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     uint32_t ccsidr;
     uint32_t sets;
     uint32_t ways;
 
-    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
     __DSB();
 
     ccsidr = SCB->CCSIDR;
@@ -2217,8 +2376,8 @@ __STATIC_INLINE void SCB_InvalidateDCache (void)
         #if defined ( __CC_ARM )
           __schedule_barrier();
         #endif
-      } while (ways--);
-    } while(sets--);
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
 
     __DSB();
     __ISB();
@@ -2232,13 +2391,13 @@ __STATIC_INLINE void SCB_InvalidateDCache (void)
   */
 __STATIC_INLINE void SCB_CleanDCache (void)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     uint32_t ccsidr;
     uint32_t sets;
     uint32_t ways;
 
-    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
-    __DSB();
+     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
+   __DSB();
 
     ccsidr = SCB->CCSIDR;
 
@@ -2252,8 +2411,8 @@ __STATIC_INLINE void SCB_CleanDCache (void)
         #if defined ( __CC_ARM )
           __schedule_barrier();
         #endif
-      } while (ways--);
-    } while(sets--);
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
 
     __DSB();
     __ISB();
@@ -2267,12 +2426,12 @@ __STATIC_INLINE void SCB_CleanDCache (void)
   */
 __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     uint32_t ccsidr;
     uint32_t sets;
     uint32_t ways;
 
-    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
     __DSB();
 
     ccsidr = SCB->CCSIDR;
@@ -2287,8 +2446,8 @@ __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
         #if defined ( __CC_ARM )
           __schedule_barrier();
         #endif
-      } while (ways--);
-    } while(sets--);
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
 
     __DSB();
     __ISB();
@@ -2304,17 +2463,17 @@ __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
 */
 __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
      int32_t op_size = dsize;
     uint32_t op_addr = (uint32_t)addr;
-     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 
     __DSB();
 
     while (op_size > 0) {
       SCB->DCIMVAC = op_addr;
-      op_addr += linesize;
-      op_size -= linesize;
+      op_addr += (uint32_t)linesize;
+      op_size -=           linesize;
     }
 
     __DSB();
@@ -2331,17 +2490,17 @@ __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize
 */
 __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
 {
-  #if (__DCACHE_PRESENT == 1)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
      int32_t op_size = dsize;
     uint32_t op_addr = (uint32_t) addr;
-     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 
     __DSB();
 
     while (op_size > 0) {
       SCB->DCCMVAC = op_addr;
-      op_addr += linesize;
-      op_size -= linesize;
+      op_addr += (uint32_t)linesize;
+      op_size -=           linesize;
     }
 
     __DSB();
@@ -2358,17 +2517,17 @@ __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
 */
 __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
 {
-  #if (__DCACHE_PRESENT == 1U)
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
      int32_t op_size = dsize;
     uint32_t op_addr = (uint32_t) addr;
-     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 
     __DSB();
 
     while (op_size > 0) {
       SCB->DCCIMVAC = op_addr;
-      op_addr += linesize;
-      op_size -= linesize;
+      op_addr += (uint32_t)linesize;
+      op_size -=           linesize;
     }
 
     __DSB();
@@ -2389,7 +2548,7 @@ __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
@@ -2432,8 +2591,8 @@ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
   @{
  */
 
-extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
-#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
 
 
 /**
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_sc000.h b/Firmware/ThirdParty/CMSIS/Include/core_sc000.h
similarity index 81%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_sc000.h
rename to Firmware/ThirdParty/CMSIS/Include/core_sc000.h
index 514dbd81..9b67c92f 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_sc000.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_sc000.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_sc000.h
  * @brief    CMSIS SC000 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.5
+ * @date     28. May 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,53 +60,15 @@
   @{
  */
 
+#include "cmsis_version.h"
+
 /*  CMSIS SC000 definitions */
-#define __SC000_CMSIS_VERSION_MAIN  (0x04U)                                    /*!< [31:16] CMSIS HAL main version */
-#define __SC000_CMSIS_VERSION_SUB   (0x1EU)                                    /*!< [15:0]  CMSIS HAL sub version */
+#define __SC000_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC000_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
-                                      __SC000_CMSIS_VERSION_SUB           )    /*!< CMSIS HAL version number */
+                                      __SC000_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_SC                 (000U)                                     /*!< Cortex secure core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_SC                 (000U)                                   /*!< Cortex secure core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     This core does not support an FPU at all
@@ -128,7 +80,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -143,7 +95,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -160,8 +112,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -569,7 +521,7 @@ typedef struct
 
 /*@} end of group CMSIS_SysTick */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -678,18 +630,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -701,7 +653,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of SC000 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
@@ -712,7 +664,7 @@ typedef struct
 #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
 #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
@@ -742,7 +694,46 @@ typedef struct
   @{
  */
 
-/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for SC000 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for SC000 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for SC000 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 /* The following MACROS handle generation of the register offset and byte masks */
 #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
@@ -750,79 +741,128 @@ typedef struct
 
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
   else
   {
-    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
   }
 }
@@ -830,24 +870,55 @@ __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
-  {
-    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
-  }
-  else
+  if ((int32_t)(IRQn) >= 0)
   {
     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
   }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 }
 
 
@@ -855,7 +926,7 @@ __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -872,6 +943,31 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 /*@} end of CMSIS_Core_NVICFunctions */
 
 
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
 
 /* ##################################    SysTick function  ############################################ */
 /**
@@ -881,7 +977,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Include/core_sc300.h b/Firmware/ThirdParty/CMSIS/Include/core_sc300.h
similarity index 84%
rename from Firmware/Board/v3/Drivers/CMSIS/Include/core_sc300.h
rename to Firmware/ThirdParty/CMSIS/Include/core_sc300.h
index 8bd18aa3..3e8a4710 100644
--- a/Firmware/Board/v3/Drivers/CMSIS/Include/core_sc300.h
+++ b/Firmware/ThirdParty/CMSIS/Include/core_sc300.h
@@ -1,40 +1,30 @@
 /**************************************************************************//**
  * @file     core_sc300.h
  * @brief    CMSIS SC300 Core Peripheral Access Layer Header File
- * @version  V4.30
- * @date     20. October 2015
+ * @version  V5.0.6
+ * @date     04. June 2018
  ******************************************************************************/
-/* Copyright (c) 2009 - 2015 ARM LIMITED
-
-   All rights reserved.
-   Redistribution and use in source and binary forms, with or without
-   modification, are permitted provided that the following conditions are met:
-   - Redistributions of source code must retain the above copyright
-     notice, this list of conditions and the following disclaimer.
-   - Redistributions in binary form must reproduce the above copyright
-     notice, this list of conditions and the following disclaimer in the
-     documentation and/or other materials provided with the distribution.
-   - Neither the name of ARM nor the names of its contributors may be used
-     to endorse or promote products derived from this software without
-     specific prior written permission.
-   *
-   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
-   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
-   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
-   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
-   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
-   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
-   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
-   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
-   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
-   POSSIBILITY OF SUCH DAMAGE.
-   ---------------------------------------------------------------------------*/
-
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
 
 #if   defined ( __ICCARM__ )
- #pragma system_include         /* treat file as system include file for MISRA check */
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
   #pragma clang system_header   /* treat file as system include file */
 #endif
 
@@ -70,53 +60,15 @@
   @{
  */
 
+#include "cmsis_version.h"
+
 /*  CMSIS SC300 definitions */
-#define __SC300_CMSIS_VERSION_MAIN  (0x04U)                                    /*!< [31:16] CMSIS HAL main version */
-#define __SC300_CMSIS_VERSION_SUB   (0x1EU)                                    /*!< [15:0]  CMSIS HAL sub version */
+#define __SC300_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC300_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
 #define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN << 16U) | \
-                                      __SC300_CMSIS_VERSION_SUB           )    /*!< CMSIS HAL version number */
+                                      __SC300_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
 
-#define __CORTEX_SC                 (300U)                                     /*!< Cortex secure core */
-
-
-#if   defined ( __CC_ARM )
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
-  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
-  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
-  #define __STATIC_INLINE  static __inline
-
-#elif defined ( __GNUC__ )
-  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __ICCARM__ )
-  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TMS470__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __TASKING__ )
-  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
-  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
-  #define __STATIC_INLINE  static inline
-
-#elif defined ( __CSMC__ )
-  #define __packed
-  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
-  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
-  #define __STATIC_INLINE  static inline
-
-#else
-  #error Unknown compiler
-#endif
+#define __CORTEX_SC                 (300U)                                   /*!< Cortex secure core */
 
 /** __FPU_USED indicates whether an FPU is used or not.
     This core does not support an FPU at all
@@ -128,7 +80,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
   #if defined __ARM_PCS_VFP
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -143,7 +95,7 @@
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
 
-#elif defined ( __TMS470__ )
+#elif defined ( __TI_ARM__ )
   #if defined __TI_VFP_SUPPORT__
     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
   #endif
@@ -160,8 +112,8 @@
 
 #endif
 
-#include "core_cmInstr.h"                /* Core Instruction Access */
-#include "core_cmFunc.h"                 /* Core Function Access */
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
 
 #ifdef __cplusplus
 }
@@ -191,7 +143,7 @@
   #endif
 
   #ifndef __NVIC_PRIO_BITS
-    #define __NVIC_PRIO_BITS          4U
+    #define __NVIC_PRIO_BITS          3U
     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
   #endif
 
@@ -308,9 +260,11 @@ typedef union
   struct
   {
     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
-    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
-    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
-    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
@@ -336,12 +290,15 @@ typedef union
 #define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
 #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
 
-#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
-#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
 
 #define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
 #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
 
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
 #define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
 #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
 
@@ -599,6 +556,60 @@ typedef struct
 #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
 #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
 
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
 /* SCB Hard Fault Status Register Definitions */
 #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
 #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
@@ -966,7 +977,7 @@ typedef struct
  */
 typedef struct
 {
-  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
         uint32_t RESERVED0[2U];
   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
@@ -977,7 +988,7 @@ typedef struct
   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
         uint32_t RESERVED3[759U];
-  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
         uint32_t RESERVED4[1U];
@@ -1047,8 +1058,11 @@ typedef struct
 #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
 
 /* TPI ITATBCTR2 Register Definitions */
-#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
-#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
 
 /* TPI Integration ITM Data Register Definitions (FIFO1) */
 #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
@@ -1073,12 +1087,15 @@ typedef struct
 #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
 
 /* TPI ITATBCTR0 Register Definitions */
-#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
-#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
 
 /* TPI Integration Mode Control Register Definitions */
 #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
-#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
 
 /* TPI DEVID Register Definitions */
 #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
@@ -1100,16 +1117,16 @@ typedef struct
 #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
 
 /* TPI DEVTYPE Register Definitions */
-#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
-#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
-
-#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
 #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
 
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
 /*@}*/ /* end of group CMSIS_TPI */
 
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 /**
   \ingroup  CMSIS_core_register
   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
@@ -1319,18 +1336,18 @@ typedef struct
 /**
   \brief   Mask and shift a bit field value for use in a register bit range.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of the bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted value.
 */
-#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 
 /**
   \brief     Mask and shift a register value to extract a bit filed value.
   \param[in] field  Name of the register bit field.
-  \param[in] value  Value of register.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
   \return           Masked and shifted bit field value.
 */
-#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 
 /*@} end of group CMSIS_core_bitfield */
 
@@ -1342,7 +1359,7 @@ typedef struct
   @{
  */
 
-/* Memory mapping of Cortex-M3 Hardware */
+/* Memory mapping of Core Hardware */
 #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
 #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
 #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
@@ -1361,7 +1378,7 @@ typedef struct
 #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
 #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
 
-#if (__MPU_PRESENT == 1U)
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
 #endif
@@ -1392,6 +1409,46 @@ typedef struct
   @{
  */
 
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+
 /**
   \brief   Set Priority Grouping
   \details Sets the priority grouping field using the required unlock sequence.
@@ -1401,7 +1458,7 @@ typedef struct
            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
   \param [in]      PriorityGroup  Priority grouping field.
  */
-__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 {
   uint32_t reg_value;
   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
@@ -1420,121 +1477,178 @@ __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
   \details Reads the priority grouping field from the NVIC Interrupt Controller.
   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  */
-__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 {
   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 }
 
 
 /**
-  \brief   Enable External Interrupt
-  \details Enables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
-  \brief   Disable External Interrupt
-  \details Disables a device-specific interrupt in the NVIC interrupt controller.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
 }
 
 
 /**
   \brief   Get Pending Interrupt
-  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not pending.
   \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Pending Interrupt
-  \details Sets the pending bit of an external interrupt.
-  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Clear Pending Interrupt
-  \details Clears the pending bit of an external interrupt.
-  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 {
-  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
 }
 
 
 /**
   \brief   Get Active Interrupt
-  \details Reads the active register in NVIC and returns the active bit.
-  \param [in]      IRQn  Interrupt number.
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
   \return             0  Interrupt status is not active.
   \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
  */
-__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
 {
-  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
 }
 
 
 /**
   \brief   Set Interrupt Priority
-  \details Sets the priority of an interrupt.
-  \note    The priority cannot be set for every core interrupt.
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]      IRQn  Interrupt number.
   \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
  */
-__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 {
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
   else
   {
-    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   }
 }
 
 
 /**
   \brief   Get Interrupt Priority
-  \details Reads the priority of an interrupt.
-           The interrupt number can be positive to specify an external (device specific) interrupt,
-           or negative to specify an internal (core) interrupt.
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
   \param [in]   IRQn  Interrupt number.
   \return             Interrupt Priority.
                       Value is aligned automatically to the implemented priority bits of the microcontroller.
  */
-__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 {
 
-  if ((int32_t)(IRQn) < 0)
+  if ((int32_t)(IRQn) >= 0)
   {
-    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
   }
   else
   {
-    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
   }
 }
 
@@ -1591,11 +1705,42 @@ __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGr
 }
 
 
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
 /**
   \brief   System Reset
   \details Initiates a system reset request to reset the MCU.
  */
-__STATIC_INLINE void NVIC_SystemReset(void)
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 {
   __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                        buffered write are completed before reset */
@@ -1613,6 +1758,31 @@ __STATIC_INLINE void NVIC_SystemReset(void)
 /*@} end of CMSIS_Core_NVICFunctions */
 
 
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
 
 /* ##################################    SysTick function  ############################################ */
 /**
@@ -1622,7 +1792,7 @@ __STATIC_INLINE void NVIC_SystemReset(void)
   @{
  */
 
-#if (__Vendor_SysTickConfig == 0U)
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
 
 /**
   \brief   System Tick Configuration
@@ -1665,8 +1835,8 @@ __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
   @{
  */
 
-extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
-#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
 
 
 /**
diff --git a/Firmware/ThirdParty/CMSIS/Include/mpu_armv7.h b/Firmware/ThirdParty/CMSIS/Include/mpu_armv7.h
new file mode 100644
index 00000000..01422033
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/mpu_armv7.h
@@ -0,0 +1,270 @@
+/******************************************************************************
+ * @file     mpu_armv7.h
+ * @brief    CMSIS MPU API for Armv7-M MPU
+ * @version  V5.0.4
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+ 
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+ 
+#ifndef ARM_MPU_ARMV7_H
+#define ARM_MPU_ARMV7_H
+
+#define ARM_MPU_REGION_SIZE_32B      ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
+#define ARM_MPU_REGION_SIZE_64B      ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
+#define ARM_MPU_REGION_SIZE_128B     ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
+#define ARM_MPU_REGION_SIZE_256B     ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
+#define ARM_MPU_REGION_SIZE_512B     ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
+#define ARM_MPU_REGION_SIZE_1KB      ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
+#define ARM_MPU_REGION_SIZE_2KB      ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
+#define ARM_MPU_REGION_SIZE_4KB      ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
+#define ARM_MPU_REGION_SIZE_8KB      ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
+#define ARM_MPU_REGION_SIZE_16KB     ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
+#define ARM_MPU_REGION_SIZE_32KB     ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
+#define ARM_MPU_REGION_SIZE_64KB     ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
+#define ARM_MPU_REGION_SIZE_128KB    ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
+#define ARM_MPU_REGION_SIZE_256KB    ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
+#define ARM_MPU_REGION_SIZE_512KB    ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
+#define ARM_MPU_REGION_SIZE_1MB      ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
+#define ARM_MPU_REGION_SIZE_2MB      ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
+#define ARM_MPU_REGION_SIZE_4MB      ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
+#define ARM_MPU_REGION_SIZE_8MB      ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
+#define ARM_MPU_REGION_SIZE_16MB     ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
+#define ARM_MPU_REGION_SIZE_32MB     ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
+#define ARM_MPU_REGION_SIZE_64MB     ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
+#define ARM_MPU_REGION_SIZE_128MB    ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
+#define ARM_MPU_REGION_SIZE_256MB    ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
+#define ARM_MPU_REGION_SIZE_512MB    ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
+#define ARM_MPU_REGION_SIZE_1GB      ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
+#define ARM_MPU_REGION_SIZE_2GB      ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
+#define ARM_MPU_REGION_SIZE_4GB      ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
+
+#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
+#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
+#define ARM_MPU_AP_URO  2U ///!< MPU Access Permission unprivileged access read-only
+#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
+#define ARM_MPU_AP_PRO  5U ///!< MPU Access Permission privileged access read-only
+#define ARM_MPU_AP_RO   6U ///!< MPU Access Permission read-only access
+
+/** MPU Region Base Address Register Value
+*
+* \param Region The region to be configured, number 0 to 15.
+* \param BaseAddress The base address for the region.
+*/
+#define ARM_MPU_RBAR(Region, BaseAddress) \
+  (((BaseAddress) & MPU_RBAR_ADDR_Msk) |  \
+   ((Region) & MPU_RBAR_REGION_Msk)    |  \
+   (MPU_RBAR_VALID_Msk))
+
+/**
+* MPU Memory Access Attributes
+* 
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+*/  
+#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable)   \
+  ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk)                 | \
+   (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk)                      | \
+   (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk)                      | \
+   (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param AccessAttributes  Memory access attribution, see \ref ARM_MPU_ACCESS_.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/
+#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size)      \
+  ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk)                                          | \
+   (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk)                                      | \
+   (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))
+  
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/                         
+#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
+  ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
+
+/**
+* MPU Memory Access Attribute for strongly ordered memory.
+*  - TEX: 000b
+*  - Shareable
+*  - Non-cacheable
+*  - Non-bufferable
+*/ 
+#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
+
+/**
+* MPU Memory Access Attribute for device memory.
+*  - TEX: 000b (if non-shareable) or 010b (if shareable)
+*  - Shareable or non-shareable
+*  - Non-cacheable
+*  - Bufferable (if shareable) or non-bufferable (if non-shareable)
+*
+* \param IsShareable Configures the device memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
+
+/**
+* MPU Memory Access Attribute for normal memory.
+*  - TEX: 1BBb (reflecting outer cacheability rules)
+*  - Shareable or non-shareable
+*  - Cacheable or non-cacheable (reflecting inner cacheability rules)
+*  - Bufferable or non-bufferable (reflecting inner cacheability rules)
+*
+* \param OuterCp Configures the outer cache policy.
+* \param InnerCp Configures the inner cache policy.
+* \param IsShareable Configures the memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
+
+/**
+* MPU Memory Access Attribute non-cacheable policy.
+*/
+#define ARM_MPU_CACHEP_NOCACHE 0U
+
+/**
+* MPU Memory Access Attribute write-back, write and read allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_WRA 1U
+
+/**
+* MPU Memory Access Attribute write-through, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WT_NWA 2U
+
+/**
+* MPU Memory Access Attribute write-back, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_NWA 3U
+
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR; //!< The region base address register value (RBAR)
+  uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  __DSB();
+  __ISB();
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DSB();
+  __ISB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  MPU->RNR = rnr;
+  MPU->RASR = 0U;
+}
+
+/** Configure an MPU region.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
+{
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rsar Value for RSAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
+{
+  MPU->RNR = rnr;
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  while (cnt > MPU_TYPE_RALIASES) {
+    orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
+    table += MPU_TYPE_RALIASES;
+    cnt -= MPU_TYPE_RALIASES;
+  }
+  orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
+}
+
+#endif
diff --git a/Firmware/ThirdParty/CMSIS/Include/mpu_armv8.h b/Firmware/ThirdParty/CMSIS/Include/mpu_armv8.h
new file mode 100644
index 00000000..62571da5
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/mpu_armv8.h
@@ -0,0 +1,333 @@
+/******************************************************************************
+ * @file     mpu_armv8.h
+ * @brief    CMSIS MPU API for Armv8-M MPU
+ * @version  V5.0.4
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_MPU_ARMV8_H
+#define ARM_MPU_ARMV8_H
+
+/** \brief Attribute for device memory (outer only) */
+#define ARM_MPU_ATTR_DEVICE                           ( 0U )
+
+/** \brief Attribute for non-cacheable, normal memory */
+#define ARM_MPU_ATTR_NON_CACHEABLE                    ( 4U )
+
+/** \brief Attribute for normal memory (outer and inner)
+* \param NT Non-Transient: Set to 1 for non-transient data.
+* \param WB Write-Back: Set to 1 to use write-back update policy.
+* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
+* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
+*/
+#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
+  (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U))
+
+/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
+
+/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRE  (1U)
+
+/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGRE   (2U)
+
+/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_GRE    (3U)
+
+/** \brief Memory Attribute
+* \param O Outer memory attributes
+* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
+*/
+#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U)))
+
+/** \brief Normal memory non-shareable  */
+#define ARM_MPU_SH_NON   (0U)
+
+/** \brief Normal memory outer shareable  */
+#define ARM_MPU_SH_OUTER (2U)
+
+/** \brief Normal memory inner shareable  */
+#define ARM_MPU_SH_INNER (3U)
+
+/** \brief Memory access permissions
+* \param RO Read-Only: Set to 1 for read-only memory.
+* \param NP Non-Privileged: Set to 1 for non-privileged memory.
+*/
+#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U))
+
+/** \brief Region Base Address Register value
+* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
+* \param SH Defines the Shareability domain for this memory region.
+* \param RO Read-Only: Set to 1 for a read-only memory region.
+* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
+* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
+*/
+#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
+  ((BASE & MPU_RBAR_BASE_Msk) | \
+  ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
+  ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
+  ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
+
+/** \brief Region Limit Address Register value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR(LIMIT, IDX) \
+  ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
+  ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR;                   /*!< Region Base Address Register value */
+  uint32_t RLAR;                   /*!< Region Limit Address Register value */
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  __DSB();
+  __ISB();
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DSB();
+  __ISB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+
+#ifdef MPU_NS
+/** Enable the Non-secure MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
+{
+  __DSB();
+  __ISB();
+  MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+}
+
+/** Disable the Non-secure MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable_NS(void)
+{
+  __DSB();
+  __ISB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+}
+#endif
+
+/** Set the memory attribute encoding to the given MPU.
+* \param mpu Pointer to the MPU to be configured.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
+{
+  const uint8_t reg = idx / 4U;
+  const uint32_t pos = ((idx % 4U) * 8U);
+  const uint32_t mask = 0xFFU << pos;
+  
+  if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
+    return; // invalid index
+  }
+  
+  mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
+}
+
+/** Set the memory attribute encoding.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU, idx, attr);
+}
+
+#ifdef MPU_NS
+/** Set the memory attribute encoding to the Non-secure MPU.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
+}
+#endif
+
+/** Clear and disable the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
+{
+  mpu->RNR = rnr;
+  mpu->RLAR = 0U;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  ARM_MPU_ClrRegionEx(MPU, rnr);
+}
+
+#ifdef MPU_NS
+/** Clear and disable the given Non-secure MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
+{  
+  ARM_MPU_ClrRegionEx(MPU_NS, rnr);
+}
+#endif
+
+/** Configure the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  mpu->RNR = rnr;
+  mpu->RBAR = rbar;
+  mpu->RLAR = rlar;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
+}
+
+#ifdef MPU_NS
+/** Configure the given Non-secure MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);  
+}
+#endif
+
+/** Memcopy with strictly ordered memory access, e.g. for register targets.
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table to the given MPU.
+* \param mpu Pointer to the MPU registers to be used.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  if (cnt == 1U) {
+    mpu->RNR = rnr;
+    orderedCpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
+  } else {
+    uint32_t rnrBase   = rnr & ~(MPU_TYPE_RALIASES-1U);
+    uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
+    
+    mpu->RNR = rnrBase;
+    while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
+      uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
+      orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
+      table += c;
+      cnt -= c;
+      rnrOffset = 0U;
+      rnrBase += MPU_TYPE_RALIASES;
+      mpu->RNR = rnrBase;
+    }
+    
+    orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU, rnr, table, cnt);
+}
+
+#ifdef MPU_NS
+/** Load the given number of MPU regions from a table to the Non-secure MPU.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
+}
+#endif
+
+#endif
+
diff --git a/Firmware/ThirdParty/CMSIS/Include/tz_context.h b/Firmware/ThirdParty/CMSIS/Include/tz_context.h
new file mode 100644
index 00000000..0d09749f
--- /dev/null
+++ b/Firmware/ThirdParty/CMSIS/Include/tz_context.h
@@ -0,0 +1,70 @@
+/******************************************************************************
+ * @file     tz_context.h
+ * @brief    Context Management for Armv8-M TrustZone
+ * @version  V1.0.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef TZ_CONTEXT_H
+#define TZ_CONTEXT_H
+ 
+#include <stdint.h>
+ 
+#ifndef TZ_MODULEID_T
+#define TZ_MODULEID_T
+/// \details Data type that identifies secure software modules called by a process.
+typedef uint32_t TZ_ModuleId_t;
+#endif
+ 
+/// \details TZ Memory ID identifies an allocated memory slot.
+typedef uint32_t TZ_MemoryId_t;
+  
+/// Initialize secure context memory system
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_InitContextSystem_S (void);
+ 
+/// Allocate context memory for calling secure software modules in TrustZone
+/// \param[in]  module   identifies software modules called from non-secure mode
+/// \return value != 0 id TrustZone memory slot identifier
+/// \return value 0    no memory available or internal error
+TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
+ 
+/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
+ 
+/// Load secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
+ 
+/// Store secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
+ 
+#endif  // TZ_CONTEXT_H
diff --git a/Firmware/Board/v3/Drivers/CMSIS/Lib/libarm_cortexM4lf_math.a b/Firmware/ThirdParty/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a
similarity index 100%
rename from Firmware/Board/v3/Drivers/CMSIS/Lib/libarm_cortexM4lf_math.a
rename to Firmware/ThirdParty/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a
diff --git a/Firmware/ThirdParty/CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a b/Firmware/ThirdParty/CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a
new file mode 100644
index 0000000000000000000000000000000000000000..36c7461ce1aaf016d7bea61cecf5affc49b10408
GIT binary patch
literal 3082154
zcmd?Sdwi6|`93^*NU}L^&f&bA!y#b<A%sJAR-_tF7!frpN&+M#2q7i`11N0ODz&x7
zLlv#n)LKi`YHC|Wg`IfDLv32MUrJj{)vr=(E43$j()YgRnP+#N*<I}WdEdW&zx}Y8
zoqJ~PXU=n9*W9~IT+-6Lwmp<JC*XWl*VN5lSW{h7JwFf#$|U`7Ah58mZmw0LIg2sZ
zy^Pf@|3B}2=VOfhU-I@&*~z?hpEB=RUt`|Y=QD3lH}hT}W!}3kW!~>o`1~a1{l$IE
z`{B=7ns+%%n{Ycz3tr07PI{lEoma}zS|4L+TPf}O2Uyx3N_%iAOMB*OmUg(4rTzIZ
zOV1h2(x?56r7z85=@;C?(l5V`rQcA<((k4B<COLjdcXZ4OaJ6*mXS7|Wt3mUGG-OB
z41R=VoO3$MSo0yv*m57s*u98l-1Q5V@d%|2y}~kn)yXpc_B!)<Z(+W|+nH~|a^|c4
zIrA-hg!xt+j=yhyhxzRHbM*Q5lt;ZYD{p7=UGo6TTz5GBe*AHkX}>?}WSQ!nwe&-l
zwf=RM_0`8%*4{<&_uHK;%YJ{lon@(a_N=e5*t_i!maX17U%8su@7&<|Ebp|h#oyb1
z&hoz5#`2!|l=<J8$qGG}vf@eGS@Fq7;_o|t!HU(pWcmZFWa*2n<dXMU$rTUA-@kjG
zm6klnN|)TnN?Ws7>5ZMN^g9$DSk6j+LGM4`&dPFMXJym3va*w&Vr9*LWMzGwtnAKO
zR(4<mEBkvMD<89nl`lNP%3Gdd<(pq*<yZZjm4D?yR=)QWR{q>vR{rb5to)DXvr$v4
z*r?j=Y*b$!8};yEHtM|_*yzAJZ1k!lZ1mj^u+jf>H5-%v4jXg!b!^OyZZ_t%8`zk?
zPGe&ym9nubm$I=p{(_CYua=E{{4O^3<w<PpM=!FmpWemB`M0xilOAE?md$13dhcW7
z220tvXO6IOZ#=-p{qG_+K7-y%-)G~$=w{=e39<2ST*t=0pU%b~znV?RdYw%OeaI%P
zoy#VCqnk~5_9-^u-LJ7g{j)5v{B;&seV7Hh9%F&KcCx^8kFda>7O{!xx3Gz0K4cTC
z^Vr0Tf6gXuI)zRA;tDqLmV4O5Zy#Y3U)#zie)b8QG^dkII;)#a+TmuCZld`8@32Wv
z-oqxn_X?X_@IIRyew<B?%w?1JoX#fybtjurdzekR=~6c3)un8z?>aVhbS;~D#p`V9
zfm_(rH%i&Gx^6b@>ZjPW_Ybq_GYZ-Cjx}uh^BdUoPd{W8{#sVC;B;28=0#S~`xL9V
z?h#gT2gwgaS;hZ`*bMh6Y{r5c*o@PjVly^T{N@MQj0f*yGhTU-&3Ny9HsiAuZ04w1
zHgoPIHuJ0x*~|?$u$k9B#b!R##%8|O&1U}Yb~elVIGZ)@QZ}nL#Acl_jm>Jgh0W@F
zk<I$@A~uWm!C4Po&1UUCpUwIS#gB|<v;Mx5&CXlFW=~$uX4A80pZz|Y-BHVCf9ZBM
z`&)lxv-f|(X1^6>vyWcNW`A}It1RBiDl3k#%Eec+$`ysIvTZ4=-1Z2o{A!3*e&<70
z`OI~!@^F+@9^1*PGG1X-6CPkyi!NeSXTHy>+D>6rSB+*>w-mCf2bQy{=(DWqFvb6R
zdQ11F)!l7vy{mgxtiHT@{_2gbopsd<=dvX7n&86PWb(Pen!052>fqd(Wb*mdN!8Dt
zpHzGG+@#8Dld7I)Xr5P{yg`;cu|bwRu|bwRu|bwRp+QQG*&wCGY>*{38)QlK2DP>H
z$YE-mHy5pP*4{{THo-`Aw!=ttG{#7C43UxM7$+l5Z<~>%8o1Uu1!HY9<gsQM@>q)u
zx!o8;Y`4P@+f6XUs`iF7dBv-(IULJtjbdVREO}ycEO}ycEO|n6lo~bBjHf0v$I5Ls
z$C8@Ov7|<G%$a9DP{|XTqvQ$AQF606wi=^3widN+jE5S{QJIbA*eYsSPe<p<mNgq&
zvDs;ndDZa<WoErsbgWyqvGwH5t!>u!D2FgXDqEZ&mF-QCqO}P^%)|sC1};HJ?M#qa
ztz6pCyP|dLX`Sm@`>dw5b@a8aTWwFe6v_5rrAW5NEJd;!x)iBueWgfM^D;%MHJ&LF
zPuO5<vYI7RbwjH5r)qeL7N=-xiZ&*1T=G^~%~{d9wxdf9>p3(>=~UJPG=udiftJc?
ztqal21R>g(AfyH+$f$J*GHP0atTs^{9a30gdR?j$m05MBmg)JdIvYZ(&W2Fd*^tRP
z8!}mELxwsVBGlOsq0WX#&M33Kjt0m%r02lo(c_pkdK}Y5j~k2K*pT#zE~kdHvZ$J?
zdpFBYhw)}d7wCy?8#lM~S^~25kek{jbE~MzZN;?Q3mloP7>%whDr51y@{^uDE>I=n
z0_$;Y9UC{sYGOs~oH9krg}oUMUAwt!Tdar`QAMnXRYZQai)?M_j+Ky~RRMgq^Yrwt
zi{+7@RUUk{^K@_OiRF=>RUUk{^K@;#qBZ_B6;t_C%&MUkv5Rf$=!~hBpH&h0*(!jK
zvFxoaT7DU^3&@BnfzPobEq(DP;Imx-pH+VPXlJL>lDazHUOR55cXg~=-QC*L+8a}<
zN$mE<^5~^HIy;<&EP+-=3hW~C(C=<p*U?wAW}CIM$Y}txF)r@t+}hgRW1a1>WV?x`
z3N`Z$aZH7tY_Adtl%xS0t6WcS%lcN!L_l3PwRY=KR3cu;Zp@mF-tJb^v}NOJHJ^2n
zGP-25>Q=AW(%akG-L`RCY*6Agu0vngS{>pVr`XOTb<Wjv##)B1)f1BTgDRe~klob@
zkBMnh;~TGQvay`I+A%xy%#K--kdU&ODHH69*%@?|woD(JWHP%u^n7+t^mJ{cc`m1b
zolS{4Fm-KNvJ5g^^_P{dA`S(5hFGt4x3+AA>ALhBn#FeHBt&8pGS-oH^3roil^r<=
z5ocbz<ywnuku}5BOx9~>XIQtk*E(#W(uyekG7_tIEIC#?r^KPpj>ySYlWI=u3HD&y
zy&fOzc<mCk**zgQAMG(QZ7PF9TN0V0m3n4JV-pfmHZx^{T`@a@uF{rmYU!m#X6=@3
zmQ}hMvbCGKHukOFv}I#_Zkl4%G()T_?(J^rjGr0Es3clZOQM(R*|H|K9#BTcwGxOs
z@~>?Hj8l_Zmarsx87a|AB{a<vXl0~8Zt}WrO`4Eb&3sfL)~61ccGOv!Akfsv8KBp)
zWnJ73K?xbx3LtLhU(<2<mX>v^*S7SmZCTg4x`$4S*3GNewar~=ZKMB1z7$zB9cqdg
z&ypGJ>60`~b;H`tom*FTwRHD((2*zmc5_#}3uI~%X?J()#+KgJWCiRbsm8Kf9M4El
zZ$I2DkdV=l!SNW?{~I;?Pkz?qotrJoTkf4mv;<}j$5s%_=GX_EQhR`6QeBXsEkThK
z=tb<$9Ua}Psf&9%*2Y(oL#Ar3%N&nOOh{EC*&}UP8&#u+MhK>xTF<&jsnkW*kZTf0
ztrFyk8m#=u)g-BwF4C)LuVOq=+0XcB_NharRmRSjP<v-WsuFsw>=L@Hqmwp+uFaI>
z>{y3fQ?APss+5>`qLQhq;go9|Bf7|Xrb8`q#79YH&{a70X{fLSnhHJlIwDhOJ9TzO
zT&R_b2@|@(NJ&{H>2njR8`G9h?|4dV54CqAdjhWA9FwSOXcBu<w6i!K9na@@t|pE>
zls4}8^AL$W3K9D$+V<|qZEw4dQZZqY(nd8ky+%#-6uq*E3K9$2W0UO2a!j#=4ArsD
zNS36!CP|WG8l_DCoboBFU9G0Q+B=izcl1HBbk&9NB(fl?37z&Snhb_`(nLqgH1iQq
zBGy?6a(fcR%}tr#ZlRXn`WTy3@d7F#QInNmsA^fix`*tfZX(7FU3!XBnU<2MEm2Es
zj$3u4(#}%rHutXX>fUTtATD-1JtlT4AuDHt(E>~4C@e*G!Jf;z<JP<tQJF#K*zJ&?
zHMw0{r+?&U`$0qt*?Dx+T{qk1XKRt`)_YHThlYJs%zm_$rV2Sse6nxVy$vR#is>2c
z>TGUn(<v!Cs-9p+t&%Ec7wv3aub&TgR28+OR#6qRi#m~oL{O@jm0}gLaD-ZIu`#v>
zAudow;{vOAEN(wlM+!Phke{tGI#_5~69;DUvwDvFtg=%UXrE)cwK<*K5@Izq!5Z7E
z4Fg1T5ck!+-CNf7_Ec@2lVu4vZQ9(qx))b)F(I{HG1qoBC6PpNOcrCT4T&>XoQ<}#
z#p&jG)rqp|`H8Xxw#eo?sXnHNy2uu3oM$|rCX7EKE;NeUyQr?xk~s@YnO4@KUf>vz
zIz`K_QB<+o$LWDOjJsWfxR@xqc(WYhc-?fd*_On#6O>C)15K>8!LF<91@p0*F#f!_
zP}Arjp=_O+FkU<^)QZR3SChP_NE}z8=QgXHn0A74DQcjJ9fU+}jomVcwF6cgTr(y9
zbR)%hNR05&9}(kx5`{)_b$sag)G1<$%!2m$;K*km6Ny5jxV>ZR87-N!;ntpwMP~Gs
zmXNGOd@(sj!W3H|NUwx7FPti+%xHkx{Pm*h3@}An!MGJ?@I{Gx$O*EhR!F3fttmd|
z3{5f*5l414lP1UeiH?%w^pRa&W{@_n;&b8&4*Zic)na|(rL^ZIlrhs{r-iIVvh1dI
zyG};l7`vlQv$!li9bz(b|1c6#mC(j6R>F`a(`?R4lr?9i&If6&aERm8(#7Tz6Vpym
zPOH6MP7{M0h*M1VK<m=DdR-bDTuo?JH6bafDyvjVeaY);NNtiw>smZKCU!p97ALE(
zGwlTBQq;f@>*SD8IY*N7L3&cMN+za%PWcnmDj~_a?V=m4DwvOu43s`$WHv*c%{u7$
zY|O38VyuqQNpZRJ@iBR_?lBTiRMMz!tYor!8;L2@Y8vCTk=80r7}uZ)V+$cJGb>}J
zB-7)lhPE?1YNE?^CAwUzk0ws6QbJ-1g=WQ)YO;iJ4av?ybGjwuk(`u0$&#g>K!3HG
z^l<|}i2`$7q{^Z-IY}0?15#!=VRcXZj2K^ag6^>LnCnS1h;8P|){&4Dub`Qv)lN&Y
zKI$_v35%8FX;!&Jof<Eds8ml(sHm2hRBcjqI(X5kEoY5m%tV5Yc#2t{SV}@=$dr;a
zm-88x)YKxSng*NTiO*?U5-%C2ee5UL+)lidEs2+kGd^~ySPQgP$7S)7aanAiiHTIz
z=U877jPWY5ZxIr!qJMv|IvA|2tqla`*3>PqzDC%bwd)IKp5k)3nEi6G3KowsR!-k9
zq*q#v3@X@mb_EN_&(@!E1X_V(i2E#=7oYW)pCXjkt;^_hM2mOfbBcWO!Bk#*oK;eL
zkS~KoW*qgw%MR(|NFM#cbLbVuA5t1YsK2y|j^Lq)Q>co?b862U@u++%73Bi>jPiJE
zFI`U#$s=0YFh1M)RoQ@+j*oggNbxYe@e0eo)}J~GB3c}J!&+QVk3de(3M15Cc0EXT
z405BrVaU`A`t%MO%2)bGM?~d`1p)d*a!tKV3d_INAH9B%bm5OSjzji%lM+pgTnY8?
zTT=NK{T<Na<@l^sWFJ1eRR%kx=#VX^P}e7OY85z9z4UU$D5#agyfo7TQaSz6640*+
z^+nz29iYJRGV5=TAD&D3?WkQQfDcNSEkhW=ACiX=YOjFyIY^(^QyZ*DdR;#u<vCG$
z&?%~sZddwZ>U>WLzQ8<g4rO<{eC}+LjHaP<%{U1XcUo^INzS6h<eGJ^lw_QWQfuh(
zF5U`>H*F{K_^GJtq${K(<8e~z_NDze9YMxxR0*#)jj#aa&d8#oo{N!EK8137o~KlI
zpcWr<Ns)U>13tbD4YM!8#|6j`+(;kYKJQ0VeNys$B)fc{rAgs8s7h|H_iD<R)<%Ck
zUvhnivZr-ZF3%0Fr}6n3YJ=xC*B|I}y7w>gFZwXun?rvy{GQ8vUG%~C997J-$u~$D
z+>@DaOfE$`Ws-Zc*OyCO<Js)nK{?%%eZIqJc$dnYL%Oz7LZ+qsi}(mNX{)H~J(v4t
zl7OCbrSA}Zu%5Hi`J7!cDfXO*^EqGCo^u4sQT?=gQQxb5w^+(=^v$Q{Tgq>8D({y`
zG37TqmEWQ%UrZ`8(JN_p&>zpOzK@~2+;fjlK=}vg)B)d%s)yc2mwd~2myCLSpCI)<
z6;1P%qKCe%GW&c}(4F`D%1NPna*i*A)bFUM-!}%c?*aJ~_vB*g&KFRV>rfNSE6;a*
zXOe(w@`Ud+8cnMvPdaPzl(QyJJ8QDvS(5|4@p?_7DynKC<WsDgoK4Tmd>1t-rYd-b
ze7~@2@_XMMs7W<O;Satr2{CJaigx``b*bNX7*p?K-xT?*VwQFxl8^bCNt}hw{vmzH
zK13~?z;eD%nY>enNaAv3e%sFRmYsvMoOh{&ciKBvju-44f46h&VmW70ZM@UHH0?;o
z2X>B86qir=jOF|YIx41FIWj4b^;kk5a#4@ZTr6iVMZ7akv$D*xv#gF~@vxj%NVRw7
zMk~v5JImFvEEz0k0!;_+tedPXm)lvs6U&m%a@L}@vmdjv+-7Gv7|TMPavrK%`IeRC
z31q<n_>exx29>d#{nVx2Ie)iu9JX`h(Dop6%wah<qO!qJB%x0Ex1FQP&as;1JV>9t
z)r+kh<0+6&X|!_)mh%R3%)P|Q5w>&m&<ELVyQtf~g4WE7SXtKCS#GzpeCB33LG($@
zx2-H+va>uH%aX=&zC(lHo&TbhWv`v(*Rd?wEC+MVTl+gJ%d2)4Y>3tnQl}iJz0$iN
zhiXJk{v)zrf0{^fyW2ja#p|uBvT_tqAak5-=b&zL;V}yvtsL|09IbW^>b6Db*hSq|
zj`Qps*V{R$+nSJL@oiR)E9@K((uY{LHPC=~mpox*xzo<_6FUpKZ4OpO{b4K1eml#t
zSQhHGi|8EihW=w^dE3rXM2)oigu3mo=vf{h5%r0i0@>o)SQhHGSE!&je6p2gDg`;$
z;L#_YXGyRqa~?;NmaexXScEzI(1Me<SrRO|oR3kPWnZx*SY$c(&<5xI!Z$4m)>O{#
z=(G2fM=c4KP|g4}pZbg?!HUUQhWXO)h9!{;1ZT@pipyavVmYrv?|FZ<avY){3puiA
z`0d$Wg=U{$MiOfFKkXc|?HmhO&Tb6!1q-blV=0h2mfJag%BVGzqv>KRN65}`Ien15
z`vlGYITZ0;xYNqgY-hR6&LSww-_W}keap&njh*EQJ4*&_8Vk{!i=Vf$JYZ)zY-f2p
zkLBD#P4KSzz{>Kno#j7v7D4;Uji~M=S+p@wlVLW<22G&2>=c>{&qB$D*;bBx3S^Fx
z>>M-|?xoM(%a&U?swv2M4|UtvY)N9>w1whQ>t>d71C5z?)74gvRtlunJM0`Evz(t{
zVszeb<+$F?@f3ZK9r-r(QUs6L{F0UBdv=!J#In%t>w=c953MY(*;yD(7O6#0N1}VZ
zm*<j*y5M8Vl5;X<ayNEm)hT%!Y24E$)<Tj-Q;&{0>@0b6sTFBcHE~`w^;X&pU9yq#
zr&a2bbEw*B)w<*$DNdWOOVHr7g}USe+M3epbxAw)oTN(*AkQf{hE+B5zC`U$J6)H&
zNsUWeu1l~7q^-~;8<FRHT~bDEPP<5#oQjrSs!KjWC#}&X|3NF-bP3Mev<)y>>>AeM
z>7BZy0;Rfj$!O%+s!NukKHGK4eQ4=UU9umoxLTJ?M2}skOGcwUH|UZdB2WKB(q<1e
zjF-Fs)Zea&^Dage?$#yu(M(FaPnT>(C+*cGg~;=WF2OdK_9I==hw1Q?CXr|CkEsUM
z4n2Y8Oo8HOpG7TQnfFtWGZVf4+?#Pp-UsN%7k&?knzSp?lFcMY`>7_*TMcEu)FmIH
z>)zERFQK)6&?VjIy1#3Z{4$hsxpdKkP@U}%O+tH1bdfw=ZX>JLZl3>4R6XFjk7U%o
zYbfwPg$hh`{WvblzXwg8?D`2rs)etRDBp|eQmM=Hdm&oj5FLTSlN=&1X-Yf8A^JMT
z;yj1wB8XNyL|JH4hePxvy17ReF;{_WYF<&cCvQxipX%eD!m_hN6eUBqlzH+NWiQS?
zt%$ZBCC5xr@-)cP^C>?*WE8owvnh9)iz2>Ut0-luql#rtW5|-_a-CL$<m`zQpF?vx
zrzZ9Yp0k81mn&0f$H>!D+@vF42}mW+fxxc|P?muSpsuDD%>wP!KvTfYmg2ALUwOGS
zdXlcAxNGgARpb`9zPn{pfWG|N+7qbgtE-){YJKOHK=0<w8+!ueI2CB!w5E04y4H28
z=2z7O<_4>4FQ2!H<dvP9J6kJTTh?@}>gZg%am%{aRhwGYws&;4vj3me_H656RaJB7
z-)Yu^RP5Z%Te{b_&N+EA9J}PVk$V_hy{@&b1uk&C+q%fls~upIT*1~6h^Gkk4}8JM
zDWaWXG(!?S!!)t(MYdM<DrH}4{N{oBzWr+HL4%*Nv3|cI#h3PNe_`j3j;OElYhTzT
zMMTcx$5w3p%72Ky_1TH9OjzD?W@Qq-ARhbfy8Zn+`DHt_TIx%vZ(K}1Z}fEY>*BF5
z^>69y=~&;{x-I~AB#A!xBM15y%k3}uC+Wh~+RsL;rfZ>IYPqG<=v1>dvJHBdcF>T?
z{-Mrue63x5vo)sAYMuPHJSrcPTZ5;*b7XXp`E>O=1F^=(9!^sr_I*bAMaV67oAeGz
z`db5X0BLZI_S<uzmPwaFbhtV6W}U4Tn%zL(_NThgPYd+2jhj2y2jm~eSn5^OyEZ;m
z<j}@i4Y~C!S$Bur>P`8pPP$t4n+>a1qhDlQ^i=ta3CcOt9v8d)RDIb2a)RiEFc#G7
zx=4;*!Zegp>MK1b)@s*E>vvaHoN~&__<WW(hw-%-Yq?!7)$-)CE7l)&Zq*87OlVr!
z%h{TT@p+_r!I+2ktTktVT1MtCI+)W|YD1<|m!B6nxw<+)`+8Ni+}VQ*s}}|;=(}&N
zEj_I>0vDgO;;cFL_Fp-_at(dEa&3EnzCqs6)3Lde?ty|e3u`Y4RBl?^wWXf!%zIn=
zDmN{lcyIfbO=~D@BY9ib*7=n^U6t#qYazk!KvdGHQQzLuy)IC>e%%!<-EEa~1C?jb
z3skmsZmuN1-Hx@CWn)JRIl-<cVcV9@wY~Jf%AQsk_K<8{OK*!FZ|kb0+c@(4TiaVt
zS8R^))xJnz4~5#LY2fsUAg7-CDubO<4VoPKwN&T$<cQCFwf5{H_N<^jK9^>=EMcS>
zbAS|JE!5Gn)aw(QZ?PGm_AS!v$cHJU*E>FiNE%=0s0^JvXSQ}aiesWWr(k@sW1=M4
zZRC=%CZP2@AadW9YuP?&V&D3<o347&>?~`OuqSo=08(=6`ALt)6lZK=uUV?>^_Xhi
z)G~ZC{*;X^>sL6s$67G>NjbgG@$)SD`ZTr*yFKQ^uo_QZwCdE3-i9q}R?z~h?AhGb
zOKYHY^~q<Qd)m3H=T|K|x3RPJid8bYiXy8TyEkv3ncuVO)RRw6HW+H*JKJs42hX*P
zs3d079PHY(d^E55wbry*w|NWs%R3rw%@&$hj@=ty`d@L@=5-xy9j(?Hv4>r)1{!vI
zk6pTgzM&I4A)Vj&m(`9<Uz#$kr=2zyX=ccYY%VA@t5Ws1>KkLdVeqI0)>@ET{u*i4
z(aKog+wNTA*5n}tvXgAXO`B5IIcBb1Ss{JGNCSu-s>|fmvgc)d>RYQ^jwd!M&A>87
zHC0jh@ScwCt+0Zvk#rpLdQ(&fVlh$Q%9B;~3r5N67yPz~wJ>68<X&hsU6$!OnMyhP
zNNYxtEyNzNnDM15f|;76es)vM1*HZU)lcYIwLv7^JgfmVwOJ>*DOJy~cCHkOvF6Az
zHO7fbDsx$On>D3lU5P2J*Bz>yn@fB@PQH6mW7JC3drqx9M=!(=E&IndQ?w_k*<g>2
zaUS6b_Tr9xI7zN@MtjzxKm}}#l@e06ZSD@xwioz<f|UW<-PX4D^la|#neqSG6k#Xf
zzP|;il)1nir=4tBC1)*Q>A4waWxBI`h2COUiL1<0?i%G9?Hc16>l*K#L@3eu(gj}j
zr_c0M4?v~%@+jPGi#$M<+RH=Ou|$iT2;IZdjdY?Sw3ml2_?_j6htOUgB2S&^L=b2%
zB3+Gi@CEUghvgaR#D8cn4>=Av^=pm<l+VKojr2mTG}4QWbm_Ga%j03CMtW&14IezL
z+(?(+7O^}YHrhxZ9ZR#yk2TWA8tLPW^zlY|z(@}m>647~Nk;k<BYldIKFvs<W~5gb
z=@mx$Oe1}!kv`i<pKYX98R=L$@t21MjdXZv#9tmZ*GQimPoz&CR%4{s80ob}I=m|4
zFAu9T(y_|pFArN}q%Vpm(kBmFVx%uI(nCgi$Vd+x>0u*%sgb_aNMB~8FEi3lG15;l
z(i@EQ1|$7+BmHzE{Y)eMOe1}{k-pqWZ#2>yjr0{p`U)d`rIEhUNI&05Ki^1iGSZuj
z^oxx2i;VPDM*1ov{Zb?SQX{?DNN+aM*BI$*jP!Lz`Z^=M%}8%E(%X&nb|Za*k-ou5
z-)N+7G}1ebc$X2s+=vs=s=Yj{SBqi2Z873oX$QAn2n*;uv3C$Fp2h4LZN=MIvm^g0
ztj`f2%WiVSE7${$_*{0t5ie(NIO3Do?;P<EvEr7%dOrOSz9a5q)sFc2>@-Jw1#5Q1
z*RU%b@eS;2j`$LGza!qxo^r%X+5b4=#q2MR_&QcVR5o5#eV4OJN1SdP9PuD)b;M_~
zh$Fs=eM80lq_coV<A;v;GWMz?KAypw2QMrCX!cJ>Je?IN6Ua)>VHJ*e9Sb?)XENM_
z#r2)eHaOy!va22OmFzA@yp}!YhzHoqj(80lam1H0_#MTc7iPKY(!{E-mrZuWr?7>N
z_#$?WBYqL<aKsDQ7aj3Nw#N}~W{*1JRqRDad^Y>FBfgP+;)pjfAKen!FVuOA5wA1i
zXBzPhM*IpReytI|*@)j`#2+)_!$$nKM*JT}JU`uTjWwqNM!e35FE`?AjCjO|f8B`x
z$cP^_;=eND$Bnr36IWG6|4*P>Rr`f_jS+`ij{QRVg+_dn5x>%i!*RrZq5OA^_|ryw
z*oePt#C4xx=qvEq+O7VdVZ@gh@kS%wYQ(QK;&&SHeMbCMBYwn)|Ivu2(RH-_Lj6Y@
z@tH;(-ZAzI`Oi1vaCos_NZ(<^Z!+TWg0Wx7Z&4Nog*IiK6dP#S2Hqy$V>2A4+{x?3
z0lbrOh|5#p{S??;5xnL@70+N)U9n&>sl|dNHb`T~Ku8$*6B}gZPi&ASPiT-OPH2$Q
zqBF(`#EDTAy+H<N;~Wkn(b)te(b*0o(a{(q&Cwzw%`r|!nm$-Yl4_tq#>U!a$Yaei
z<gpeRa=S5x*lvd*wwqvxO-jq64U<>gylJzBJh3@yhS>i<OzeqjirD`@j3G~Gj#6VV
zlJ@11nrMa+vpJRyvpK3FC!{(Pm{GGi2KQ~|H=A=}g4G-ymD^~Jk{ZpiE8@IPQ<t(y
zxZmWgJWU&$_B;V8>9}9ABgXFy)5T0Yg(41iRsAmlsjG#aaFkHf#jKQE6?#UwxyUu7
zOYKEv7Ej11i_5vJ7pGDDoL<2=>m^XH&nc2nb@>$Ic0%2foS>te<E>_p*-o=NtzM!v
zrPtY-P-an*>X~FonvlB8nxAGtBa<v>)<aG=v&pjS459K@NZk*{)9mfYtW?6#s*7p8
zIaJ96PX<hs&l%5zxrAqZPML)2s4GpqI#|NS`ca#^**J*xlCsOqnTdFkZZxx54K_w0
z`PGbZgD;<I%o?jJ3~knoz{0lJc=to(w@07d53Bh1Rs0e1(}Vm`%Pw{gDo?v_DESYR
zoc_<rV&uD7mH(kC|DzP;?@Cd=UzPu{D*t$5Tt4RsCEus=J*l4mR0_R!sQmP$GTF}k
zDe~Q>@)3a|^F>u$d``JND&LUG_l$}^tK!e8`aPfGxnEcLUr_m9RQX?0@`FnLa-v>9
zW4D$r`{$Ju&$(Tde^u$D@s;IYQ*pb!KT+}5Rr*g=d|2r<=fgk>`JJl#&kTJ(S8<vj
z^7%wi$^L#bMZIrT`QB3bexc(3qvCddA5w999{*Cs53BzCl`8jZCI3x|dVf>pJEHR0
z^)lOix61dn$~U6o+PswQGspF}D&IS*oZTL+zDd{JJ*u2me>vXors%g@Qnc?|DdhBj
z;+pjZ^mliu{5{~uC{AIC3P&OAW-OrMQ&l)ug$q=;OogYZ@O%}*Z5{gBRk%ro+g12Q
z74B9cO<|dzwjdckphDV;WSo|^3~A}ekcLi%H1sm0E|=l&RCr8<e^nv4P}C<^g*7U~
zmoOk-p~4mwUa!KtRrrt!!D%A@%PM?Nh5t~Yk2pi5m#J`?3Qtnu`6>i=iF~~(yheq$
zsPJ1V98@8=O5`6=;m0ccRE4?3{ULp<3TLSh-w1>JJQae2M0}eHcdKxZ3V)=+U#Rf7
z3h@mFl&e=^vkI?K;R7msS%tq>VJ>lEC^tui=cuq(g?Fg%DHZ-kg>-!^%S}?@G8ML|
zaJLE{QsL_={F4fci5tRm7pU+w6<(}Da8pR%rNWz4_-z&bScNaC5MK^M{%qRN5LT-2
zY!!B^@arlB7leGjQsJj63=qcx`BD|GRN+<??or{>Dm<b>SC&<-NQF~XI2YlAj4e^|
z(-3}-vE?d$F~Yr!;s3_Qb2lOUE@SvQHsZSwKET+uDt<G<?=W_|ihmp7{fzBZ@gF1n
zHe*kz_)7@yW9&5*|0Tk2F?K}7e~)m0ej`D}|AUbBBYe9Z&(B9l`(Lq&<GV9%+NY<f
z_&kKPAJ?h)7ZB1Wak`3MfROBtRVv<rkj|%072ko7&T)K+3(va|A=wSLsQA4IY4f>X
z#eaa1&h5ul{5gcTF?LYJ-$HmRV~17z1BA36f2897KuGq|rz)OJ8@`+DA3s8R{y2m;
zF*aSrYY={ov4tvr3c?#1J43~r5Pp@hOH_OV!mlufuh&4|l?ZQO?29V?HH2Sg>{b;Y
zK)9RQqv8iucvyuWAiSQjKdJbq2(P32u3QR9zaQb3=v+|oNeHi{`m1;i!fUAhDt-#W
ztEv7fej&myGIptoZ$ubj>~a;~g>V;RUsv(HDtuanFC*N^*c&STTZC6J_P&b$1>u#9
z{X@kw@+iK8&NYNo|IrBP(3zm(l?b;nHdn>N2>TfOf{LGu@CwG7RJ;x0R{B;9&XLXZ
zr>bY$Ci=l$3VXY)u-*PduEM>n3SPXdYE2J)!GpYxtLP`HNl--yAx32=u7ynclsS}}
z8Q~8zi!}1%6rco2Df3urBq%cT#26kc4}heZ#duUwHL*OF8cCa)dhAEpj0zBnnMdj|
zc)rwaGcx`+H6uK0KGUw3=2K>7F`5TZXJ#?9NERYx9*ZJNrp9>Ei6%#kXEPs@v=dJ>
zhdyVT8Qpw>E{qdvW}WQru?IiZJTsnk!ugnb%Gys;OAG)$RfTNEGudp6sj;5)`3*nu
z473I;iI&))TRBd+dQ^RrXo=NUO^hU69Lu6c9IUI^F|o?1?)@)1CTX*cXAzrWKFP?D
zWUeQh$;noYtx3(UWLaX(vU(?37F&xwYfjiZs*_LDJN8^p-Ex)Vzuw`Jbdgc%6Ap#_
zxFpNL=$>RNCfQ&l-R5Gt{+n55^<$ET#k73>bXM)Mm8@%Bvt>Pf*{*Ff9mDc-%bGRx
z)gEgCDhYkzXMHOj&Q^3IzTBxk(>czn*3wrmTgiF3iX3{Y=s$Dn?x6oOlJft*c#WaF
z1P7(ffMPZHqrC{S$=5{si+lvJ<jc&5G`yzMo8ZIe<_l6Dl(F?gpP%0Liy)bN&8EKu
zD_B^@7<+z^m5<CI$rB(Sp0|SDy1r!;Po{4<$#s2iYWiR|+4{B^`c_iBoZj}!uHWS(
z(Dl7X`j8LxL%nQ$Wac~Sw~^w>^pQF5(D!dmAHk8Bz5|B7Ybl<ry-ynYiWkTGkId(o
zz7hJY_up+4PgXyoeH`_hLi+6XlKC0a=OtyjzK2ujLngidmT3CW9=rc441Ld2TC(=y
z$C7k?E4B6(YWmJJ^u3v)e)#sbu5X=IzhX__7DL}hDfC@#=(|$WSE}i|$IyrVOg0{O
z8TxM1^dZ09e?x}8u@q0%fB1z6y}b`>{Wn_Ehu^fKf3fvDn<B~TM?Xs9(6?W!-&jpw
zI&B2HzGW0iRzEl8)9d%9R=@F@KK%BBu5V=uec-%weeY@d0-C<F41McJU$XYX?@!nF
z7p=XMG<};5eOIQa-(`lroF(z~J4MrXv!U;+De8Blp>HhdLp%EDJx$a1q@nNr6#9N_
z=&RB6RcQKtZRo>1OV)pf41H&6`ethSJaiC|irD<aZ@46zFZ2sgj`3Kh_1|nw-&8~2
zdnxoyq<s4L_G<d7G<^+*KKPF&Ywt2c-?dtMgPOiBLthTHE15q0wvJxEyET2_!|nax
zRzu$u(wD6NZZh=!NNaD6rVl@CrH@BV3VrYs)$8}Xrmt4hhu^-_^({-G58SV=?@di#
zou=>KhQ5_4^npXx^}VO*qoX+1e*x-9y?*ORU$XHSOZjwte<6Ly*GF&q7}K}Z(064D
zeIY|%PJLWoNYmG5=({aNd)FBHrjS0&1Jp09>Dz7SyFZ1#YYlxhn!cr)zK0BbKT4tR
zyN14Hn!aV4zMmTUo+o|D#^Y5(-%73jPSN!J+0cjmE7|(^*wD98t6zhruZ->r^!f5p
z3VlVCPoFPWYWhys^er^>{X2!e`G&r)YWmL9^j&P|%b|6Utp6@B^xduXA8c#t4r%vZ
zW9XYg`jYkEE<@jswE8t_`W`U!)ugE3eTKg0wfX@g*!6qa(068v`n_Q2`?XfTm72ak
z82VPFs2_fKQ6JxrwECT|>BEmI>hq;HMg4LqpRUhKn}EH3n>2m+2}WJtwJG$?G4vH{
z`YzJ+U0~?DEk%3JHS|p(eVA8$^j@Xu+iB=~I7R)o8~T=L^}AHlcb}nee+qr~82ZlC
z^fhbxUNH2%mZH7S82VOe?OmhkJ8I~AFNMDM41K+tzIB?uf(+;Q;=D_?e(_7h`h5AS
zrms!YH{Z}#ObaKOKK#0$uJ3+LU%RI70z=>I6#C9J^zGO5ZP4^>H}owdeaZG0{M?*g
zzc)#ry*@T-`tDZxNF-k?N#A7vwCaVmgV!EI-+QDlNHWalPI^-@x&Q4o^a%o=uTq-*
zvh_V><h!BB+0S;q$BpL}pJF`+&jklzKlf!r-+iPHSl52pAKy~>f-2#U1ZL;by_Eez
zKD<Yae1S=HpJ!)Md5{lx&NSt^?4+A0-$Fa0@*!G4Z^{>Yjiq+{gUZ@3yM74iNQ=D=
zl0Mvj(RCQ3D=yhyj3dTY*XOII`(6mu%hoq%ZgoI^eeVCUFmG<KPX6Z$pZ|X>9NH;s
z5c@wC&Y<sa5%=S!`nhP$cmga!|0_ep9b^$#9gBDxSlHdj!mcJ3_B690@;ezK_m&}7
z9~<)QW&yf_4Y>BOfM+ioAa}O`*FHAjImnvb!}Kk;L#)|zlsqeru@TpC`c{?C<#(66
z{GJL|zdPvach$N2Jq@l#cay8p)9xB}ce#dLeXe28ZdcH~#})MKbq%`rxduH4U0v=&
zt}f3}*D?2T*D+7I+vllp?{?R@cYB)L4W4%QL3f|~pl6S}!n4o4*K^3-?m6y0>Z$YW
z@$`8PQG+8KUHpU3cJY_;Ph0%_r@Q!<^Iu-P@ISlwg|C(_Dfrhe-k*2clGBgx;%A(*
zW6Aq}*~K4!`SvC69^1t`K74e^$sg_FgIO;xN&8?I-!b!@B{P1zi$8hVzm`0Dco&~j
zlU2Xxja_{9bEWm~yt<3OcFyGbo1WXnGe+jr-}BTi{??`?_4z-beE({wfA@i1Ja6}T
z_2qZ(;_bz2>VMF`i`NZw)<1OZF5Ww9N4>9a7ti|DHT5rTpfGSl{qI)o;y+r~U%zSj
zE}r(i+v`{IUHl&(-Ch69IlK5*gWs+{ZNe`8RL}S7oAP$?$m5UJzx?l={P6J~*MIZF
zo&32)`|IEQpPhW+mCx31dVVLbJ#etTV{j*b;y<s~zx<7z{K@*a>c4W`PQKu(U)2wG
z?c`Pae_LO7(N2EXKR>9SeDY4dweFAg-LrP`p)G%@pHj4w_dNE``nrE!#lLU`3;kf^
zD(?QeC-l`9ui~ALrH5X7=qi5QPcuWE{a5kRKgtR9_Fl!G@cBbWF1U)nGNmZ=@S>~u
zHR00GZ^mB5M=l-}>iP6aeq`&|(8jl~<U4Mj5PDf$$sd1cQs{<zujF5SVQOe_=au~5
zM=C;#F1eC>kIxEKEWVQ8=bsbWUVbHivtn+j`ma0qp78w8SwGvsKf0hU^pl5o@Sk=r
z4n21L4j%eaDD>}^9elwzP6|D=cn5!Sa9Jo?yn{dc!l|JJf7s5?K74wp^o8xb`HyFX
zF1&j?|C8&Skh^C)ca^LR`A^%<Z<>BV=-Tny`5g-{3SIi=ZG7|@mxR9g(l%bSsyTG>
zH@5L>Hm(gV@7%`Qu51epg}3pizS0reQ@D-qx@%+T7w`7*$M$Xx?f6k2Kj-o8&~?}L
z@r$0@5;}fvAAjwqeW9OC>f`tSYDdWbrz`kx-`^Q}B6<ZMIvxqV@D&QLx;nI|=?dQE
zzBW`g<qH1#bzcfy{P9+PIP3aQ##3AQtzX+68guPde!Sp@&>d%O<r!c9N@#oORz6gA
zW9Y>rTll2Az82c?z!pAxY=7vEO<VYHzIk(KT+J3ff5NSy?0@$1>VexrYeX;qdEoZY
zq-%S5*|+Wpozc+CKMmX&`b~B(zi!~J&@W%_;g3$ZJH&79;eGdfGn9934}W{?y`fW!
zd-(s}H4ys!o8A2S^7}%^Z|mkSeEr*@u9e;V-oo#MRupyf!kZol-TSl4`GoAfp$l%h
zoIiiv_d?sxyqvq-4~2Z0m-9ETd^qHOp^Gp1`}ad_kuJXI@<&4p7I*PiKO7A8{B<+`
zc<p1MF^_KM-}&_qL&5gV{G*jW4h;r2^XFcBJao^YPCj$lzR>ZTI{EmgpA1D$>Er{|
zPlrDF_a^@6clU>GeQXmyeOxs3t@WGu=37K)+}KTge8w}OjNy&^ydBSmF1=<WFZuYn
z(3IMZeASv4LQO|6<1^lRG4!uHFXLC9dN7o8#%286CtnVI^<NwKBQswO?RaPd|H?OB
z3;pt<4gACG*F)dU+`wPi@zc<IPjv8^zaI|W+}go2FZy}tk-`qX{@@#-C8C|5RQpzF
z;brao&Ts!Bw70aKU*<m)y8fB<{K+eS89H>?dLB7?ICN*pdj8D0zYe_?ZR6XbzX@Hw
zzKwsc;_cAx{5F2}Eh8cS6Rmv1zkVCazO<G9bM3pKZQfS?>8tOBE_`qu-!kw0(8Fi1
z<Com^L8#|1YxxuGccF*(tmR*9`!ICTlC}KlSAQSc@%9?NHu#5-|LQe-+iiagjh?cG
z|LgA`hxWYC!auy|PoW#yTKLHaJ_&u2-oi5`{3Z0$2b%f($X`PfPif|_j{Gh3yZ2V}
zgW=<$>DR30l>`3>{VK4U|NYZ{hSH*!^68iSJM_Rsm-45d`cEkOw@dhAWuJx4y5$m{
zzKHR2D=*>ieZct7URuR_zV6~LwXEVlSnB3A|GJpp`>~skzU^XOf47Hkn|(3=a)XyQ
zK7SFv_Ag#OaPdWa_COln@X3Yz>NC>$_jg~&ulrj%-!T3{Ui+;K{;eN2@mtRD@pBuR
z_&5IQ<GX%+0bhP^CZE=I0snqO7H{xez@PY27XRO`pU*G5E1Q2h{e1rN(j0#4ljrf_
z4|Dkar=Q2acuOv?{?$r;cwru2eA!C=tC2kZ+&|Cd*Iu8`U;6U7{H;nqKdt;+{*yN-
zd|(B?Y+C_;ao!3(IKGfSJ9G}e>$yT+f7UsCW_uA|@XJQNI;WUFx~`Eg94zL0KR%m3
zac&8pu>EZQ%fFTIGVj^^-aAWq|BcIe#*#Ar<<jN6@JJbV-+LAx+Evc~Gwm#%KXDY_
z_Q;u>Jv)l`%|Dahx@I&#{`49AMfVu~&y&vJciuOK?|SKUp0ji;zy8eA`Gnt&<%K^x
zjsI-dI6m>b)A*$E<M|H{HSogy<M}HWH}HEeoWNU;oXTJQ+XVil=2Q8tw+8skcTVB|
zm@|>DTzd-t*Q*n`=e;lRJJ(O*3)g*tzu}(D|N8DS{=IKb<_p#?<D=`QaQ4p0eCp4q
z@N=3^=C58hmCrb`lxL+)<6pjbDS!8y(|FgRllb|y)A?^#p2S;TpUw{thk06C1z&Y$
zn4k2Y3cmg&&P#5a!T)^{=aHE+`I!A7e)Z5y{=)naA9MaJ{*OoM`RTu(#rI9G=lPM@
z+%vF*cNAChUzRQ57w)a(i*H)Yk1Vd@Gtw9HzrS9^@4s>p|4z#s{_rOY`TKvK!<V)%
z<WGMo$XkC?$0wCl^U@V{eB9n@e%^}<_=9zG`Q$|l_{#_9@?GDr<=dO)@r{96zW;-H
z{DWKO^P9HT@IQO!%QrqlhBV|sUX(#u=zuQhgl;?o&%!hDY}5gDL7h-H)Dd+>ol$qR
z0c}B>&^ELYZAF{WcJu-I0)2wMK_8*7&}Zm7^db5ZeTu$CAEU3)=jeNk0mcGjg0aCE
zVXQD_7(0w1#u8(SvBel;tTE;od&~jM1<VP|4a^bD70emT9n2xjCCn+zEzB{@HOx88
zJ<LJOMa)UeP0UfuRm@q;UCd$3Wz1>JZOn1Zb<BCpeXIej1*{3I4XhEY6|5Po9jqa&
zC9El|EvzxDHLN+TJ*+{jMXX7zO{`I@RjgULc4-Y`En`h%ZDWmNtz*q&?PCwXUVuFT
zdjs|e>=oEEuy<e&!Crzr1$ztj80<CJbFlYd55iuAJqddg_9*OC*t4*AVGqMzhCK~?
z8}>Ntb=dQ;_hApjUWh#rdn5Kp?3LIvv3Ft*#a@a%6?-f8SnRdfbFueg55``MJsEp5
z_Gs+Y*t4;BV-Lq(jy)ZFJN9_&_1N>V_u~w}S%5PEX9La%oE11TaCYDf!C8Vc1!oJ+
z7@RdYb8z<H48mE2GYMxC&M2H!IJ0ne;S9rBhBFOk8_qbKbvW~I_Tdb~S%@<cXCux?
zoRv5;adzSi#aW6o6=y5XSe&&ub8+_K48~cEGZ|+y&S;#~IJ0qf;|#}Hjx!x+JI;8V
z^*Hl!_QM8%EdZMUwgGGe*b1;2U^~EufGq)=0=5Ng4A>g5IbeIh27xUCn*_EAY!uik
zuvuWcz=nY>1Dgi64Qw3PI<R?Q`@jZ*Ed-kgwh?S3*h;XOU^~Hvf-MD`3bqw&EZADG
zxnO(227@gIn+&!YY&6(vu-Ra{!G?n^2b&JI9c(<<da(Im`@sf;EeM+swjpdp*ov?j
zVLQTxge?i161F95OxT*RIbnOk28AsOn-sPwY*g5)uvuZdN*k7JS=h9&ZDHfW)`iUr
z+ZQ%4Y+=~Mu#I6O!&ZjP4BHttG;C?u)Ud5#W5d>l%?;ZdHaKi?*yOOyVWY!Vhs_S#
z9X32{dD!%@?P24?)`!gx+aDMJSOAy+*Z>#-SOJ&;*Z~*<SOS;=*a8>>SOb^?*aH{@
zSOk~^*aR2_SOu5`*aa8{SO%B|*ajE}SO=H~*asL0SO}O1*a#R2SP7U3*a;X4SPGa5
z*a{d6SPPg7*b5j8SPYm9*bEpASPhsB*bNvCSPqyD*bW#ESPz&F*bf*GSP+;H*bo>I
zSP_^J*bx{KSQ3~L*b*2MSQD5N*b^8OSQMBP*i>Rv!m7Zmz^=fsz_P%!z_#Utae;M#
zd4YX_fq{jAiGhuQk%5(gnSq^wp@F4=se!G5v4ORLxq-cb!GXnr$$`y*(Sg;0*@4}G
z;eq9W>4EKm@qzV$`GNhx0Z{yD#3}u0q*MO=$WP_>qde)`4}GM6KlIb{_Tzc<{QY=7
z)n`BIL-pH_`cZukpuSZ91E@c>=K$J6?K^<>QF{-dz102#Xg~GG0rUs;&jIug_16LP
z7xmu(^dDjW1Cj#>+;9N>OZ|NS{Z0LU0R2znaRB2%<8uJxL*sP-<3;0l0OLpFc>v={
z<9h((OXGb2<4xm#0OL>d;Q;0X&5r|^A2eSMV7}1&Ie_^?^XUNQ6V0y!m|ryC4q(2~
z{5yd8NAod?`AG9Kiup<NHH!I4^EZn5OY=F3`AqXWiuq0RJ&O5G^FNCDPwOFy^+4+*
ziuFP3C5rVz>nDo!L+dGu^+f9{iuFb7EsFI<>o1D+N9!?)^+@Y8iuFnBHH!60>o<z^
zOY1p`^-SwKiuFzFJ&N^C>pzP1Py0a>`vL6_QS1-2UqrEA(Ebs{{z3am6#EJ7FH!6-
zwBJOr-_ZUO#r{M4Q55?T?N3qcPqbe}v0u^t6~+EV`&ktG8SQUT>~FN+MX}$}{ujmm
zNBdzE`yuU*QS6U|{iBitxa#UC_D|YRqu5Vre~n^)rTsRF{g(FMDE434kE7U+X@8Dl
zf2RF9iv61Q?<n?f+Rvld&uM>;Vt=RoK8pRG_WvmMe>xAMI1lK2h~j*p^CF7#g3ga9
z&JQ|IqBu|Je2L<Gq4Oq+^M=l!D9#@`kD@q_=zNOee4_Izit~!juPDwhI?tjw&**%M
z;(Vj?E{gMx&c7(mKROSiI1lN3jN*Kx^D>I_lFrX4&QCf|qc~6Le2wCKrSmq5^Onxv
zD9&FxkE1w`>3ojje5Ug{iu0Pz?<mf1I?tmx&*^-R;(Vv`K8o|6&i^RRf3gRnum{LK
zh{8S~dm##Yf$WDU><6+ZqOd2(zKFuUAbTSUdxPwcDC`fiN20Jt$Ucd}J|TN03VVg@
zmniHPvS*^OXUM*Z!oDGUCklIq?4Ky?AF_v{u!qP#io!l3dnpQgiR`B+>?g9PqOhmP
zzKX)WB6}+edyDL^DC{q?$D**u$Uck0J|lZA3VV(0w<zp4vge|(=g7W`!oDMWFA95)
z?7t}NKe7j-um{OLjKV%7doc=ok?hAP>_@UEqp&B*zKp`YBzrRodz0+XDC|$NN29Pu
z$v%z3J|%lqz+NT$Rlt5Fdse`nCHq#uz9oBCz}_YMSHS)ydsx68Ci_^xJ|=rvz+NW%
zS-^fKds@JrCi_~zz9xHHz}_bNTfqJ%dtAUCC;ME$J|}x!z+NZ&UBG@PdtShvC;MK&
zz9)NMz}_eOU%>t+JRpDv2p<UG1Huaec!BVP00%&LLI6(?z7W6{gf|562H_6@{6Tm`
z0FMwp5x^&eR|N11;THk?LU=|1&k(*5z&C_<1n>^w9|8PBct`*b5k3;YM}(II@DkxC
z0sKUGN&rt0z7oJ!gtr9n7U3@e{6%<70FMzq6ToML*97ny;Wq*NMtDvD&k?>8z;}fA
z1n?f=KLPwlcu)Wj5<V2bhlCde@FL+y0sKgKQUFg9z7)Whgf|87CgD#3{7HCJ0FM$r
z6~L#2R|W7Y;a36tN_bWP&l0{Bz_)~V1@JE6Ujh6}cvt`r6FwHe$Ap&!@G{|N0sKsO
zS^!TIz81jOgtrCoHsNmp{7raV0FM(s7r^I)*9Gu8;dcT2PIz7b&lA2E!1sjr1@J!M
ze*q4FJ_~RFlqSFdP+kEJfXWJR0HjNR10dZ38~{B_fCHds3vd8b7Xc1{>L$PeP+bK$
z0IItH2S9BR-~gy?0vrIfRe%GawhM3o)E5FA0QHRk2S9x#zyVO-32*?^mjWCB^{oI0
zKz%L10Z`uyZ~!zG0vrI1jQ|HgV<o@=(AWuZ05p~Y8~}~200%&0Ex-ZL*b8s~G#3Oo
z0Gb;D901J~0S<uXjsOQhb4h>$pt&W$0nl6%-~edu32*>37X>%~nwtU~0L@ha4uIya
z00%&GS%3qexh=o}&|DYb0BG(DZ~(Lx1ULX%8v+~vtrY<dfYy!x2S95{fCHelCBOmD
zS`**^XzdAb0JIhbH~?Ck0vrIXRUtWm@^b|^09wle9009t0S<uHx&Q}2YhQo^puIqV
z1E9S@fCHetLVyFHy+eQlpuI$Z1E9S{fCHetMt}pLy+?oppuI?d1E9T0fCHetN=Ux)
zlM4kn0NTq0H~`w)1ULZN>jXFe+WQ1J0NM)$H~`uk1vmiOD+M?J+B*d}0NP6hH~`vP
z1vmiOYXvv}+Is~!0NRTMH~`w41vmiOs|7d!+Peif0NTq1H~`w)1vmiO>jgLf+WQ4K
z06Gf<H~=~u1ULXXD+D+IIy(e706I$qH~>0ZgyfgcUMIi-(Aguv0nk|_zyZ+NB)|dC
zStY;$(Ag!x0nk|{zyZ+NCcpvEStq~&(Ag)z0nk|}zyZ+ND8K>GSt-B)(Ag=#0nk}0
zzyZ+ND!>8ISu4N+(Ag`%0nk}2zyZ+NEWiQKSuMZ;(Ah1(0nk}4zyZ+NF2DiMSuel=
z(Ah7*0gx>qzyXkLAix2TtsuYwknJGA0gx>rzyXkLA;1BUts%exknJJB0gx>szyXkL
zBESKVts=kyknJMC0gx>tzyXkLBftTWts}qzknJPD0gx>uzyXkLB)|cXtt7w!knJSE
z0gx>vzyXkLCBOlYttG$#knJVF0gx>wzyXkLCcpuZttP+$knJYG0gx>xzyXkLC%^%a
zttY?%knJbH0gx>yzyXkLD8K=btth|&knJeI0gx>zzyXkLDZl}cttr3(knJhJ0gx>!
zzyXkLD!>7dtt!9)knJkK0gx>#aGyoCtpEo=wyppNK(?;{2SB#400%&}u>c1^wz2>R
zK(@002SB#800%&}wEzb|wzdEVK(@C42SB#C00%&}xc~=1wz>cZK(@O82SB#G00%&}
zy#NP5w!Q!dK(@aC2S8XrfCC_GAix0-RuJF-2s;RH0E8t3H~_*H0vrHg4FL{-u!jH#
zKv+b810ZZ7zyT0e5#Rs_y9jUqgk=Oc0Kzr`8~|Y*0S<t$j{pZiSV({aAZ#SS0T5Oa
z-~b3a32*>}r35$t!d3zt0AVcw4uG(i00%%=On?I*Y$m_~5LOf500_GYZ~%nm1ULY~
zb^;s#VLbs3fUutc2S8X*fCC_GD8K;_Rutd>2s;XJ0E8t4H~_+y0vrHgO#u#ou%`eA
zKv-0O10ZZFzyT0e6}Yb^>?*(k5SA6-00`R(Z~%mL1vmi0z5*NoVPOFdfUvOu2S8X^
zfCC`xEWiN}mKNXu2wMwq0ED##H~_-l0vrHgaRCm1u(<#SKv-RX10d`!zyT1J7vKO0
z+Y4|2g!KhD0K)zP41kIQ`y>5nl^@t2<$?X757;02f&KA3V1GOx*dO%)_DB8ptNH@_
zqyE7DXb-SI+6U~9_5%B({lNa{4`6@v53oP_3)mn12kejj1olV&0{f%Cf&J0{!2TEy
zV1JAcus_BN*dOBu?2qw0pvD*2AL9+|kMRfg$9w?x$NT{H$9w_y$NT~I$9w|z$NU2J
z$9x0!$NW2><|D8_<|nW}<}0v2<}a{6<}<KA<~OiE<~y)I=0C7M)&sCV)(5aZ)(fyd
z)(@~h))TNl))%lp)*G-t)*rAx)+4Y#)+ew()+?|-)-SL>)-$j_);F*});q92)<3X6
z_5)yl><_^H*e`(nv3~&jV?P1*$NmEBkNpPNANvomKlUSFf9y}d{@Aa8{jq-m`(r-?
z_Q(DP?2r8p*dO~Jus`-gV1Mk7!2Z}Tf&H<60{de>1@_1O3ha;l7T6#AFR(xMV_<*m
z&%plJuYvuse*^ntKL_^5{toPq{T|pK`#-Qh&I4e7oDabMI4^+xaee^%<2(WO$N2*6
zkMjoDALkFSKh7gyf1FRi{y49I{c(N)`{O(V_Q&}K?2q#f*dON~us_a2V1JyC!2UQd
zf&FoQ0{i1U1@_1J3ha;b7T6!>FR(w(V_<)r&%pjTuYvt>egpgCJO}p2`3~%l^B&kA
z=RdGN>;YhZ*ayJ=uor;+VLt%-!=3>4hkXI;4|@aHANB{ZKkN};f7mC${;*eo{b9cV
z`@^0A_J@4~><@bf*dO)}us`e}V1L+0!2Yn8fc;@V0sF(A0``Y}1?&%d3)mm_7qCC<
zF<^h#XTbij*MR+DzXAKho&)xWeFy9hdk@$j_8+i6>_K3E*oVOWuor>-VLt-<!=428
zhkXg`4|@~XAND7(KkQLpf7qu{Wv>GJ!+r(!hdm4I5BnC_ANDS=KkQ#%f7rvo{;-dM
z{b4Ty`@?<)_J=(U><{}I*dO*bus`f?V1L--!2Yn$f&F2x1N*~%2lj_O59|;79@roD
zKCnORe_(&$0bqaN17LsP1z>;R2Vj5T31ENV3t)fX4PbxZ4`6@b5nzAd6JUSf6<~kh
z7hr$j8DM|l8(@Fn9bkXpA7FprAz**tBVd2vC18KxCt!czDPVu#D`0=%Ent7(FJOP*
zF<^h-Ghlz<HDG_>H(-C@IbeU_J79m{Jz#&}KVX00L12I2Ltua4MPPs6M__;8Nnn5A
zOJINCO<;fEPhfxGQDA@IQ(%AKRbYSMS73kOSzv$QTVQ|SU0{FUUtoXWVPJpYV_<*a
zWnh2cXJCKeX<&cgYhZuiZD4=kZ(x7mabSPob6|hqbzpzscVK_ud0>CwdtiUyePDn2
zR(ya=LmtH!$g<F(_ynmN&rp1Wd^YN!_y}1y)KT#jvhHYu;xlC1&_=~~$hM;o6dxk{
z27RRX64`g?L&c}azC|A^zD4#u#z65ga%?b0im#DlhcQ%qjvQNzvEqB=*kcYTK1j|D
z%n`*G$+?3$gt>${rT8T|*D&W4|0L%k=A`1M<Xpv^Rs5Bl%b3%O-;#43b6)XZaxGv@
zD1J<?6|5P>pUJg^HKq79xz@1e6#pjIBG#nh=j2+&npOOrT+3L~ir<rK9cy0ke{wIt
zo}l<axmRG%Q2e3XOR%RXeo^i<*mD&BDEA`lNs6D8dlmL9#b3(3411d5H|1W3Jx}qU
zaxcW5sQ6L2S7Ogp{3)<M_*A*KVvkjPtK56B2P-~S?#<Yv6<;g&ZtUTT&y{;S_ISnj
z%Do?FfZ~JY*?==b@x}7&z!{?WWO=sWj8S~EJbQ2kDLz`BO*o?zUoForoMAZ2aHipG
z!x^XeZh7|M48&Q8Gg0y5@~p&}srYkwmf}oR{JK1Aapo%iU7p1_lNCQN&uX06iocg<
zInH#&@5{3uXTIY9r7ZxPK-~{WTLCtMx<8P%1Z)a*zaVW5*c|HqLE0j)N!0y>v{hiU
zsQU|P%fO~l_Z!mIfz6}tKcp=Ln@HV{NLvXule#~VwiIkCb-yBQE!bSJy<mgE7K2Tu
z?q{T}2AfUY-$+{yHl4cPk+vReK6U>iZ9&+C>V8Ptim(~g{gJdKVN<I6C24EI=2Z7j
z(iVkHs_v(xtqPkJwyU&Zt@|u#+rq|G_g&KVg$=Ck!=!Bt8(H0#N!uAVG;C?u)args
z+S;(W)%}~a#bJ}H`#EW=!)90achZ)JO|S0vq^%E|U)}#nEC5WP?gu4S0A^74hZ0Kw
zQ>gnzi8X*Z)cvExBETf-eo|r;U>0?MDX|PNjk@2ISO=I#-G53f1WcsvM<rGQW>WX3
z5=#M7sryx6f84i9>;(*_?qel314dK#wGz7l!>RjRiS2;#)P1kSe!zh0J{Z_vVnlUc
zEU_anq`FU**b*31-8W0@2@I<4qa`+#7}dJ3me>^-R^4YyYzvI5?z<)S1qN34;Sw7I
zBdhyziJgI=)qT3e*1*{6zFlH(U~qLGFR?i=y1K8I*c}*N-RDbe4~(zw`+@x<-~g0A
zfaC^{uKWcgcYyNX62Ji{{{qQ1fCB*cfaimY00*G_6C_sw4nX-YNG{_Y;sBI?gXB8E
z0f75J`@w~P15o}Ek}ClRp!_E!mm)a;%fCW$E#Lr@|ApjYzyT=#49V4i15o}OlFI=H
zp!_=|*8>g!+z-YdTo5<_<sTxsB5(l8e?)Rg-~g0=iR7BV0Vw|y$wgs4f|~*dp!`)N
zcLfeW`LketOO8wVyGZT}9DwqNk=z(K0Oc<uxifG8%AW@7OLA<=-$rt8-~g0Aj^yUR
z0VsbR$=!hi0GEgL3~mn`fb#c|+#fgq<qw4YL2`u3Ur2I?-~g0Ak>nP^0VsbX$vuJt
zQ2t1gn*;{{t`hr|@?XM!COJ*z-z2$CZ~)5xNphj!0Kko6e*{-5IRMLlN^+^#Pr<E%
z15o}}l6wUQp!~5UHwz9x`D;n;794=`=feIjIbP-OCAnX40LmXsa>L*Nl)sqdj==#a
ze=?jel4GXxMsm*Jo^k#te>BNWg9A|hYLdGK2cZ1fB)1I?K>52#?i(C{@`sb$I5+_1
zFDJQkZ~)4mPIBwu0F=L-<leyn5cZdxJh*vq0Louaa`)f>ls}*3_Q3&w>&JNy?jIb0
z@&}Z61K<FZzo5K300*G_3FX}aH~{5uDDNJ?0Vsb&c{c$LK=~`my9;mt%AZl*ZGZzH
zdq>`RDE~)!7Xl6dcO$Tm$X=3nCdz+O-lc#8Q2v$jt_2)`^1qaKG2j4{f2O>v0SBP`
zH|1RpH~{6}342f8`6&NS*n{#;Nco4#yCQG^%70YeC4mD_{-yG+2^@g(Kb3b;-~ezp
z1^X0tRj^lacLfeW`LoKqEpPzJ-&Njyfdf$fu<~vU9Dwqdm3L?00F*ziyjueYp!{v+
z-5WRn<&P`x=D-0ce_eTZ2M$2_^UAwDZ~)5RSKj@B15p0J@@^0ufbtiXcZc8rls~b&
zTLcH7{Eg+^BRBx%k1X#d!2u|LWqEfA4ghzVz%#hp1P7q}o#ovpH~{4jE$>Fb0VscI
zd3Op9K>1V4yH#)i%HLYvy@CT!{@C(v790TKHF;;N{I}&@E;s<?-wnJc?|ha2x4a7m
z2cZ1J<y|p20Oda}?~=g*DF1SK*9;Co`JV%i$~$T0pANh#@2r*oy1dH<2cZ1h<y|*8
z0OkJ<JS^|Tm4CdvD+dRl{O9FeIyeC3UoY?4!2u}$dwCZR4nX<m%e#7T0Lp(~-sOV>
zQ2zb$t{)tL^8c5<0N?=N8vuR)z5?I?;5z{R0KNp^0N`5yegVD)-~ixz0R92K2;czV
zn*e?Sz6#&~;JX0+0=^930N~pIegnP^-~izJ0R98M5a0md8v%X<z7pU72>VMP3iwih
z1AuP@_!anCfCGT<1^5^EVt@mHZwB}o_-cRyfbRzQ8~Ad71AuP__#OCqfCGT<2lyZO
zf`9{nZwUAy_=<o7AnY%FNC^9LZ~*Wv0S5qI6Yx#&Jpl&*Ulj0B@J#^+0ACgGRq$N_
z2LN9d@LBL}0S5qI7w}#1eE|mmUl{OV@QncnKx>7AFN5z4H~{$4fKP*O4LAV!+JJ9^
z?+rKr_~L+%gKrKv0Ql;FuT$UOk-j|O^WfV94gkJB;QQeF0}cSbK;Q%68w3u3us;W1
z2;U)a0PrOOp9tR~Z~*W%0^bPVBX9ulMFJlQ-z0DV@Kut0CHXFa10d|r!Dqs^2^;`?
zoxpd(_X!*Te4)UH!Z!*W0DPsum%?`n902X5(x-~{Rt|oZ_F4`O0KQk?U*U@d4gkJc
z;Ai2h1r7kdTi|cu%LNVqzFpvV;p+ts0KQ+~f8h%T4gkJk;D_NW1`YteW8jbJEaBh)
z;9Dm7W$XK9()SGfGknp&0l+s6{4{*kzyZK_4g58H*}wtN*~Y;Ez}F2N0DRxTf5R6J
z8~}XdzyT2U=itlXI|mK`zI5Qz;adj|0KRtM+u?f$4uG&f2OkgLJa7Pn{W<u0`0jxN
zAneb<=fk%T8~}X%!1u%V4;%p50vz`N@C^h90AE4e7r=KA8~}U?ai0L+LT~`^HN<@b
zd=J3^z!wqs5%5g}2LNA1+*iPN5gY(~8F8Nh-$rl%@O8v}2YesF0l*g$_aX3&1P1_L
zN!*vfcM==`d?|6C0^dq-0PwZMeGA!M(gzd1nBV~5n+Xm8zM8nNf$t_b0Qhp^J_o*?
z-~iz3iTfV-eu4ua>@R&n;TsAL0KTHQFM{tVH~{#P;yww!rQiVIYl{0O_@06TfG;ZU
zqu`qg4uEV`j{7S3u7U%QzO2LnkZsFxzXe}cZ~*Xq#r+q2VZi~wHx~C}@RbDz0N+{M
zpOG!i!2!Ux790R!e~$Y$_}+p8fG;lY<KUYM4gkKoxUYlnE;s=A^5Q-ZzP;c8;OmR~
zKC=BeH~{zp<313+!QcQ0D{$Nw!gm-P0DOsYp9tS#Z~*W%#(g7vkHG=J7a8}F@J$8>
zK-iz-z7oF6-~b5wbKGabw;3D&VSkSMPWV291As3y?nB`l4GsXl(zq{$?=(07_)_CO
z6~5Kr00?VIpKJJD<NlSf7zYPH*q`HmmarNJ2LRt~+~2~N8yo;(e~$ZI_<Dl_AneC+
z{|jGmZ~*WP2M0h{QTmL-cO3V}ge5sR0Qi>Uei^>z-~ixzj{9fAq8uCmeA971Eq&FA
z10d|raeqx%mV*Nz?9Xw(4PSR~0EB%xVPNSC4-Npn@wgu+tjxgyz;_<^=kTQm2LRuC
z+^@se9vlE+Z;tzS!r~kp0AYWQ`+36Z92@{)caHme`0|4TAZ*WZzfbr5(&wLk-ylH0
zZ{VljHwXskrzk2Is|eChSJctZ--qev85$Uy(nvp*-$Xwt+Dt!j-p<(UF8VJY`sin`
zh&aH{yie+9tZ)zg?8E?LS$i3qIY>W&zK^j*L-cc`2kGbNh8Zh8#8~YJV|hpE*UXPG
zHvTwcA)kv)^t)I=xr<c?Tr87*8*)a_#YWY+*ut=jrO|ITPHl9tk|r0M-|S+!?Jic?
z<znOdT&zCgV)R=GY;wPg7431cc>^w%z1PKN4Z7HveJ-|m$i*@ay4dt#7b`pDVhcuG
zEdQvB%{k^`6OOwW_qihhzdPbDcSnK&cf?oWj#LEQk@7lsq%Q1^cpKc2DUI$(ag#ez
z)9jAqw7Vm-yWEkneeTGT-R{Vwes`pBk2^AVz#Ylj>yFGEbVo+-b4L~pxg+TZ-H~a-
z?nvn&ccga29mzZDj#M3UN5&s_M?yYNWTM{_DJb_usso-#W`!p*Bj|~Ys`Eq^hCPwA
z22W&aqbE|*<cZ90_C#{qJ(0>TPh?!5CsM!L6Peuai4^VeMCJ{6BH4RAky(SD$e4Ye
z$l@VSB;%kbGJV(+DLdqeEEw@b@{f8VbB=i;6OMZ#+~*Ak{NAv?+#3!CykTF3H(U|)
zhRf@`;kpKIcuJ!;T-@Xh*ED;>Iqlx?>@IJ3Y@av0WVbgwsoxte+~W<;9q@*;_IkrJ
z2fg9Z`@G>rL*8)uL2r24us2+K$Q!O5@rLt`dc#%6yy5Z3z2T5AEj-bm7A`1H3s(oy
z!kHCm;TgfS@Tj`9@WO_)@YKe%a7j~Icz$zQIJZ45T-lWt9@m!^uHT&&p4^`nF4~h8
zo;Q#d&fc3Ao;8>j9<whkym%-roN+KMJbgGVTy`ieykI0PoPRVeJm*+ic*60tF!!Yo
z1^nql{_^ypU?6?SSCKwc5lkN{uS*}QYe*lO(wII}+>}04)0{q()1E#wyDNQYY+w4&
zlHKV;lls$#3iqTB%^gS|%G#SgG;=V0X!O4Hp+yJNho%ju50xHDAF3TmAIdwLK2&uq
zeQ5mg^r4V1V`!p3W2m4!W2iciF_c-6F*GBXF*K?!V`yPR#?aKpjG>aIjG_6>8AG}4
z8AFv_8AIdxGKT7RXADj5&loD&lQA@JAY&+dZ^qE9!Hl6X`!a?WAIun<KAbUBb|_<L
z!AQnX{?Uw~Ima@FCLGTg;yzy>;P(am<-S0$!WXCr`U2&3zCc}rFEFLi7btG>1!|go
zft+?<V0M=;Ft*PZShCv}nAGnJ6z=f_<_`D*S$lnfnS;K-=zYGxqJzG`v|(SM^pG!5
zJK_uE9rXpOj`;%PkNW~4UuIyUKQmBJo*AgF$PCN~W(G#pWd;^DWCo@-W(G={G6VCQ
zGXuHpnSsi#%)q$5%s~C_%)sRS%s|ne%)q>X%s}?u%)qR{%)pp^nSsRzGXv9yGXrIZ
zG6M@nG6VTXGXryuWd<f3&kS&1)<D3YHQ+DL8VFWo4O9fP2FmNQ2I?BJ2BtJ-4HP$J
z4b(Je4dk?E4b1M!8W`J`HLzrN*1)9xtbxKkSp#$TW(~|7%o-TIFKb}Y!K{I4!&w8R
zhq4B0N3sU;j%E#19m^URe>`g-<jWqI=+7P~D9;|KuE-vk5zHPKRhK=mupxV3YGd|5
zNmKT~{O0U|-1h8&%C78zaedhX^}DkNCiiC#6z$0#n7223VAf#vz?gm61B(x44@@7<
z9w<AMJ+NRTdm#U4_Q0HD*#i@fXAf{+PIJJY)9f$LX%1H8G*<+3n#=2Qn(G>Jnx{18
zG#5AJG}pA}G|%qJX&&2`)4XJNPV=PxoaVwkIn8tT<}}Y7%xNCIFQ<9Y!JOu4!#T~R
zhjN;0M{=6;j^;F19m{DRe>|r-<jZZI=+A8~D9>%KuE=ek5zK8KRhQemupzg3YGZD5
zNmFj~{Px`D%C6kzaecYX^}BPMC->(z7wySyp0_u*dDdWV^O$|P&5IA_HcubUZ7w^M
z+q_^Tw>kf4Zu6XDxy=)f=QeX+-blcoH{vhP8wpnAjZ_5lM#}5*M(P^!My538jTATK
zjnuT~jm+-K8yVY|H?m}R-pHi>yph5^c_VZ8=8eo8%o`cKFK=Yg!Mu@a!+9g6hw?^h
zkLHb39m^XTe>`s_<jWtK=+7T1D9<0MuE-ym5zHSMRhK`qupxhBYGeLLNmKsF{Pz5j
z%C7v8aeetC^}F*&Cimx$6z$0$nYTB8WY%E*$e4ZkBa08_k4zuVA1OPOKeFIx{>YqT
z`6CmK=Z|oo-ybOV`-2sJe?`#mFR%0a>l*z2DUE)Aag*O))9&}r?(+M`_WAuwcKiL4
z`u+aGJ%0b(y?+19LBD_WKEHp_LBD_6u-{*L$nUQ`>i1V2^ZUmi_xnS>0{_JF0)KTy
zfqzD@z(1<4z`wAez(2LIz+ci-;Gf@K;IHf|@Q>>&@YnAy@K5e9@E7eV@Xy;@;GZ>E
z;2*QEz`yulfq(jNfxqlffq%i#0{@(21^x-g3;f(y*dHh_><?BH_E!W8`^)PJ`|BDC
z`=>M(_7^u5_Sdu*_RsDr>>t}#*uP|VVgIB(h5d8)7WU5^EbJe>udsj7!NUG&!-f5&
zhYI^^j~4b<9V_e~f4s0i<SXi*SYFg$T~X9OBUscws;;PiVM9^>)W)LzlBS~m`Rzsh
zm0d;s<NAvF>vtFRPu^41KW}eQ|E$5H{xSQC`WGK8>YqMb)L(X}sDHuHqW(F@iuxxU
zFY4#M;>JLEabvKexUnKw+*n>$+*sF8+&HDFxUr_axN&w@apTy&;>IPriyJ5HDQ=v*
zx43cUU~%K<eZ`H74i+~~8!m1vJyhISd$hQ*>R55(_~XTmAzw-3#PX8H>WY%a8Nrgq
zQFSGa3mZxrr#6)|&TlVitn4aj9M@OUSiifZaq^y$#(8^78fOibG>+L<(zy6wN#pe4
zlE$(_C5;P?mNd>eR?;}(cu6Dol@15WONWCMrNb4$(&6&D(&4&>(%~shrNcGtrNgtk
zN{7exl@2f2T{=8zPwDX7y`{r52TO-X?<*Z%bg*=I+M&|n+M}hzRmVz)#~&{p4*AN4
zCzh8DS67q`&j^+ckE$yhUf57JJhiE8cz%1?aAjB7@VLIR;riWW!;|-v4bR(KHau&v
zY<SGRvf;%C%Z8^PDjQyKv}}0Jv9jR_$IFJfuRItiFAoMQ%7Ybk<-xj!^5B%F@?cGS
zd2n`Dd2noBd2q?@^5CRB<-xgo%Y!oq%Y&o$l?N9cEDugQR35B7S{|%ARvsLGygV54
zjS5aI9~G>w7!{mRH!8TWVN`Hx)2QJ5_EEvgu2I2peWQZ)yGI2l?->=Gw|7)<*5Ih%
zn0=#yiw}+pPCqm%xZvoh;GAQlf)kF93Uc4*!9e-w!C=Mc!HT-kgLMs~2d6ZR{(qQy
z4=~BqtIoSRtFt<*vpTD@I;)dPlQmhBHMu5hvL<VCEf^yV_Lgy2;q?b)gF$3r%pz=V
zRoNIUus^#NW3C9sWo$q;7o*R3L7#2bTSxbOtM)$6eV!X;db+Dh?|aVq|Np;ZEh=5s
zl-gzWXkFHZ-enCMUDmwWWlh*!)|%60jk;adve#wJ_+3_C&}H#Nw>3a@TXRgeHO_Tg
zt75k`B6nL$O1Cwwc3Zt#x3#HvTSG>-wP1EzlXkbY?sQvYZnw4Kbz8H3x78nXTT!A%
zrKuj3WqMSG>rpweM;(@X)J3I7ozi;L4ZTMlG<wu|vqzn<d(<_jM;&#0)Mc+no$-6r
zzMx0tiC%Sp>Q(2MUUi)7RaeDcbwut}my}+0TI*Fe^<H(z=v5cYUUky$Ro9(fb<FKm
zSG-<z*6&sOgI+aC^!YT^=d(<o&v1P{C-(Wna-YAb^!Za-pTD8^`GZEEKX3N=6Lz1!
z=JffaZlAyG_4zYFpU)Hh{s7hQ&oTY}IM?s5iv9kG-0v?b{r<Gp?{Dh;{*ck{FPQ!Q
zq}}hYJN^Ec+wZS<{r+sw??)+`U>TZVIGW%@ni!U8Vo{-qDUBvJbeb46Xky-^i3yt~
z)*PA`b!lSRqluY-CU|Oqm}3Trac+QE6$gkBd4O0_28d~GfY{Urh#_NuSTF~ONqc};
zcLs<tcYs*&28h{UfQV9qI?D{|3^%BA;-Ee(59*7`pgyGy>Kn$OK5q`{6ZW9K<_zki
z?x4Qx4eB$&pw3f6`W!Q)k8?x%syL*N$V2*)GNeyyL;9vMq%W95`lLOiuRBBfm^-Ae
zctiSZFr-JRVUcBqMTQ#|IeA!IREEVVZCKnehQ)bvSe&qj#WiPG9Ce4qWp7xV35G?U
z8WHE15pkRw5m)6AaY-2wr?nAr(-;vK%n@<Y9ue1_5pm2N5m&qsaW)tcqtvLwGNTT|
zjXIn>>MSaw&XhLlY#5`?ygBMj*rU#xJL)WZqs~k)>hRQ<GslcM<J_3DDvvo!%9t~)
zjX9gfn6qGxIg|F7v+j;LE8dth8;m(oieXreVK|v#78Qn>(impLV3>K6VJ2*bS#ud?
z*<+ZQfMIxQoSEasnN@k5SyINCX>FX@G{%_)bDWv9$C-6^oLTY4nb}~RiBc0L%T1V^
zJYg;>6XujQVQv@`=Da;&uDKKDvNvJQ1QRAtO`3Duq`4|jnoG*0Ijv2ao5rNMU{9Ls
z?xeZmO`5a8q#32A6qcJ(IC)B0)TWdTV@jE~r<65!N?G=%l$l^k;i+k5j+<6i<!NO}
zn^rcBX=TBlR@U8VWyPCTW`k)ZO3ipIH{)^gjJK%GcpJuyH*e2)YwnD<9L#t;HS5iB
zv)-ya>n&-s-lj3@E!eZ(x;yKw1hZb0V<}E%sYQ*YHVl@Uw^?e<WvS(WrFd?RT9xOh
zC2fw{H0G!UdyZOn=ctunj*4>g1}D!Oi`u-gVb2?D?!2)a%o{wnV64gu#*(&RY}yOP
zy1QVk1Pex#Ta-C%QQoi@<u!LvUJe#zo?DVvwIzAeUXs_{C3z)SlB3+R%W2E*hP~{r
z1<Nkat+=b&io0pAxa+}+8`U^&!{)fPfa7>=mD{vex%FU`i)w53MzCh{+Pb|NtlQCG
zL*s)@E&8J${pfWh|5x<<yIyYC0k!elTORNK;~%iUWZb^-k8kzt`q0xKI|YBkKf`~6
z{|CPYel7eS_`UEo{%BX#Kf%9$e69RT@c%nozG1_!zxvLXAA{e2`r6Na0KUc_NvWTL
zuaQYU`Z4$#`QILguL1uKUjzO>d=2>Z@HOD~!{6}F@ZaG7!LNZ|3%`fR;~dFIgwB7V
z7@eOZFp-GF=4T09o*^kjB7_);h*BiN$oaLLvHV;?$*(z6^RoplkJ^mq=L>oyvOSTX
zF&L4^<z#-&U`8TGt^BOP&abJ=<mU}e9($S1&m7!H<W?>}ckuGKSwBB}2=Z&_A|;Vh
zq9n4FEQt(KC6SACNu-%6i5zB2BJ*5H<i1c6sS!&ed!&-cgj^E25i5ywDJ79pYDr{G
zD~UXdmqaS{lE}_PNo3S0iCj&VMB2@g$Z@MAvTT<`9%o7-4NghqK(-_@<CaA3<Vqra
zUP<JfUlQSilE|z4-pws!X=H#Zja;BhBTY<c<PcjLnd3?$_k_|&wOAV2EtN*b<<iLY
zSZSnFDUF;|OCzgVY2<0VG*Y3LMs_4hBO^v><VvzM(q@)Mj#;IVCA&28C{r4#cS<As
zv!#(~w={A)R~qT{N+W0e(#U2|8hJ^SMYfS;ks+!qa)~aBv@m6nBWzh@fh&tV5XvI8
zd2an)sVp)nmql*I$|BuLS>&`@7FpNIBG2Pxkt)3`vMW&*88gZv*OFzC4znzB!YYfb
z*kzF?nX*WuQx-XxEsM;$Ws$qNvPi#I7CG;iMWR7j<TX(q7s&EBO_j%Eba|X)%HtAS
z9%s4oxGI##39&pbO674zE{`j*@;IfG$7QuV&S~XwO)rmcPn5@pjq>>AWO=;RERP?x
z%HxZ6dHi9fJYMIN$M<E+<5O;V{8p|!-s6?W&-mr>ji5aKf~bgZB`e~CR7LzET@i0)
zD&mLPiugQN5x*}~#B0Qg_#UYuJ|S1cZ^SC%T}nm#lv)vA(<<W6;uY~qy&}FdQ4t?C
zD&kj@74denB7WSeh%eg}@yD5pc!N_BKaj16&$t!wJGqK@pH~q-=U2q}pd$W?sEltR
zE8_!HW&8qN8E;}L<A>PF_#9Umzb912tHsLrZmBXpE?35{$13BUN@e_{S{Yx}D&tS}
z%J_~%Wqib_j9*Ds#@o!w_%W+8zGPR%A7v`z^-g7cf3`9{?N-Kb=PKj9US<5OUm4#F
zD&sGSs`xgtDn3M2#V^rS@fM~keuS-xFK|`y2SQc6R;-Hem8#;Ca#j3htSa8ERK-uL
zRq=JLD*jxritkEP#m9`Q__btJyu+-DpRlUpD|S`<Nv0~^=v2iIW~<_}ZdLqlt}5Q|
zRmIQyRq<$06@N_-f<O`iO%XzjCIpfp1c@aCmLmjJBm_|+1V$zVB}NF8LI|=-2%JU;
znobDY6NE5q5W?joA+(x=aMU7%MVk;FW(c9qA%uNdLYQ(1;Z}|idOSin;}gP0KnO30
zYGEr`EeulC!bQ4TXlAN~!)&!M&s7Weg=(QjtQPi2)xv~aE!>Dz3tdXJa7wKf*0gHj
znO-gIOjHY_MzwG?SuM1i)xvSBT3EKLg~yp{p~0yZ4rHr^8Mj)vldBf`ylUZ`UoG%K
zweX6l5w?&u!T?nxT%c=&CZ<L>#MTINT#ax~tPyrgHNv=DBV3Qw2%Soea8j)iR<#=8
zsa_-ONYn@;MvZVKStGQWHNr8gMp&|Igh!bgq28$x_GfE^X}3nWovRUgy&B=HUn6V=
zHNs1xR@g??3PV(_aEY!JT9{hl2wN*GaJ9k%u~yhC)e4hxt#C6|D|9Qh!fCZuSl4QW
z=X$NMD^V+q8MVT-WUbI))(R)AT4BYm6`o{jg+`}VIGC*!X5CuhZmw47_iBaneytD<
zYK7NCT}B}5GBj0}iP3c#lBvr`Y+Z)s>N2WWml3793?tWNlvrJcQtC3YT9@Ipx{RjR
zWws~kGQ&n)=5n$w(`wdbj#_n@MY}HZ(5cJp%hqM4+`7!ITwSKetIM46>oOZbUFHQ*
zpV>;*X9lVI%tg9B)6CRo4zu-{d9FTlU#!pUk?J!Oa((7TtUlAF)Mrkq^_exTKJ!ek
z&+JUpXGV?s%++LlrroU19JlH-%XWR{ai%`g;M8XhWa~3CZhhuXu0GS})o0H6^%*{>
z&%7cUGF!-o%mCGpxj;8$nwW;nA+{ki$2DZ`i4B?EQbT53Zpd7ZHDo%KhRjK|A+xGA
zWS;5`nH`CS%!tvDxsq(iw3!W=V^%|E$!^FzavC!GvkjSPw;^*o*O2M;8Zu}7hRkNr
zka<ZoX10-ynIWn%bBS)uv@ngCBWz=4fose>5F0alrN+#p+?cr;Ys_>jjhWMGV`g1z
z%skf{GrJOvnK7d=b1m7J=`b5JC#=TIirtub;xuLsW*alJZe!+dt})Z^HD=EHjhSfB
zn0ZZ*w2&WZ<YyXmj3H@>C25u;X;ma?Q6gzZCTS%`(v(8dvP#mNM$(#2(%TaxJ#3Kl
z<s?bBnk0SHBI!k&q#rsYy)R4BQ!Yv0%8_)BN783}lHLeN`UTNMZzY@PL8^(qNH@{V
zOcQ;WZKCJ7Ci=eEMDLNB=n1)rz7cDpyObvSl-fkEX-)Jqy@}qLXrf1rCi-f!iEcNW
z=;Kxsy=*tpkDVs^K(>jVahvEnxhA^LYogEjO*9`g(XWVRdJEZ14^YkY1*Vxk#5U7&
zTr+)7Y^HZh&Gfk3Oka;R)168)eNt_vSG8vPsoqTQNHo(UMl*dS*-W>Y&Ga#=nO?G+
z=|@g8y+7MbPrJ?Z?OZe6>owD7{bqVIXr^BhE%Y|Bg&v|>=u1oseS~eH7q}Msf!IRt
zm0IXYxrM$NYoWW97W%Z>La%Er^mDz1-j!&f$BY*GTC#=iFk9#oRtvpix6n_V7W!be
zg`Ra==)1WVy5DP|&-*QOG-#n;6Rk;sY)$6pBgq)knv~eqB+IoXRk1ZGO07voZcQq&
z)+D90CS|oX$!V=gO>a$ZPqZe7jn?F4vo(3tYE3TMt;vT@YjR(<H96(BCU50hlRaK*
z@{He_+z48eFNn6}R<bQQNVO#|GHuDjY+G`kYfIi2+md^vw&aA|mb?*bOLi%3$x~`u
za!qSXKGWNhI}>fmQKKz+HQAPIH`|iOt+wQ{-Ijdpv?UK@+mbVGTk=k>E!pR_CC~Y7
zNj_*xz9QO_Tgdk00M(wnz_ce1vF*t@u045AY)|f%+LPmQd-8g$J=v+WCr_&F$yKdA
z`BZOD?ntyJM~wF56|+5g%xX_A+3m?kPJ42HwmmuRwkL1r+LOIrd-AN`p4<%DlP`&m
z<TkP+IYf0NFEJg-BWy=<f$K;<5Id54rH<sJ+>yK)>qvGh9m&&bM{-^3NIus)lDiTe
z$uXlNdClxdp0GNSD|ScniPMohnC(c;x*f^8xsGJN*O5H$cO;`hNAfj6#RQUy<!3Lk
z7(>M*mWr_)6;nkjCQ4L{k*S!XP%&AhVw^_BG@XiVPf)R8gNj`?sn}7AiY?ky?4d)&
z_GPKqluN~K<)~PXN5#(gRBR)lVlRl!*jBPLHb`~GE;605!)#}4p6iU=7dvBnq|Vrc
z+!?zO>x^|Nov~ADXKYRDj6KskV>=U_u~DNlcGc{R9k)7T%XVk%vC|nlknN1kxSg>(
zxz1Rh*BLwKcgFajGxmz;iftjgVgpoH>;lsjJH&Ry=D4odJ+UjcTk499%U!YSN>}Wp
z+7(;Xx?)fDuGo%5S8T-Sid`|gV#lnm*pl59d*pP*_Gi0d({5MncCIVd>vhG>`dzWj
zpey#0=#Fh8yJJICckB|=9XrBy#}>Hm*aNXUwpZ$oP0HP|n@V@=wAvk8*ScfR_3qfN
zM0ae==#E`8yJIJ;?%0am9ed(*#|~z@W3z5|>~5|**6(%4&imc5XwV&dP4wghvL~0H
z^W<VoPflWcaxB-AQ^lT~DD~tRxhJP6JvmwJ$#GgwPSbmG+Y>#xVWTH^+3d+3wR&=k
zc2Dl1)05km?a58KJ-J(6PwtH0liLV-axaM9+*YzTH%Rs7E;7Bj!)$MEp6kus7khJi
zq~6?w+?%_h^yW^fy}325H}_2M&FxI|=0=U)+*PwTciigDE!(}h$4+nVK(;qG<M!t6
z<a%>`UT^N4-<#uu-rOsqFSmv4%MDO{xeH8R?hxCTo8$U&_r$*3ZmBOfF8AfGD}A|>
zYF}<u>&rdW`*J%HeYp{%FL%Z4%N?`&a!Yn!?vc}%+n?>rO}l-$+g@MptlyX04Ek~}
ziT>O+vOhOO_2(`z{kbD-e{O;6&pi<Pb9<%!+@#!}yQ%c&POJU7b*(@5T<_2AO7!Q(
zjQ-p;vp;vj>d&p%{kbPjf9_zmKR4_4=k9v_x$}O1E*kXbUgxDIfuhM6Lz5CqlPpJ*
zsz{TfM3an6lZrx<vPzSjMw6OOliL$CIc(76Ws@e4S~R(6)8s>kCii7&a>}L2TOLiG
z@o91+pvf1+0J)VMAP1=d@**=p9%cu~d2WEbFAk7<qych59w2Wh1LP@nfLzlC$Y=Th
zxic|9jv52xRdawmZViyj_5k_V86Xd22gn(BfV|@kkmvjXk`D&RSHvK>g&HI;FoWbF
zc95Lo2FZKkAh}x_B**1J^13oeo>T|PRc(-bst=Mo5`*N3F-Tr92gzgBAh~1@l8>B0
za({M^oOTDv+uk5~)*mD{gF*5oF+^^ohR93I5P5_hA{V$J@_{%+?v;kfNqLC8sSJ^)
z)gf|S8zP_UL*%Z+5IJTHk=M*2@`N=+uGmB56K9A#m>nW#-68U>H$<NIhsbC!M7}15
z69P4yh%v(ni5*U`+;Bn_hZCYSoM7bPgrW>5WOX>fX~PLkA5LsHh7*^~;lxpEII(CC
zCmuS(iGA7O#FRUnxaAEe&iKQLjbJ$Of*46`rA87LnUTa{b|f*+jU?`iBZ)oINMb@B
zN!(CI5~tLW#F{pec&3jeb|yv=qsB<$syUK4ZjB_C?UBS|XC!eTJCc}jM-q3uk;FNF
zB*6zGiC4sEVhc5zxWJ4i4zZ(&Ic_v@PaI9`mPQlf@@V3^GMYH4jwV*M(Zo}IG_k`N
zO<XZY6UVI4#F9Olc;t*G_Gd>E)9z^Ewl|tM>yIWjgVDrGVl1(Z8cSSa#u7)^vBUy5
zmUtkJCH6{ViAi}ZaZ?#foL0vY>)Kf2xjvTIWsD`RnPZ6))>vZ29!orN#u5j!V~JUJ
zEOFNxOPu$|6478R@tR;HfnuZ>!$=a#NcowZq>79r%8aBaj3ld!#A%GA>5R19V5G|?
zBOSFEY0+k+hYlm{%QDiG%Sg98Mmpm&(ni2YFNkqzD>W`%WX7e#?6@?~jZ62%acPe<
zE=|be(hX%?I;D<FYudQ<Odpqa8spMcb6h%ZjZ4e+xb)Z=mkwmdr5Sfzy5o&Y=lpSr
z55}ce#DuhknvgCq6Vf4eLYm_yq<i9ov|FB#t}7GLNp(V6)h48;`h>K@n2@fR6Vfqj
zLRzvXq({z#v_Cr`O}i7)ZEr$4>rY6V!G!dZn3T3rlhP$-QaZv;N(<bi^gx`H_R5pe
zO=VI#txiho+NAVcpOkhPlhQSFQaWKxN-OrH^u(Ez4rV8%S$9&p>rG1M{YfbrOiHhb
zsjNUvWn;`#R$`~J`T1d16{oVIJe5_HsjRF{WjSpstLanO?Z#C0vN@GKYE5Mq?WycT
zXDYkToyy+wrm|=Jsq98Dm3=`>XSY(**^A6{_Aoo0o#&>r_r>Y#9(g)@Lz&K=Qm3<P
z+I04rKAqiZOlPl})7j(JbavUE&OUagvj?)%*%@~_d&is3p7W=(d@!ATMa*QkP&3&J
z%uMzWJCmK`X0rFhne1+PCVO3($(~eava8xm_NhLT-C@jRub4C0W7bS|$)3qRa%Qso
z-I?rdZzg-zpUG|pGufBKY<3$po4v%$W{<G5*#&Mk`#_w{?v-b=H<j7!X>~TcuFYnj
z>$BNi#%%VQIh#FU&1P5Z+3XW%Hha*W&EEB9v*-QUY&4k7z9v{!$jd)@!I+gemQ_WT
z6=jxH6qc1$mgO{-)pVBKZm{fSlVy)uEW2p4>_dlT_qi;4%VXIyKFe+dEc=3(W4BUs
z>_ujdJ<R5pCv$V`eQ}Q6BhRrnlsWd4I>)YQbL=yHj@@a@u~*GG_P902F57eLV`q*%
z;LfpkygBxqKgaUH9Q%rxXSY!E>;-0?J;cqk_r!U2w>-~YSLWH1>O8xu&9hJSd3J{}
z&t5U-*<;o`yJXL^kDPgSzdO&~_U75M{ye)G%(E|v1$G;?z+Pe&*dyEm`#@Y^_sR?G
zO=W>StuC<Z+5-DrUto6`3+y#>fjwa@uq*Zg`@~sb54sENU2lOs?=P^?V1a#2ELsA!
zXvLUCOX3zSRa~@0dC^joMN3u}t^8cq()2}ZyRm3pHW#g<_M-LBS+w@Ki`Fe~(K_QV
zS{uQl^@3Qkwo*&hMP|u5%q>~>#U*Qxyky-_maJ3ilC`ESS<mz(Yp1bfT{V}i<JOY3
zY%f`loh9plyJX$*maKFBlEnv0)+=J!+CnW`7no)15VvgI6PK;s^0IYZS+-89%hsy4
zY(3SNtsTa)b;Vq^j@irBBWKy#?=D-ny=CjHzie#=%hpR`#o9)#SeKX;>j<}EJrGx{
zz4D56Q(3W2t1H&JwqiZkSFByeignFgu};`4))QyNI_R!gcfA$syuV^agB9yF!Knhp
zsWFCAC5}^7kyAyPQx%0%WsOrcom00PoO;>h)T1`1K6E&BpUbJYJWf61bLvLGsV|6C
zbt|>1USw9)!`!NRUtCr9$gAoNWmP?;uBvO=s`^Y{Rd*Vz>Q!@9J#Me6kDXQZfV-;R
z@mAGy{;J9ctLiIaP2EDRsTY_v^$@qF-V@i<-SV1xU0G94YHR9KeNEkAtf^PbHT9Ui
zrap4k)cx+7dfQu5&-!cXX0WEdB-Yh!)Vg|!Syzv6>*@n>UEM3Mt2dQ(^|ZFGKG)aP
zUB<e4&0JSc*z4*OXI(w$uB&&wb@jZT_o4>t>T6=d7pM(C#%%Z!x8bYehA+w+zM^dS
zvbN!C`i8&V*zhl#8~#yy!++>(`1{-q|CYDmp9wbn7sRH&mD=<#GMoNkZqvUnZu)!V
zP5*|n>7UXz{b%~7zth<CubP|waeLE$>}>i6+)e+Ex9OkrH~swl-+x8${uYY&FEG4+
zh~xcxBJb~(dH=e?`zJNtf2#BT4ukivn7n_?=KV(w@9%ec|F*~bX9M1UNksi^RMfx3
zMExUN)PEpG{k?M3&%1~H(^}Mju1Eb{M%2G%M*S0Z)PLec{ey1Qzw1T)^Fh>qO$kJd
z5eSJB2vrmaQ5FbA5eQim2u&A=?S?>HHU;9SEf5bKf!OB?#4S%C&IAJSg4jZArM3_k
znJvU&ZVPc=+(PV;w-7g!EyO8p3-L_fLhLlQ5LeAD#BqBI@z~iy9B{V~cf2jcxnK+N
zirPwCV73y6xUIxJaVxP~-b!3owh||`t;AD(E3w1aN?b9w636VV#3N@bvESWF-1fE-
zXM?T8OKKZ&iP=UR;kFSE#BIc0c^h$4*+!h!wh_<uZNx5P8*$CtMx3y>5l@_L#6fo(
zao5{MoDa4Uuc_^NjM=VB+;&|Rx9g(3U00Otx~y&2HDkMe+1#!lwYTdJo$dNQce{Se
z+peDpw(Bpb9r{IPhklsbq2CvG=zHWH`VD1=eoEV+Kht;UJB=OsRda`a+}@!-c6R6o
z+#UKIZ-;&^*rC6ocIp?Ho%$her+!b|sqdC|>erQ>`bll4{?yp1Uom&;$LyW@BWI_+
z-`%O-_IB!LgPr<IYL|YA*`*)hcIgkqUHV>mmwr>(rJvSz>CcT_`ZaTxe!||RKXG>H
z2i;xzU2m6uKG>zdrbIEuh@!-aqAH7`qKKlbiK1qR;$>45kJ_U6&=JLbt|;E}MDa`@
ziZ7_$;zee+c$nKQ-WPX^d*t2X4Q01@O4}_yGj@wt&E4X0d$;)5*)1M$cZ+wt-Qu}m
zxA=<MBVJ(kh=;g6;yrnfcwN~ep49e;PmMj|6?2bx%-$nDa`uS(-96%MZ;yC3*dxBA
z_KKI7z2XsWulPXTE8bN0il?=`;&WrKc+K1^p0M|dPn^BtL3gis*V`+e5B7?$seMk2
z+2=^yK1Y@JIf}B+k+pq}X6$n=oBN!j_CDvKyU)4h?Q_lq`<xfle&-^y-#N_fckavk
zog2!2=ajbJd1mZ)uA2Lu<Mw{%v9sSf;O=+sc>A4m!G7lzb-=m69B>YC2b_EI0q44M
zz&WWMaGn|moGa!5=a_xKdE_2&ZhHruv%vx9C3Vob#2j>va0i_S@<HdOa?m-g9dw=>
z2c2u?LFa^h(0Sq>bnbcwo%6v#=QSlUF-~GsSz;7LVq{HXG(%!8n-X)>mY9dG#N6^E
z=1d?lFQ`MzMdlE5m^;MWmk%*FltauZ?GW?KIK*5v4>8B>L(F6M5Oc>n#GDHbF|Vk@
z%mwZ+b5B0ZTvrY=C$+=OQ{ymm#XQU$vkx<m+{4Um?=W*VILy4Hjxd+FBg_N&2y;_8
z!kpHQFwc!6%r)}}bHYBtJaLaOcfBLb`QQlinmTI6xTB^jA2k)_s3~hlP0cuJUbc^#
z58b2YE$^s#COB%oppKarxnt&i`Ivb_IcA>Hj+xJlW9C)!n0eejW<GY0nRmQn=DFaQ
z`HDJjUf_<K_vGW|b>+BuQaf%wHIAEC?BnJm_qci6J8qs0j+-y36XqrEg!w=|Vct|u
zn5VT9=5ynOdCfjyK5<W&cfAwl`QU{4nv#_mCo8HfD~cv7njtHfZCQEf%E~QIR?Y;n
z@`5_4T;xtF_vMqy4dtYAN;|1MGfpa3?UTx5_oQ;iJE@!tPAadcQ_2PIlyXl#rCire
zDNl`4$`$*R^2j}<-1bf>XM<D9OX{?8i94-4kWVW&wbROT<Fs<kKCL`)Pb+u5)5`ha
zwDOud<Hfi$o+_X56zz<s8E3r9_8IS?d&avJobg^zXT6KuS?|7l*1Msd^`04Ly{q<F
z@3DK<yW^ep&IM<^SJXN00(Z{4C!h1KYv;VD#yRhbea?I2p7U-8=e(EHdG8W;-g_XQ
z_ik$Ez30Yx@0xwyd*Yt=?gr<**IbNJ<rt-CF-kLH)MYzHJ#=H#tsq9dpe|4sxeL^N
z`2uxAyFfiNE>KtP3)Exx0(B?2K)vEFQupMG)OGD5_0+gXU9m4xkKBvY?cgHylDkAb
zkS|d;wM*1<;}UhvzC=B7FHv`cOVn%bvZ2bC4Mn?bX!d2}p?lf56<ju6a951`@)hHT
zcExyRTrsZNSB%H*72{5D#dyVCHSWn*jqBP~<Eeesc;sF+ZU<M5m)teufqc!lsa-Rk
z+t-XI?lt3XaLstlDYB|5vSustLsyY+1&aKFyDs0Cugf>I>+&=Ey8PI^F5d~R%dfZ_
z@;&W_{M5c7KXPx#w}Tt<OYWxpK)WeFw{OZ%+?(><;HLbVyXC6dEmyN|xetR|?hEd=
zdtbZlKC^GTkKNnuo#3|nio4_9)9$!W?K|$H;Ewx}yX!vC?z+$IyY7?VuKQY3In7qN
zhk?qy;O=qvwR_w%`yTf=xW~QH?sHG=``n}8KKD|4z&*Dga8H5<+-vQjtpyM57uqBH
znf=Iq96YjLX^-uv!DIWS_QZZ3Jh5K~n)X6_syz#yYOjK4+RNa%_BwbOyo!W>#UaB0
zId;f$0MijNEx@*fY!BpnA>#zBQ^<NnA@hZDk5QEW0}gKZ-%uVbigHom?}e{{ax&r9
zhCc)4Ch}Wv<5Bn)aE=1!NpP+P=ZkR83g^vm?hfY<aSjuGf52r4*{nF9jDDU%ULEK5
ziHHy(^A-jwzkiX=?`dT6`xxKe&zLEZB6>uQIFVR{C{ZF}i5k)KyBVGQPR48`86iu|
zh*V-l68XK1*^*p@D)Az6i61fY`xxC4rX*IvmL&6g7;`0RiCLnRcqMj;kJeCz`x1bm
z2w94C$W$O+0%R?Kxd_<{;3Ys7V*@f7z-EMu2I3_^b^~|`kmU&XIRM)cG9HMR0ND><
zKtdJ-n2=FmL*{u2kQD)50%S*kmjGE3U`j%^1Q?T$H38-%>`MR!C1g>6NeS5$U{pd@
z1(=nPT>*wAWLY*L(*kTu$haV0LKN7SkbyzG1jxn!BeU>1L%amY(g0HvvNgcigscrP
zHz9ko2^k#3OMq++FghWt6YlH4`#TUX0kS>7_=KzvFh3#t0}N2e0s$`pvOzp#gz{M-
zV1`0=2pFP}CE_7dgm?*%H3H@+WRG~rAR%4?WRrkV3Rxv!mO^$37^aYA0;VZsn}Bf&
zStnqgLiP!G36O;XUIJvJfRS2wz7Q_~vQ)rJfNT{oRv~Kz%vH!<0fQB?SUhC15HA6;
zT0CU75HA6;T)=dNY!?q1FT_iL>=*x+Z|_S0CM;ybfDsE>F<{0*b_^J@kR=0N0_;lw
zUIJvzc*vXqdloWih?fA_G+@+1R*i?u8sa5DmJOJ;kZt23;|8o-$h;w50%YNUmjKx~
z9x`(HTtU19$kG8*7qWH0*oCYe51Bi}OMomM@Dd=K2fPHx>H#kSvU|Yrg)AR1eIeTi
zj9<w50rMBKf4~5SEFds}AsYycV8{yQa|z+T1Yih5mJpc2kSzqpFk}sZISkoD9x{l)
zB8E&N;w3;<5tzl0T?AeNWEp{%0NF-h97EO-n8%QP1O_r>A%Teu*+}3e6wXt`OMomT
zFqI)&35;dPS^{$!vX{VMhAbv9nIW4AjAqDc0<#&io4{~}EGICXA=?RzXUKX2^BJ<A
z{A#|70~R!7LJ=<kvZBC@hU_R08B)Ych$3DBWKDrN4cSv*P(v0KnAA~VQ$t1-@e-oI
zu15P3fN2fcRvt30h?fA_R~|C3h?fA_Sl}fT?h(XGfGjOAwIN#zjBUu;0&^R(x4__r
zEG{s)A)CuXMi=oCAiE0;Z^-fjF9EW>z)OIvFYpo|`wI+k$N~cs9J0Yt$Or=~95Ta*
zmjGE}V2VSwI0_kKV2z`F2~o%(1B)Co$%vN#S!H0BLv|S$=8$Cura5GrfpHF5XJDQ~
z_8A!HkcEyyCK~Y)3il`CB|w%MnCel)ONat%9qmg120LW2fyoZpY+$rQRvVb@kll_#
zh8tM!km*Le1ju>=^BuC^z)OHEIPel68xD+k$cjfHGmdx(kR=DEJY>s(F%MaDV9rDK
zJPH|fV9`S+9q|$%s}9V1$gTs!9<uDfw1;dv@Dd>F4$OPVz5@e4ig*c-jR#&rp>6<n
zK4j<-F9EXkz}SbZJuvqndk+kL$l^yKlMifu$mk<p0%Z4rmjGFQVERM0A9x9n^#|rZ
zWdC6Y0I&dHCjhVkU`GJ30;0eSK)eKC3BXPPU<<&G0bmWl&H-Q#zzzan5x`CYU=u`v
zQGj>}z%GCt2Ea0aod&=*fE@=>#7hA70qj5k76R-<fPD#3v@ap7nc$z{zad^i_-o<!
zAYMZFwcu+aUPAb1!JmnE3E}qw-xJ~`gx@QC&xn^0{w(k_AzlKoA;O;-@e;z<0$vlu
zO9)>pc+C(mA$%?2HATFH@U@259Ptvu_X6G%#7hX@D|pWkFCly{;XOsXgz&wF_Z-)W
zh?fBS62i|2;w6Ni9keeY{7fNULikyO&m7_<z`lg=Gl_T!;b#>-vxt`vewN`gjd%&L
zFCqNQBVI!IEWk5?cnRUN0?!QMCBVLf@R>rqgz#B|XAbca!e<elNyJMCpVd4sA$)ex
zzJ&0ZM!bY5;w6N&Gt{Vvmk^!}a7G|rLU?w-8G?8T;n@Ob4B{n(XAhh~h?fwaO>jmb
zUP5?w!5M~l3E|lWXB^@sgl8X|fryt7o{exuB3?pxcETBocnPpCAv|N@tc5cd@e;zb
z7|vwGO9;<uII|HiAw0|BOh>!~VB-KUA?zWbHb=Y!*q0FA5r~%n`x3%C1o0BWy9Mn_
z2=AOcD>1x-5HBITo8XQ@yoB)Xf;$ZH5`YC1-f@VR5Z--o2O?fVcsIfw33nyjnTVGV
z-lcG-B3?px*TS8PcnRTM40kf(C4_f1+}Vhi5Z>i*rz2hhk9Y}%ehBdr!rB081jI`S
zYX_(y5HBIDEuh9gyo9j!fEonx62jU9Y81pv2x}LpVGu7NtZksiLA->p_JJA*@e;z?
z2x=t6O9*QxsG$%qA*`*S#zMS=u=au)4Dk}e+6-zm#7hWkH>lwdFCnb$pvFVIghC&P
zcnM)`2sI+&C4{vj)R2gm5Z0DZV<KKcSbIVZig*dY@(OEI#7hWkSEykTFCnaLp~gkL
zgs}F78W`~s!rB<^O9*Rb#7hWkX{f0YF9G%?gf%zfCBVLfuqH>mgs@hJnjP^H!df0`
zdc;eBeF?xzDD=OGmk{;_&?6vTLfAV%4}o|IVQ&FF2I3`zy$AFlh?f8?x3EV+yo9iK
zfgT3&62jgFdK|<{2zwvsfe<et?2VvDLcD~qcY+=Y@e+VV2fPH>mjJv3*q0FYV2GCh
z`x3$)4e=7f-VJ&<#7hW!JLvHcFCm;UK<|xs37d$Q5cY~_UqaYJB3?q+TSAYCcnM+e
z2|Xy{C4{{x+LsXatcaHo_Oj5^B3?q+>q5_qcnM)I3_UU8C4{{)^vsBt5cbk&UqaYp
zBVGcq3d0^8@e;z`9C~!bO9*>+=;0AB0rn+?JwD<kz`lfV-hufEn5TgG3YfQm`3soG
zfcXrV*MRvAnCF1`4w(0V`48ylEASyOF9P!;(Cbs+OJLpv=1*WA1$w;;yb8>(z&s1g
zx4^s$%)h`q49v&Ca~{mkz&s7i*TB3D^m!`qIMC-U+?9y-C4~GA%=5r}56t_({140n
z!F&+R3&H#l%oD+U5zHIG{1MC}!F&?TE5ZB{%rn7!6U;lo{1ePW!F&`v-@^P9%u~U9
z6?A?S_$!#lg83|%*MiQY0?!5WT`=zjdVk=*U>*$S!(d(v=Eq>34Cc#V-VEl?U>*(T
z(_mf==GS1J4d&Zm-VNs8U>*+U<KVd-=I3CZ4(97%-VWyPU>*<V^I%>N=J#Np59a$|
z-VeIZ3Opdp2g1A{%nyRzA9zCOzAW&DFn<X1h%lcB^NKLP2=k0E-w5-LF#ibikT4$!
z&oePU3G<Yo_XoZb<}E?*5Bw#}W5RqU%xl8@Cd_lfd?(C%LiJ362Zi}im=}flQJ5!%
z`BIoSh51vMM}_%RsQwCfC8B)^Z}Y4W-wN}tF#ihkurMDB&v7w73-h!vUkmfLFn<fx
zmnqEW!n`h2kESrs3-i4&?+f$4Fb@p#!7wij^TRMt4D-dH_Xpk>s;3J)GR!A~-XC~n
zm|uo@W~g2-@Xk;@pT;~i%tyoXYs^o>JhePq9r}d=Zw>R;FpmxM*)XpS^V=}b4fEYF
z?+x?cFb@v%;V>@_^W!j24)f(OZw~Y4Fpm!N=`gPj^Xo9r4)g6W?+)|tFb@y&@$lRp
z^YbuI5A*dfZx8eLFpm%O`7o~!^ZPK*5A*#{|61VxVICmn17cnv<_DtwxWE_0yg|$#
z#5_XGC&au$%rC?|L(DhCyhF@C#5_dQ?-zK9XdaNpJVi7wNTc~dfxn1(jA-6a;5DLo
zM1kjs<`o6rBbsNxz66*7q%j{7^CHnaq`;Fz^O7{?O=A8e=22okCFWJ4c}#(4iRLv0
z-X)sn6nL0u-jl{U4d!QJo+g?X!M+5T0TlR~Xuee7bE5fEf!~SdQw6>!nqL+8pJ={S
z;De(1SAidjd7@}uR^W|d{wSKS75JoR{+7o4QZ%0{@J-SDuE0M<^SuHe73))&pNi&#
z1->ep9~StlXug=nd{#7nEbv>=e6qlIMf1x7{}s(Q)0hv7=AQ+AESis|F<%z*W-)&j
z%~uP2TFk3O^VkB<7R_r5yjwKSg?$My14v^&F4pBRKNs_K(Y(08+eP!_0*@EXn+v>N
zG>=YWo-dkL!@dNV0i-ei7xRG8yc_l<zzm?k4@UFxH0BGV`FVjqjOObFJ~5iV7x=|!
zK40J)qxpS-e~jk)1wJy?BQZZ2=>uuZS4R3lfxnD-%$U!N^oIh!8R-)RzBAG<3jAlJ
zZxr~@NdGACqme#R;7cR@q`;p>`bvRMjr14Tmk{!+kv>!4TO<9Zz`sWNPJxe&by&>L
zM*2{JuZ{Gh0)HFnOKHsKM*344^Sd$68|hVPq+b>I-$>s|BfYD@3rBibxGNFuO8~vB
zz#B(;T7gH7`Q%7{EAY#aK3CwIBmFLo`RAC2j``?FUoY^}kv>@9t0Voez+XrDVu8<&
z^hem205gCz=DB0OJJK%;{CA{prjg#6M*1i0OMn?b8tJ12zC6-T(@0M(@aU1=THw_q
zJ+{EJM|y36caQYk0uLYa@v-iX^xy(dAL+#f-agWk3p{?LHy3#QNRLh<eY(K+$Gm@}
zXQ%N#0K6Xn>EDI@0eGJP(#s3`29Tbf#`_5HegdSw7xow6eFjLcFYG(O`wx)5U)Ya8
zL?R>^i4asILgoDi<xHMgz~(sxT%JuJ<avl<o`opoIf!zeff&p450yOoP|b4>wLJ4M
zp7$r{kw{Y_5~(&Kk<Mf!Qej3SZB`^wZ$~1%nMkC}i9}kmkw~o@iFD^8kt#0|>F^_w
z#vl^uCraWZSrR9xk~l?|#LJnIcq>~Huj5MMJwi#mR4j=%OC|9dxg_2dD~VSsCGmE(
zB;KHv#QXG;cvGSzUTu`bJCh~x3bQ2MW|hS2?UHzJrX*hGl*C)ICGlFfB;K7XiC1|g
z@eaQv-WZg``-xJ4BufQ?DitWYR48Xkg;usysN+h79<fwtmP&;hxm4(il?s(gsnD*L
z3JqGR(5IIQO^H&W+9(w|lchq1St_(yr9!=3D)eSbg)*m9XvvlewQi}<ohucpyi%dV
zFBKYtQlXzH%aCMQhM>wa6kV1nXUa0IY+0s`E6enVWtnEFEK?(wWx8TznM$QB)2^0f
z8nm)ZpI(+}N|a@)jj~K<vMf_!mSx(kvP`{Qmg#lMGA-G%Os!j%>CTm9s=TsHhhLUy
z49YV7L^(~8<upN+(-c!qx3cAQ9am2Gh~;#%R8H5(<#bo9oUT;L>2|f8ZqUl<KE0f7
zN|e*pMmgP?ET=2Xa=Ohbr|a!<y4NYETe9VJty@la=gR3Subl4i%jw3TobD$ok|bG?
zB&doc#Z)9)*@|QxSCQ-yE0WDpMY2Y&NOr|4l9ftDvR$o6HfR;eKD{E@l&DBn8x_e;
zvm)7MRV3@}ie#@-k!;CUBx~J@WOuG2S>;tEJN$}dV^ERoCn{qkSs5d!${58|##-6R
zSRGdx>k%ts%~EBoMy`x?DV4EywKCSARmS@C%2-pPGFEL=#yZW)SesQDtG6p-y-sDU
zC0iM*bt_}txyo3TR~hT@D`Sm8Wvrj5%8_JMj-aY?6jPOJWvg;^Tve_|tjaY@Rk<3u
zD%Yh{<=WM%T!U7X>(i@pO^K>pwNaJpG^=uLR#mRvuFCZ~Rk@aIRj$^p%5{5HxemW7
z*BDgg`U!%}vkpm$A;?yiAnQ1S>=6mFSt7_9nIO9qf^1g_vOy!rKAj+&5(HUo5M-xG
zkZl%0*4qTx>kwp1mLO|gg6#GPvco6H#(*IEiRuJNRVOH>I?>8jC+fKBM2}dVXqKuI
zHF9+#&lgCvtJR4Htvb=CS0|c`>O`kmooKVF6ZLj=qSvWTv}CIjwQhBy+pA7=_|=KV
zpgPe{)JS=bp+qq?QY%{{)p0dak60r$%QaG$QX{piHBy6CBlYPuQj<|5b(%F&n^hy#
z+ci?JQzNxxYouDYM(Xxzqz=DEY7A<mexf!@Qngu%sm->swb?qZHrpfCW}D^OY?o4-
zZC7iv4O(rsPp{238MWC?vo_mi)n@DM+H9{=n{9Dxv)x{8w!^Q@HU_oXexi=evk6&>
zsbgEYI<`lwW1HnVwo9pF+toU@L91i?^g6c5sAD_LI=0QKW9#iYw%4g+TiiOf+pA+c
z{5rNVsAKzydW)p$EsCkPTDf|wN36G+<$5ch>9^X|daFUJxBB#YtI4RhI?Z~k&91k4
zoqDUqt+%?pdaJ{)w;F?btDk64^PEAIVj9#|u0ib)8`NgGLG4l+)OM{w?b937CZj>^
zG#k`5yFu-B8q^lILGAV$)DFKvZ44UJexlJQsYah-8vRzT(eDu({bsq*?@}85cCFFx
z(;NLJqtWj)8~rxB(eHH{{T8>;@Aew~j-b)+r$~ZgNTQV^i5`(8nq`vcQb?j*BZ)qp
zB$^D8=rl>9%_fOnha_5DlIZqGq9Y)QeyT~Qm?piIYtnnfCcRm1((}1^y<Kb4`-~>N
z(`?e)>?Xa}Y0_KVCcWEh(mR4Cy`O3pDW+L$<(kDFxmoN|n#FdlS?n{K#ZI$XY_pri
zUZ+`Xaht_%uUYH}n#F#q#i5uMr<H4QdgK<TOKEZ1wHBw(XmL8t7N^Z_aeCbrr`v0B
zI)WCbpK4|DOg^SZZe_ZZR;FERW%`U(rqgU?+U!=Q*KK9Gy;i0pXl44THk0Do%pSST
z%xA^TcCF3qGuq5fyUpx%+stmS&Fl!;%zmm}$@BA+9=ToV(%O|iqh0B=+m&9oUFr7P
zm5!iY>8Cn8itF%t<PNV(>+t%F4zJVh@Os@2uRG}Q`Z<c~ktwQ6qo_WEqB?Dg>UAlq
zJD{k3uG8p|JB==_)9AB1jb69Y=nguKey&T-^XB9}yG!nMyX5YmOYY~o-5#ym?X$bx
z-k{s<*Lt`<yNBxydbobA*X|2??f#%o>yLzg#iM`G_@`@cz0E)leSDw({0G+${9k@P
z_Q(&`TmCO!U+KThZmj+=WGROlL4>`y@#+7+==0-N-?i}@|6cU_^_=>}jo`aQ-`{_K
z_J<q4@|~jp@0UOHl@0q_A;UTJ0ZxDNI~$YVEcyWxZ<TFE{w`!bhgydHoZMV_v*-`h
zYkD{T=a)i8bf|s&yD`4`h0hiJf<GKx-keAmeS`1)#MaGk|6b8Q_}g0!Zr1-s(MP!N
zi>Ei=`;nrb@Zu?DQ~O}iSNN@ec)0nQcNP7Gx9s@l?N>#g;rsvdotw|^75#=cw!VAw
ztxHAU;Xl3eeVgfHMgL*V=YMYVdpnCh#4j}@H{ZQd^dqu|e|hsK$BMqh$q)R-<~Q4m
z{=`qc`SHzPs(4-SDSox{4>mvdZ$-c2yYs6B_kBHNdWTxopM3a_Hy6KH^e?{itDoO|
z{mGC49%@@o@1Ji@|8mF%4>hl!I_qw3zPIRW{OpJSZu57Z7yXTo|K^*U`jw*3@k5>e
zy!q(^MZe?BiT`i&+)BtK4}FhQ@Bfd@bNxmC<IiUQbMrHmuR=`@w7HqeQeOX;x3xOZ
zL_RZA!GHYAA@e-c@+!6vyzmD_f8@WNt>xLDFZv{Z`dI`26F*k;OMc;lP5kE7qHpr!
zA8+MP?k@T#H^11yyOTv9<;`z(@qbuf^iy)>eSF!!7JZc;>l@&I>q{ZaJ=7?FlN;vW
z`0b+4^3dTie(t{({g&^(Il&WmLMD8ubzXSKG{1dc(SP};A7=S~7%%!TKl_OV{#%tr
zKc@7BW&X%FioVQS-&p18bkU#L_Wce1$cKtP&E2HHfBRw4uUR#^jsK?uMc?NB^_{%P
z6#bi&w3}}zc^+!Ipygb<ypLb|tB{Q!YQCIykpH|@^mYE!Paoz#{gXw1r~LEB_?~k`
zpXV=GGXK?uqTlnzXHN6w)kWW@`Q>x`d%qg8`a}QcnQva;fBbifKG1i5?=t_l?+Drc
zp=Lc;uJ9i^QS^n*w%p{?<3)eyuMgbe_xvE#h(e#}`)BX*>t6_W2ZWlqxABmF--nC7
z(O=&Egg<<%=pX(3v1j~~^`ejT_=T5zc}>wzI=CF?|KrV~uXN9+{tJKTV?}@Ipzz~-
z%l)Fy^w&Q74t|3#`c1zkzLWn#^^=0{^wVGXN&d5cQS_fm(ogZjzfkm{zU#~H;@?uj
z-3p;+;Lh=%;k)OHzSJMO@8*B^`{6Ez&|@%v`oHqO`<bFomHcXg?|E0ayCL)>y#L(K
z^8X?geXHrOy^kO3DEe359s2<Pr+*vnfC#+}k*|M{|H?<g-4LPYq5Xov@4i~}wSF=8
zbNtvu(cd~2`|tdne+hR?gx(4IYaizOt#J25=&7*J{ye{Wzvz4Y&fok3pIRvTUq5s5
zBm8fCFWg}fdNUT@{3u`kdqqEN^yn|~pL<yJ#r{L~WBm6PivHM<{lCKh%y+{b8KL*%
ze>*1s9;@h=y}SL__#fOZ`evV`f1Uq}iK2hDZS6Ptj(-YwaD?8H-Jkd^{!czy^wW|v
z7XS6LMPKdBU-=#W8ddby%JlE@r~bU?v;9ls6TJP?MZfJolK+GM@$E(5?K||}=Rf(w
za92p^f%*84Z2s&giay*sk3Y%ZzFG9+{*Sjl#sBj_(U<$v7vJE&@@CPW`_FHt_~~~S
zeY#)Sm*Ky=rRdicKmBQb_}{~wCZTV4`_dorfBdUO|E^<xmj8=0;SQA0+w<q$f5J<R
zw+epVi|_dyzy9f>ulGshPx%krFZz4Q`+vrt8!GyIr@rxd{sUhw`hEZG$p6c4{CLs#
z`|UsaB7b<k=>L7!LY99s7w&Kgy-C0J(f`SR;XOq^u-Novetx6q3%>mNFZil&g}Y!v
zkJEp?^%Z{K2Z}!7mQ!!?Wm}4V;a~g{m!Ehm+$j@!rG9h%ulY}ZFx)j0dZ^}p{%`m{
z6N*0Knd-0dJHGw4*9tVnk3RT2o_$}qvnKRnz5A<Q<KMF$?y?CzTHo3Eb^hEp!W}oE
zck8pi{r7zGT}8if1NBY*=-icp@A&ht|ABx0=G)#c&>(;CkN?QGzPw!UA%A$k#}5o%
z1}!r5jQ!T{evALepA>z`Z0A4oAGlHUCl9=Oi~nK$rGig6{`ddFziAcy%KLWyD?fT9
z-02f~)qdhveg50u3wQm59=7qi@A88meB09oS|)er-}vluxEm<+y#3CX@^kOM40i^F
zUby$M|IYu^<D$R$ZxjE)f3U6SbAFE>@SUG1`kg;^@cVr8;iB((@V9=z|CfIacNK*m
zyz;vL<gfkA+nzkoLib$%-~1mjML+bv{qc|Z|MuCUFZxG`Nc8LHi~i`}<4dBy`2BE4
zQt18bd8;J))%O?u((^x88hy`9(Kj9JD2v*kEBdEzf43}pDpvGSzxU_MqmP1cH&f_2
zytt<#TAe8Rs{j6fRYcpzivH?`k5ooK{6@IrDfBLSd#j=!K2r2s-~IQhXveq0olv3I
z@gqqhTKg*0UPBM$>pj)cr_DtlcJ=qFqnCcU=*Qmte`=ziTP^ysdv?}Ff8`6|E~?OD
z`LXZRMoZ5ZecEq+urB&nez?0T^kn`nUmu<Nv7&FA`^Wm|51Nk^{M%RF-4NaNi{TEe
z(A&Ab*cfeGI9l*?+kf2{J@%QRulsM~WRyB|q~P!VmC>f?$*+YwwnFb{=NFoy)a|0*
zo4wZ@J^KA{Cs*h-{Z3m;l>Et}|6BTGOLR|5(FZP{YmJuuLeURiUfLF2pD6mmkAAEz
z`n^wtyTC$^>n^c9IvFkc#J~3K_UJdAaCcbfiKX7%5$!o#^o{?o87lgfzYceeh5qpe
zSt?3iD*DLZf3Gv2p$K=Ag`V4E&0SIAe$iKMf4nRDxggwS7J76)b+|iP{krHgKmXnC
z=oiY1e)EsMw<p^2uA=Y!9c*v(ZyWX${O6Tl>Wz-SujoS`z1<i6etXf6{tq?%(E}eU
z`qH<U{n4@BqCb6o2OWLKFBE<1fBtnkdTpTSSFe0E5dGpu!<}xSZ~e{A!RV)kivIO&
zzc(12{-tmST<C4igL|T*!$m*)cfLIo{n#&tJL5tx^wdubM}K{==x;CYABl1wDf-->
z*dx(>{YAg~I}VLTy$=_C?-So1jn;M*{qM?;jYWU|gW(Rl(3>rEG10f0i+*_PcbMp}
zzNhGmx5e?OUtRRapZMB%H1m$4PyRiR@;><=g}d`YPx$HD$>@)?qHjK(oQ&T2Zn$eN
z^w0mn(p2=?&7zNf_n%Eg-}*+ln=ka7-#s@S{o(1NuYUZy(^2Eg>ji(k_7gMFPwy%E
z>`zm((MO*ScmIW+_Ame1Z1ne6ioW~5+hC(V@tZ~e{fjTM(XS7#7JT@>d44YX`Tth*
z<KOe=qTA|<zWmR{=c9Y#MSuQplMB(W{ad)BF!bJ!Cl{jS*NT4q#o5KE{a0^$^g+A-
z(i@A>AM9N!<Q?Ik;lE)YKm1zwJ=o6=Ukkn_@&SZ@7W|pm-w)pld{4+X5Pq-lJ!8K=
z{4DS@A)i6`v%=4e{r~V<z-xkh3E^u6uNlq*z-tMwDe^IduQj~pI3ED-1-vI{uVVOK
z!Fz`D0`OkKdx~=d@Lt1vj`IWXS%A+3@>PVN75L2HJOO-`;4_8xFovHs_{`ya0elwW
zGl_f~;b#>-vp8=6pJn(=BcDh3S%=R&&L6<D0M7*Sg@n%vJTo|t0M8OUQ^-dWK5OvI
z;d}x-i||Y$-%0qa!ZVBW3h*q$GmU&I;j<3UJkBq`Spa7O&N0AQ0cQrzGr(B_X9~_W
zz*z%l4)Vu@XAzu9fA;oX$ndO!GYjV(;4FhP4f$-svkuNYoPU6`5Y9xLgMhOV&P<$#
zfU^|NROI6c&ssQhaXtdhVmOnL?<YK~;mpQ)2{_B)OvkwiIP2le$N34k3*b&bzM}B1
zfI9={Dc~-FI|ccW!n+3U9GtI!y9n+ioU?$t3hpeNw}870?lk0c3hz3&^KkwG?n1Z|
zkuNH|E8)(>c?`Hq;Z8+9s_?FbI~VP<4DVvNlacQ#ysP2P#(536%i&JPxed7M;m*hT
zW~c?ACcrrks1=}QKz^^VmVlZ9=Q^O)fSLpC!whQ?s7Y|n18NnhS&*MBtYx64!MP8p
zb)e=!{<E+af|>~DK%iEFnhEXC3~MQ<sc<d?YAvX_ZoKVp3u`f`$#6~tYBi|YkRL9r
z<)Eg+xe=)KpyosVxv&<5nh@tmpjL#M5&7-HS`unXoGXD^6KYQ6&x=AW3N<OtnLw=y
zH7m}WKrIV3E%Nz=wJy}WIDZ1QFx14z7Z}#cP&4B^3e?h2QzIW?SZhPgjq@o`i$hJ0
ze1~DJ9@gxYZ`bfp%R^0%b1P8mL(PwK?a&KAPk?hQ&?`XCfb%TSOF&P7b1l$oK+l2m
zEzpZVPl9tU(5pbtg7$-ky$tj;kg){s3-mhB^Wgjo^g_@R;T#O~O3*VQzh>A=K~IHq
zG0<y4&xQP*VJ`+f8P3T-uLeCE&dWeA2R$9m%|NdQJs<LqhP@#4gg8e7y(09C=G*&6
z!(I}4N}Q{KUK4swoUegi6nawRTMc_v=vi^z26|cOX_3!0>~*2%#rYfPg`p=#zSyu=
zhMpPcaiEumo*MaR!(JPDZk*47UL1OI<hu=fb?Dh~UI%)4=;?882YP+z`H_D&oCUy4
z0OxpMRsb^t<o69{2{2Q@xgMA`z{~;pgTq+_%p`Em2WAy8vp|00aFzix4V?RdSqIEK
zkpDQGg}_V%=YU{V0y7ijR}N<>FjK*~Aegnl%mwXJ4QDYhlfgM5nAO0{2Kk}GSq{u}
zaBc`@Juve@{^@WQ1T!I=BZ65G%#6_f)o_*sGbNlWf>{&HoRB{|oJGM*3g?VqRs}OF
z<mV1&SuoSWxg(f$!ORQ!zr$G=%*1dG31($5GedsyaFzx$HJnR=SsTpUkiR^f#lcJt
z=agVp2Qxe5M-OLtFw?`iC7AWW%nx%cU=|27L7ZcPSs}~}k>5R>CBjS*=bB*F2s20I
zj}K>&Fq6bNCzw^j%o6$O!&xTGG;!_;W}PteME?75778;_oP&Z{Da=f99tviuFjK|3
zD44av%oX|j!&xlMWN}UkX0<T0MR|a5mJ2gooSTAKFU)*VejuC$!%P_Gs9;tMGh>uD
z2xrMKQ${(2aMlbnXPmEsSv1U~QEnleRm030=dECt4Kr<=yMkFa%)D{_3TELj6UR9$
zn3coK9OtoMmJTy@w8u7_wZqIE=d)lI4>Ng`y9j6XFtf*bEtuuQOdsdAVAc;af0W+{
zwE)lraE=SK0?-Ul-Xqi!KvTfEF3=i4b3pl!P>TRf0_VIys{qXc<w-&<12hes`vR>4
zG!K+N3AGT=L~srav=Y!va2^b_6wp*~E)295&|FZyCDdX-lfgML&}u-lL3x-^%K=RX
z=f*(m0nG>HXF@FqG$EWL1FZ-&Bb2uZwItA#aIOrrCeWNvJ}1<oK$F5bGtjC)v%+~Z
z(6T_&!nrfhx<K>7`7_YMKoi3`G|<XGGsAf_(9%Ft<KEum8)|K!xuJYfsKtRMhjVJ6
z)q!S*@<^eU2bvzvt-a1`eW3YaZVhOGpb6p}8)$`~8R9$}Xo;XHq8wDHHG<}d@=>7{
z37RC%xq(&*nkC9pg<2+PnmG3cS|@0pXkT!sg@PuEb8w)Qf@X^HTA`K-nkve1g<30U
zt~ehDS}bU?Xs>Xn)q-Y=^Kzi&f~JddVxiUxnlH}Jfffv!Ffe5xM+aIlXvR2C2U;>{
z$|#2xYR#ZI<9r=x(V$7A+*+trgJzBLY@wD7nl{eefz}P0H_qRI77m&?&f$Sp4w^a2
z%Y|AxXzDnZ2U<I5?kHauYVn~a|Mp(v4bbXAv&VTo(DFgk$GJVw`a$!@`91XSpTs#n
z^y@!`^L*&*eG2FLK>N@Cd4GuWedzls>{$lwKmYyyA<p}upQo^w8U4J4ea-0gDC}_t
z?LYr|{UOc+g7%+(J>S5&K=gVS_CbU8pMO8zz&SzmeiimdqxZ9r8$|DSVc#@p|M|~D
zVGlL>ycG6RgZ7{QJQZ?<=<`<CXARna{_|Maa}C;m{`2|<&Ksi7b73zwX#e@odm(>_
zo`*MZ4iU8f{PXe#&Lg7d=?(OJy#d;P{&{-?=MzEu&p(faJ>BSeeFNte(ewNU&Ml(n
zy|C{aod<<I;Gq5I&x<#3o)MiVg}vdR{pZh{!ai}({`2S28|Zv`1D#ieydyf#3VX@X
zc~{6kqVw<#bUvogd0E(Rj?U8*&P9UupFeL4`_R#OT-cKi+JFAMF6>W7=Xna}CPDkp
zpZA4*>*zj6;T$Ds|M~l(u%8{>Cn=n(1nob6-=uK965U5BoU=stRbl@-y3bNLcL~~m
z{=Q4${3W^%3wz{2`_JE(h5hpAJ}vB>2kk$9-==Ur6Wzy!J@ugd=kMzj&TFFkys+0E
zwEz5lpThY~R1c(ZjuX`jDV*m7?LS{nq;Rei)f*|C?*#2XUyl@Wo~T|);k+lRXHq!#
ziRzsc&VQnMD1~#Ns9q}MK|%Y^*HbB+3q|!-3g<&X`_I>7DV!4p?LS|y74o8}o=f4}
zC}{urdM}0Zqo^KC;T$Pw|M_|`h4ZASo=o9fDQN%sdNYOdrKlcF;hZU|S5r7|it5=E
z&YgnxpRadQIDd-j;S|oHg7%-Ums2>8it6bU&ZUC(pRc!5IG>8@@f6Ofg7%-U*HbvJ
zit70k&aI+)KZWzFs2@n-94l!5`F<gV^Q@?!Na0*7X#e?sBZc#=s2@q;oGWPm`F<sZ
z^RB3$N#WcpX#e?sCx!E`s2@t<94u)6`F<&d^RTF&O5t2AX#e?sD~0p1s2@w=oGfVn
z`F^dCmqq<t3g>1)`_K1#DV(20{a^~`XhHkW_lqf<r$zl_Ay*69f4<)=<ZDqsn!-6-
z(EjuNY6|CVQ9ql)xm(cw^ZjlL=WkIzoWeO=(EjuNath~hQ9qr+xm?ix^Zj-T=W|g%
zp29g@(EjuNdJ5-tQ9qx;xn0oy^ZkAb=XcROAcb?hXkL)Qd0x=|^Yerh&h?^sLm}S_
z+JAl?k-|A&G_NS+eL?%r&ofdu_lxEoDV+ZW?LR*cN#PtYnwO+-9vHO${5&OvbHQld
zlEV35G>=K)oG@tr`FTwtFO23nDV!Sy?LR;7N#Xo3ng^wDju_30QaDeH=1D1>D+cX9
zKW|Fmd@-6wrEty|wEz6PDuwgLXr7hAxnnf%O5yx5nuir~$e{h_=Vd80KTDx`S_;kA
zQfS_m!ue!0k4xd4GMd+=a9$bB^HMmsjOKkQoL@%sz!c6gqj_Np=b1tK&(9N6IM<Bk
zjVYXO2JJsTk4)j5Gn!YXaNZfT|NK0&kb6e+&J@l+gZ7`Fho;bcG==7+g*-Hxr>1Z&
z8qHhNI3JDXv1y!>2JJsTuTA5;G@9q8ac&y4|NOi+jq}rJ9-PKGYS8}k^WrqlQ=@ru
z8t1A(`_Ipt(`f#jM)T-G&Kk7;{Jgr5w?^~qG|pXv_Me}3r*Zxo&BF^hY|#Gm^YS##
zW21R`8t1Y>`_IqY3;Ap`k58ldd>XX>{Jg%9*GBXFG|p|Kd4C$`w~-!@#yM`J7o>5X
z8?^tto{+}5ZqWYodP5=K4cdQRk4WR3H_|K8IPVSGe_qc><J>pWJJLA+4cdQR4@u)3
zIMPefI1i5Wlr+wTBfTY!^WmWV=k=I0&WR(vCXMsrp#A6doHWjjBfTe$^W#VlO5+?k
z(u>kKPY&9DUQbHnTshL4(l}oZ+J9b;O5>b4(yP)qZ;te=G|rtPy(^9L=b-)P^{_O~
zp(DL4jq~WB{pa<xG}717p#A6dwlvPCBRwvSbLvR1OXIvc((}?dw~q9_G|sPs_Mg`S
z(>TYD^ujdGvxD}Z*Avq?*N*hYG|sn!_Mg`y(>Ujj^vX2OyMy+h*E7>N_m1?=G|s<+
z_Mg{7(>Mo@^wKoW!-Mvp*HhCt7mxJTG|tC^_Mg{di#hqX_1ZMf%Y*ix*K^Z2H;?q*
zG|tZ>JvfbX^hhsG<2*fR|9L&RkgG>}a~kLCLHp0^(dqv~)OEm9)&KvJkxJ3hpc0Xm
z(2$n&l#-~2kcN>$nc3ssbMCcAb|@JQnNLVcL#HJTq$MI14H`6Mr2e1J_jk_yKd;w)
zUKRJ=bH3ltcz@1$zu$+`*|Ybn8BTAH_x|C2HpA)e+56oLr@zO0|8PH?;dJ=y{c?uW
z<Kw-5xS!5&x_tJ2JHzSo@!mh&k7qcYK6}5O;q?0K{d|Vg?X&m$Mf!b~55RCbewHsF
z((|)?0*2G|vwQ=QzMthIh;;reUxDHD{w$w?;dK8j-$A7RXZa8e=L5j<B}9GzET4km
zd;wU#g~%U(<zq0MPXNo;5cvhLd=8Os0L%AaIR5~a55jOh0xVxd<R`%LNf^#ofaRNr
z`~_G(3d8vfuzVGU^BZ9KEDYy6!17%f&VPXA!!Vo=0n3*W`4O;u8iw;FVEHy8e*%_|
z!*D(YEMG_DSHSXl7|yqV<@<>I3s^o7!}%Dnd?AMOGhq2d4CiaW@{L6P26*ouYLdw3
zfaNPOoZkV<XA=1yuzV+m^FLtuP$C}$mM_I{eh4g|O5}^c@~s%oAA#j#iF^`Rz81sz
zC9r%hk#7Ra_hLBz1eOoRu)d-U%NJufKLwUg#&Et0EZ<DzufX!r7|v&b<*PBA-vY~L
z6ZtN%d^d*kUtsxgA|D2pFUN3x3@o2c<jcVF?HJCVf#u_gd>UB39>e)HuzWs|Zv)Hs
zV>tf?mJi5qJ`OBjkm39sSU#c1*Ma35GMv8y%SROXJg|I4hVy%1`HT$b`@r%Y8P5NK
z<wJ^mAXvU6!}&q5d`gio1k1N%IDZJ1k16trVELL1=NG~9IYqt^EZ>vi{3BRCsK`fx
z<%=?$p9IS%75PfAd{c(=mtgs*4Cgb!@>LnmZ-V8sihL(nzAMA|Pq2JghV!9d`LZHE
z3YJgHaK02Q-&W*L!SZn#&ZmOq>x%p;SU#`Fw}R#SihSi+J}|@iSg?FyhV!#v`NRz8
zYr*o3MgA5nADQ8NE?B;@$nS#XGc%m;1<Q99`CqVnXomB_VENJ_KMa;n&2YXLEZ<t>
zkHPY>MLroUUz_p2`T{us49n+cINuDG?=AArVEN!89}Si-&TxJjET3HDtHJWk8O~pW
z<)e#yHdwwo!})Ene0GuV2FrJ6ME)E9<HL)5I9R?s!})Qre0q^D2g|o-IDZb7k1z7+
zVEOtC=hwmV`9;1REZ?8u{5x1Z0K@rsuzCT8^YdW!1R`G#R&T&?{vNCzLFDtn>J=Ey
z?}ODdFr4oPt9M{H{|{CVA@TuX^%4x{2g2$pM7|)b-h$!$L0CP8$R~u=YcQN&2&?B1
z`G&B14~Fv(Vf7#)9}!kB!f<{fte!;VE5hnc7|vgW)uV`fMp(TH!}*P{dKQuI2&;Et
zIR6n=4<qs+sra8>hT;53SUru%mxR^ZFq}ULtH%-fl(2dohVv_7^*kcq5?1fSaQ-E%
z9*E(5Ojx}T!}*!8dLogp39C0^IDZpXk0kOrVf9K3=Xb*DnMA%Ptlo*?{7>-SKU@=K
zI3E<e_Yc=h8O{%d)l)H?FAA%-68WRBdMuGo3ai&*IKLED&n5CrVf9`j{}fga#&A9=
ztX@pyr^4#V81^{?4Bq>PYtABn6;_YNa6T)nUQOh;!s^)=&Ub~?yD^;q3af_``LM8h
zIfnCNVfAz(Ulvwx$8i2EtR7F~)57ZY7|ySS)$=i&ZwssU6FonK)dPxrTv)vz!}+<e
zdP0$}3#&I|IDZ#bk0|naVfBg(=l8<u8AZM?tlp8~{9jl-q{s(`)k})}U|2mR!}-Fn
zdP|1$hrxUQa8E|$6T|8?8O|?;)pLq`V_3bX$UlbFgNl4)SiPvoPlnZ#ihN~Qy(z=_
z%dmP>k<SdPR~7lquzFU8^POS!t|I>#Ru9W?J~XUe_W%88{->v9IA0o8Z!7Yr!F&I3
zPmbYyYFNFl$ghUg^D>-o4XgKMIR6?}56o~rHmqJ)<Y&X`i5bq<hSeL3{B2l0GQ;`Y
zuzF>Y-wms0W;ov)R_`qGzhU*z4CjNx>ZL_~IINyp<cq`Vtr@TXJ>P|4_1FyOlf&w@
zMSeM~o}1x(b6CAMqw&Az$1toOT;!v}>ctt(Plwf$Gn}sut2Y<<>#%xshV$8B_39$O
z9ahiIaK1aN-kst6cUV2V$cKm3%QKuG58nHSd+H45%fssJMgBaj9-rZSdRV<a!};~F
zdVY~_53BcQxcmPc4}s%DaJ&qTAHwleIKB+W+u`^_9FK|PQ*pd5j$g*{+&I1+$NS^>
zha3-*<70BXP>!F<@nku^F2@_@_{$uRn&WeGymF4;&hhLyzCWis;GXxyJqLk%o&xt=
z2JX2~+;bwh=S^_WtzhRT(Q`Do=W%e)_28Z}#XV<)dtM3m+!Gdmt>&J?!adK0#Ra10
z%W%)B;huNHJvWDYz7_WzAMSZT+;fH4{1!duh>dsAbC)>(2Z%$$#ekm^P6T*T6K(>$
zpKt`wqZnfVKA+q(hwmfzuHpO1J!Ci@axWK-kK9v*<0bbt0bh`NjBq~WULTwvx#tGw
zOYVKa`ICE4upZ=I5UdZmCj;w6?v23uk$V)dp5$HutS`A{kDjF%1F-(&8aC_)xt0w3
zL$2w<evxaduz%zlC+sJ=)(HDcuKB@!lWT9V|Ku7N!~?k&1@S?y2|>J&Ycmi(<QfUY
z6S-Ca@kOo~K)jLJ9paD7&~PkdmWB8vGbO|;ne8Bc$&3Z@OlBR3Z!&X0yc6sX@lP-~
z<O9LNkRJq-LcS1e2>C-W8srnfN|0X!vp~KP>;U;kdN|}G>7|gLq^H4Nk=_FN`@b4*
zOp#g(`Aupb<U6T7kpEBvh74i<eue!x?mhlK?mfOA_Z~m5lKp(#d;C7!d;EUfdpsW8
zdpthedpus;dpv&JdpsZ9dptkfdpuv<dpv*Kdt49Pdt4vfdt5Kvdt5)<dtA?}?E2!~
z<9g%X<ND*?<9^`Y<Nn~@<9^}Z<No2^<9_1a<No5_<9_4blNTEg<Y)LhY`l>7;%Bh&
zL_Qn8gN--x-FOUaJmTJCe3E0uV`k%*oC}^48{gzy@toQCCu@Og!sZ8AD_k=+f5=+m
znzH#t)*9EG%|EgixF>9WlD)z`WApcadkK5W<~Qy=<~!~^jWNLWA+8^?&qWjA1Gb)s
z@DhjH*!m;Fv21-3;d*Yq;N~2*zL8kR^JVLwXbxuUqv*N-TR%nDNx17Z+;t=F`W0J`
zMc4D#dM&!X$<}kx^<K8#i>`lj*WuazAi6KX_7Bm08n(ZP?pv|_M|2;L?N1EbuSEA(
z*?uOv-^}(q(fxN=i`AG993O%0mm+=!+fPM&6}I1s_&aPr7V(*|R%5=h{aeH{WBYq0
z+wZUZrG^aoOWhqZNF@&Kr*??-P%6W|P@ji&Qs>2AQ<Ov_WguBc$x7Xznxx996T@?<
z{nDwF_K0w5V1zeybEF*=J!&&$Dx*V99j!#QkCvti$9&-*lzqxyCU=QHbZiFy&RB{c
zJI<QFZTxEf)Cr3Gwh8^byon7w7x@yN_M|9Y?<6~3<>X~N;gm5vgQ@L7BNZ+LJy3`Y
zN>a26GM}a%G<kY&V9WHXz^oaGfwoG!0+nZ~2ELuy9dKIte1L-rFJSg8{eX^H5&?Ot
zcl;gHqWo278~VSUE$x3&z1q)qPKe+1xq5yrbNhYM=AHB1Hs9G-Zh^9I&4MPMaE(}>
zH4E4H3@rTNU9Oqq?W(oSTUA@!yH)$FSIQ!5ug!}`dWkP7_q?>k+S6^Rl&6YL@xex&
zZ3knP^?T^)W_o<nUE`6nyv^NwMX<ZnN@e$omDk-IS6REsuO4u%TAkwRskhKoY0W*C
zx;1t#0s4K;v)0Br*RNG^4)~|yfXX_<1GVc~_Is~)*{@(Q=ycN{#>r{JWT!D3PdlF5
zsO4yBSm`iexZWXi(}R7hjV$)PHhQsFuzAm3CF2fz#@N|@w@LS&0TYissaw9;X>awg
ztK0h3*6Ck2TQSp5HtD90Hri(G*7wYITia}Vw)^L{ExV)4t9L0{tlCv#ac-x+rTWe%
zmKi(jx6AJMzFlY~wE7NzvfrMu;|csk-}2nf68KF;i|Sob=3C(1&vx5v+YO)AZmn(R
z2%rARM$FU=zU`}R9elI))^B#HTRh-sy7%lhafYMouvaqP14sK}?`t^n)kY8YWo}vz
zXH)55X{ZHfciM5x#>sHDF>uy{P6`GtunH~vYhguH)>Rw`_(ug+DGpYv&pANf4p#4;
zi_)5fu$n2bsspa_tF2*`ue(*iic75whShI#&sn|(b|VvZrQaiF**4gv;)5zWQm|{*
zuzTg6;!8%tZd${xp7m;l9ah!e2D_aDyZ*y_03u+`!dQrgCZ8IJ47ml)5GCgzTKauk
zAabV94S^`C_B*LA4N+wX(G>+zcE>+YRRW?;AEJ*3QFtDru{+=`M5gl0T@a;-5Uo`Z
zwY`Cpr>jF0TR}8OLR4RX=xz@(m^ucceHlc(9YlW=WI+jJLjz<*Kd%ikWa@;~kS*4b
zH56n|24vAC$fl=|RbTjpW27O=lpx!5AnP_m_Sr!edP6pbLsq6jcIHBsmP5AQfUK>9
z>}`ZBeht~&30eIGvbzVeydScC5VHP%*}vrPU&`grAa!c6pKAWyLyi6Yh1xjKNzwhU
zsfxZvs=K$2QtiD#?fO+t9q!4cYJR3t;y=Tw6+gTwukUtL(YMXio3A>Q!dE5A?29yY
zsQU~5cGpw>pU;>0OFw7uJw8$Vf{)hxHy>8>6+bBQEjs&oi5(5Rn)f9<srOMl{daae
z-rHroiZ^3;Kib=a7Pemqa&C(Z%71MY^zM~<kn*eEK%19Uftjs|fh{j~1x|UP8o0fs
zJ0Pw3e898kya4&<`T-VA5&>zAcl?{4Mfp#8X6V1OLE1m_X|><0Cn0{yPxSm89{2ke
zJUZvw_0ZW@`=PS0UwxC$)d#UY;t$sN7}ovpPN>cCZmQYltyClK?R5XF*V%j4UITYW
zdab)#?iqi_+OxS@%2Tbn_@L+QZ3mgEeh-<dOb@GDYdrFAwz>D-2zEEPq3oV|{kmJn
zHETEBYXhz^Op0sk)rGE_SMRxmR@%8dztZQdaV5?<^s<U`^QDRdT9*tDL|tsz-(KOe
ze?`ThQ_6)Hr!VIxJ8e3D+A+6W%Tc_%(!uuJdWUOe5B5zfv)IQ!`(kfv>7KoMr5*Oi
zOPuY+OS<<s7JKZeIrGg<^NfdG%70&N2aDWn?TbFy)D$|}EG}%f&MMe#J)+>*Ztwgp
zyW8@rcbVj^+Etl*Zs*)w^_}UbGj@zRExUu4Bed#1^?keDDf{gWC!bhuI;n4Y{X~g{
z&Iv_};^R@~vycDWc0Ai=n?m+Iv(zkYvvFDJrtz6#rlT{R{*BG3+bWZxy*2h&>K55!
z113r7yG`WN8RKI|m5gT|6>QEs^4e(Ok<~^Q(=s>drwtg^rdk?qPd&HsUCNk^o+(Zn
z#8Pe=Bpy~UP(JLvzC5{hok6n7y5^*Sf83Mm*GeYMTAPs=puae=Zq0)Pr8Q0oo_gX5
zRjae(<yWtYcU;vHSFtiEPHLrMocW5Yu{q0aW54N2#Omo59Ew@C<xrzeZ;Xmgc8uFn
z!<b7;eng8e$&TK<cyn~hqJgMZ?Sd#(ZL26(t&vgXnpYzS7J5XkS*RKruF(=vvmhx#
zZo#IAZSy4}(&jPYEpr3Ir_a?1x1G}yc2d1O?CostFxA;h!yMH5L-SNCLpx>(Lub$0
z80w%R8+ux~Ddg?U6CuhoT|#V?bVIUcNQJaaZwQ_|Jtx?Fnon?&;)dV{3JSp^6}|`!
zrrs6`r(_5#CwmKfCz%MfC#efv<Ryf86WauB6RruSPRJH)8&3;j$Jq()j9n)fI(Cj=
zncNt`LD?R<a7-)RKDwHoI{GYaDw9D+kBXvij`X7kMmW;iBP{9t(uVYj;VbDTDNR~d
zN{u#<oJLa;6Y2BfW9ZMrq-m9567&u+F*<SR5c)1be?#acf5m8*KN9q*L20`A_ZWKY
z?}_xrfoU||uSQq&Y0}-jD{0kULweUQOZsq+BVF^;j~4$KMX&ggL3@2aOBa2srr&&R
zr4_#R&}Lu82o8165!~)tC;0Q(PO$VdE%5l1EhzYSP4MPJn?Uh{gwUc>U6|NmBCL7u
zEtGnnA=H0&TgZF+MOg7hA^1o8hTw(mKEcjyIl=j_8-m}xk_u6Nr5j@N(j_Fb^+ZU^
zi>8n%FJwcvw`>eeYZit+dtMnT|GYocqG@SZTBCPZ)3frhDbISsb~fmQXFd%KfAxe3
zSAHT9;qZ7<M8Tt^h^~h%5!w$`BmL?<BCkHU8Y%u@WRzi@Ra8Q4K~z)CK$KF==4hw;
z+0ke3{fHj8YZ$ZcZgx!ko!*${>Me)VstXQz-j;}Es%&Frs;<Ub-BOIpzZn$Qd!r@J
z;Kr)>)a%*t9oNJYbgwxj#4ryMTCXln)V!LJ7+NWr^!$o@lE#(hq|nO-$<3F_leI1>
zAC9`1c(}bnEM-N7XG+S2cPU@aZ%^HHzBV<tTt7{`{9>BzxrIlrmE|3oRyOk}|Ln1&
zt)=qmdZkI}$4g|7iI>D4b1at0s5ujxp?PL>X3Br@nS({+vh0gevuX+zvKJQ~&(12C
zeSAbg@p12bofB<&*H4(_Z8}+*+i-GjuHC8h)7_^=o#y56az??Q(ofr+nhQUv%-wX-
z1b(wEPv?Ypelfgz_VKKO<M3$;*)@f!@af~S28-h1+eT+<!Z+8Pk;!l@j)kL<J$Ae#
z364%ay|wfh9PP}b)8NRjl`TACd+s8fjec5gc`cmX_S7%u-@(~>!dZ)@v{xj;DkvY;
zf)#1LWRM(sxfxc;9ac*+DYP;JR&Q})>(vLanoh8);t3tsvSF21#T&qi_udGC)mMzO
zx^)$H!xnZ$BG&VE0qoM2L(SE_uxr_{dxkLscYnZcX2Y&-j#h#lZmKDO-L`^V9~mVM
z5peZ^2SkHvq&7rG*TW=;l1&gT5)sM}Ij^1sLKNwQ?`-ISs49o(@`fl|8fMYd4^dYM
z(I<o`+z8Pq8#)Cdv*pDJh*B4bR$Yi%sgQTC8X$^uAewz3sy9G%D+E`(`2x{?8=^h~
zqTd^`zyz{E9kN0~s0bPI=EF6}mTbrx8nVX@vS=M-(;UdEF#@wMJ&<LskZskFb!Q>_
zG9U}1ARGN4D;*&_Eg?${AzN2M)@nlbszDY{gKVA%Sv>}_TN<)l0<v8UvVI8t7kWR=
z{}b*0QW0bB4zY?Dq^2t-4t;pApL(XcLrkay7aixQ4D(I?LcLS{JnY*2PHNZW^Wq1p
zUsH>QP!fm28>yfs1IbmR>ZpHC%1WhdyFq2{Xp%a+r<^)E<izlEOLD1=@%yE()TL5a
zhHH=bJ~y0_a2yyx8GBQUi*AmLTVhA;ejGh&%bU$qVza5tPYWHY{l?VM=Mt2tz2WVn
zZzf1nbJYsRSX+MK8)P4pz5VtnzwXO2xn;VS_)jJd9s7G*2H#co&RFwh6u+c7c3jdM
zYksNEw()-~R`Ww&PMy%1q{#ngeA|TFw0@q%xV(w6`x<zyO)m1k21|Gy`?M#mwvOVh
zsOX(k6=lc!cE57+CwdugR<>};B>geGZY_hUrFHE=`-LMFRMaj6mBl<zc(Exm=&ebT
zqRC3DplSEar*#de2L<*`p1v@mH*iWz%k;Rmsz3$ztQnCb0RxuVDrF4Y6<Bpjd8WyI
z)xa}r-p*9s(;dK%IIVp0{`mk4Uk8;P61;$2qh`-)l+_O?U)M3~zb=V@P^COom#jPf
zKQbKDN|mGhXJ1sEEf-|yZ|L!M_Pl&)|BzcJ)sGie`wcC%oii>Z#P8#x>2qgm>-o7E
zx6F;W*zbF3AZ^}D`E$Mly4&VA8$0{jjgVU~-&)ysnq$p^h>cA?cK?QJ<cyB>v8i6O
za7FPNpUqVR3rEcR;l0bST=PL_j(4@0tJbE<ZQeK9RJGSV7WWSS)~X$R=d72BFlEuh
z3~Mj*_|1#^O-Fh)O%Y#G|FPV2+>A?0RQFkXuFrH^T7Of@vm{AH=d?ue!K6QpIwAA6
z9n^Xevup!QO%Lbm={}m5>2aa!o38lqH6H5Ia+cq|-{$Uq$$Z5hzhL*L*QHh-kyUoj
z(W+P(nsnW5-blw)rDE1@7dFbT9&0_|n)<0~^|AaESH*9hdK=ppx*oMuS~Fheo{Rmo
zx;6c3b}sd60`vzK^*JxTK5MPQ;yC9|N9)(xsH-?{sSWt2er&~oE9NTe{Jt3;h+AB{
z&i-!8el<t$^{3KY_P_h2U|?uF=(OO*O#^3@7$^I8P8(*lPj>3E7_(83dD>BX!nutF
z7Fv!O3YLaf##B0_Iu95=t6uLAH!O40bispt-(Rjay1c?--=ZO}jUErY*n7)PusM<0
zvsYeH$yhbA!~RqUW6W%Kwr?N4+ayk_d(Y;*112@&J@)MWow}uH=r_CM8ttu4{T_C%
zPwKX=8uHcFb*$6B2gbYE%7==XF4XyC(>*8Mw9eVlh9{<NcBrh~+Hk}@voe|8)@^z=
z+aiOW?S6FX=eAu#x9rYe6lETiQN63LOVMJ<zpHkcKPs_!Ipf?;vlsf7H6zq_#*BVq
zX)2eoBh}u1`-8=@JI1zt-+t6zXoWBQGyWU?41WiI7vF>L#m~Uc!q3Fd#_z!I!tccI
z#$&)^!DGT>!(+r_#bd@}$8*4Q!E?fMBj*U`isy{yj%$Exfop<mgKLCqg=>auhiiyy
ziED~$i))N)jcbl;k9&Z7fqQ~`gL{N~g?om3hkJ;7iF=BBi+hZFjeCxJk1>F;fH8rw
zfiZ%yf-!@!gE54$gfWG&g)xS)hB1e+hcSq;h%t$=i7|??iZP3^i!qF`j4_R|jWLd~
zjxmq1k2!$3fH{G=fjNS?f;oe^gE@q`ggJ$|g*k?~hB=41hdGG3h&hS5i8+e7iaCq9
zi#d$Bj5&?DjX93FjyaFHk2L^m0oDYp4Ok<vR$$G*+JQ9$YYEmAtSwk$u-0JB!P<j0
z2x}46B&<zXqp((C&BEG+H4JMR)-<ebSmUtPVa>zZhcysuA=X5!jaVbGR$|S>+KDw3
zYbn-LtgTpMvDRYE#oCKC7;7=sWUS3tqp?<F&Boe|H5_X>)^x1xSmUwQW6j6fk39f;
z0rmv!4cH^FS76V;-hn*?dkOXw>@C=1u-9PE!QO*C2zwFsB<xMtqp(+D&%)k?Jq&vp
z_B8Bm*yFI*Vb8<fhdmH`A@)S<jo2fxS7Oh^-ibXFdnxu*?5)^ivDaeH#omiO7<)1H
zWbDn@qp??G&&J-3Jsf*E_H^v+*yFL+W6#Ilj~Kx3%aXtN_g8H$fAHtCn@$bl@2`2<
z{2SjtxoPZg{JazIHV)wD-~UVZ<M#!tR`lWbU*6f>i^pSoO0^e{Z|~n-zwmg^yB+Sq
z<6rx$<|m#{f2#OTJimLUD}Lbl9-rs+9narIrRW>3hr-G?UvYho`YC+H^?K51_666k
z!un7*uBYah+g-T6b36Zh#`R9<Uiul=-$cdZ6Yhs`WWh(=pMV)}KHz>`{;2o?_ix~n
zMJMj3l4@cH?yvljn)kThHw~oT<NnJm(tn5X@Z6gB7UM&<w&D%O%VD@8f$?MHxv(AM
zX-bK68^+h`#rdx>-a;hby~6l=tE~JA<FP%?<|W3bjZtPR#;fj*mKPYmTdz)ef$=Qx
z-QI%nofnbTjPZWr`?Kd5|Av?3pJP4*v|2P_evGn9Ys7qcw!Y~Z=1+O-lxLVvfy;L`
zV1E5E&U}jbHvayrCzyZnrOHn*AJ>UHJjVPKuPS(i`I`B&>mlav>s0NBn9mvi`PE~7
zXX#vhfcbt_SNs9y|A}(LI;;meg$cD-A66<h)nL8wlToU{`ccAjx{viF-|g%@tS@SB
z2kv6M`Sfz#U93NsY~$}>J=)^jT#fa~d8k@7)~ni?p0}}nEqKIKVLjU*CsT#>?b&Oq
zTUhVn*5%*C`Zs4)?+vVnR<#B<us%Nik$N5L<%aVe*RXy%j?=w{^|VbUhQa!}H@EdF
z*4y;gnpd&@YFrJi#Cm*h)$=P@pU3UhxPtY%SS$20*6+3X&6lvAyWi8gg!R2KHR>YP
z`^n?lE3p1QT)CnG`$78TlndA&<nq3p$9_@sVbgi+A9n4z<=9Uglf=uhzqtRlJ%{~f
z)QoFo*njT-omPhZXn6+zEcU04zSdIgS3BhOO0j<_{5oEO{p{>f@e=HB$A>u<W4}9~
zU2_KeU&36?GuRIkKBxSL{jnopun7C5>{I(9?4QEHnnLWS<v$k}Vt-X+vI?-@&fhVj
z0Q;}`eeZni$C7ewd89wjH_5|(T{yEc7yGy8*SWda&mGg#Ph)@otTgI0_WONdyd3QR
zn)kX-AqFVwvO9$sK>KIINyGp%UT!*x7~t-I*H0h@2)5HXff(S#pW@?)0epgIA4d#e
z^zC>yVt|823fYJOG?P-Z5Cha#kIO;~ko++|6EVQ`zoRn|1EfgAW+2`%{Ueis7(n}D
z>@mau?zOVV5CiC)PD)1%(BvbZju^m2@7Phq0Q1CW9z_iB&&|9ehyh;l7al<jFk9zh
z8e)L8U-Z)u18mEyO+^gAx80tK7~rMCyA;F#$<3ZAhylto#ZnLh>~Kgtj2Iw&iSl8@
z0O2y_$%p|oJ{u$>2FPk?PC^Xu=AL^JVgT{`l1YdGBpNdk5d(buwm1<nz<GrS35Wsq
zm^&pP2KbyUo`4v@crZI2F+hOxs(8cz`?_1=5CaSi4~jz!pu0#h4l%&MudA_$0p>rp
zjYSM_0j@G21_*pya0oHL_Wmu05Cbe+(Hnyppy^0<3}OI{@rE&o0VIlkL?Z^!u*;4{
z3=p(*b2MUrOY;Vz5CfdkFNi`6urR<X3NgUX$0MT<1KiwlH4-s^)mM*5!~nkMRU;7t
zJkD;3Kn$Q#niPQ;U`EHL2*d!s>m?!(13ar?!Vv>}3JeTK46xfwCmb=rWAmOc!~k8v
z<za{cj9a|J5CbIIEDb{p@UL8dC}IG$?#fWa0H^wep@;!?F4`E17@*~tY$#%Yl0{7+
zhym<=p9nz=;Pb;J1TlcSqHYLcfCs)(A&3Fw#2bPU1C-pz2}TSs^PEpGVu0qx4Z(;3
zj5QU45d(Boei0%D7)RX}A_ma)&JZF7xR&iLL<}%o%tVM7z~hLz5HWzIgM<(<z(nUZ
z0b+omdDjGp0i3613lIb3-=+nK0frUW2@nI^u39G`7+}gA0b+pc+%W>g04rR3Xv6?U
zuB|j;fDw7sG-80_sb^`#0Pc4)Xv6??X%vkZK<0@bjTm69rX!6Q!04_ejTm6_F+&<L
zfK$Or8Zp52@0v7XfP;Q&G-7~cooO^;0KG*MX~X~#2gcBd0eG#_G-7}Sha_mk06D&5
zG-80xj3G2)0Qir_|KZ;e1K`gQ1K{r?2Eg|t2Efll41k}H7y!QyF#vu)VgNiI!~l4F
zhyn0;5d+}yBL=|pK@5QBhZq3Q7cl^yKVkq}55xetK8OKuy$}Q7`XL6u^+XJ?4Az%m
z09bFt0J#2$0dPMM1K|E32EhG741oKG7y$PZF#zr_VgTH4!~nSehygGj5CdR*AO^sA
zK@5QLgBSqg2{8c17h(X6H^cxKe~1Av9uWgzd?E(Gcts3=@rxJ$;~6mk#y4UBjCaHU
z82^X?Fdq;DV16J5z<farfcb+M0P_hk0Ol8B0L(YU0GNM>0WcpC17Ln42Ecqp41oEI
z7y$DbF#zT_VgSr{!~mH8hyk!3AO^ttfEWPl1!4fKABX|4o*)Lm`hpk$>kVQ6tUrhW
zupS`>!1{z30P7WE0IXk#0kEDS2Eh7;7y#=XVgRgvhyk!3A_l<vh!_CtC1L=qpNIjl
zo+1Xo`id9;>n&mctiOl>upT1@!1|0B0P8hk0Ic7L0kEDU2Eh7`7y#=%VgRiFhyk!4
zAO^txfEWP#1!4f~ABX|4pCAUn{(=|)`we0M>_3PBupc1?!2X070Q(hU0PJ6g0kEGT
z2EhJ?7y$bnVgT%ahyk!4A_l<zh!_C-C1L>VpNIjlpCSgp{)!j?`z>Ms?7xTsupc7^
z!2XOF0Q+@5U;ymjhyk#lBL=|!ju-&@Jz@at|M<c`<G<n0@OSWc@jdun{0#go{7n38
z{0{ss{7(FCJO(@#JSIFgJVrcLJZ3z0JO?}%JSRLia*lAWc+Pn4xCXcuxF)zZxJI~E
zxMsL^xQ4ivxTd(axW>5FxaPR_xCgiwxF@(bxJS5GxM#R`xQDoxxTm<cxW~BHxaYX{
z7y}p!7!w#97$X=f7&90<7(*CK7*iNq7-JY~7;_kV7=sv#7?T*A7^4`g7_%6=7{eIL
z7}FTr7~>f081oqWm;;y#m=l;Am?M}gm@}9=m_wLLm{XWrm}8i0m~)tWn1h&$n3I^B
zn4_4hn6sF>n8TRMnA4csnB$o1nDdzXSOc&YU`@c<fHeYZ1=b9#9auxKmS9c6+JZF(
zYYo;MtUXwRuohuW!rFv23TqYCEUaBv!?2cNO~cxTH4bYX);z3zSOc*ZVok)_h&2*x
zCDu%=omfM$mSRoC+KM$6Yc1AXti4!+u@+-Z#@dWE8f!JyY^>c_!?BiQO~=}fH6Cj{
z)_kn}*aNT^U{Ao_fIR|x1@;W=9oR##mtar9-hw>_dkyv+>^<0nuooc)z}|#C3VRjy
zEbLv_!?2fOPs84ZJq~*v_B`x;*aNW_Vo${0h&>W}CH740o!CRMmts%F-ikdIdoA`{
z?7i57u@_@c#@>uQ8hbVNZ0z0G!?BlRPsiSlJsx{K_I$hofE*m;!5|j}`5?&2KwboL
z6ObK*_vrCHIo_+r`^9+A7Vn$ly-P$7cn=Tnqv5?Qyq|>kbnw0k-rE3pu^RCO$Mfa*
zwk+?9{0x7G<-x7y_?R3o5`M<8??<lKRgSO6{yzSU#@}H-PsHb9zwhe*7!F!+7WVK;
zffuqK28R5h<`4ZtSpy3qap-UA7QA|f4p6g!8L>mGk2)mQOEF@<sIP<%^@B1W_MM6t
z_KmtkxKUlybn(yBR`HKiFt94li@&Ej#NSd=B-$w>U|LWTFR4<A7gW2%b7}&xFAO9b
zr~t{wRFPyo)k?Tj_bGj;JCwIn6_rbPRSY$9_!Vm9@CwQem>VaCmr_rLpP?kB3n(36
zbL^KsNgb2UqUxm6sUg7d&>oRQ?Hv(ErH+WE?h+oBkeWY|Pg#%jrxJh(a&x3R^>gF_
zN^O(_wH??Y(W7=zm7^@F?op<c5->(gWj0WuGHa;|GApT0!rRiKHjkc9QKQwUQo`Yy
zN=+Cufif5~hVlotN#U4b)Qd5L{L!*Kd_7>G9F*<kpOS6oH^{c|hXX5RncM^Z0l7Q;
z47uz42ZZxg#@8BK$hRMRil0LGUx)d9V`KSq$A$5C0iz{$oG<^{I5+;caSnWCV7Y7?
zZ@~{AZ^Ew_Z@~XRIATlrn<p&bQxjDAC4?_Fo<DBlDE_*M!}vbHkjb0)mDe<}gEvC{
zC2s|=W?bZJd0Fx|dG+#_cw)e$(Vmpcv!9f~OPQ3+t0w$1nm1>%4{yh0XI>02ZYn2R
z^13G*^JYw0%i9Vp9N`oVUfC2C-kT|tc@u$|V=z^m=Qp)4D1T~K&~w5^YYbYUP#ff;
za3d&_aMKEdhA3tSX(}cM*#WC3Ns$+HOVK0fr{cb#S-|u$pJp5sK21NUV%n0RPQqVP
z3^JT97Zf;MBB+RP***r!%y=2NYR02LS6~Tc&A1p?Kcgsch*DOdCNPI=l|lj&m3#wl
zDD4mYPWWynfo3!H14Cvm3Oq-+Z<7NjD31(Wr#u+o1FWOd%C7?&lphC3sZ<3l1tyY%
zN?t&!%F%#omFR$9gdgV`U^&Y=AY#^*fC|Eu(+-%VsuHk4bwYq2u$b~xd;A+!-}_6c
zHTo|FW|M>3MgLT_eE({-BmO;vPZ!{CK6}4^*la8Ra>A|C^`D?V$NwMo$^KrziaM#@
z=l58>!%u8Zqn{QqrEKS%_e+>_+V9$&!+za_f9L6EJlD>TH+QSwe}s#-z;EO{ML*qn
zqx_tJWtBFs)A!E2XTHDYRr#s{^J?4t6TTty<9*BK^L^V0U(d>S^#TK5*9D7xGYEH2
z)^}jRA0Ks%k3N>b+6vdW?NhE%=JQ4)+h-gwxz;QU^l@M4=##n7%%_&{`xf}j(VXgI
zsVU_X28^$A%~#&-nl;{XS{J?bfCc8NmEe6$i|2h$%gMW!Z~)hMn`zJY7HUuSF40Cl
z;1{n^i<-T37gc*X0)s4NQKr|eMUh_L7I}G12UgkU#fDyiix+$4EuP`kKsbXvo|;Qu
zd0H>I?-@h*gV~<%mqdAvU+V3t4~#Uor5inuE!FnCw^Y&d7vU9tJ-Ah;`5<4X>R=(^
z7^WSRTqZoIwd}w_Yhbg*EL(N(;xe^^@0Q6O90v?HJ>7N>XWbf)Bf8}tw+Rn1%wzg;
zHxHxbmL7h<gv(j3?(uN>SdYQw{qA#s9cRAczI*VBGWX&Y>F&*ht9Za&d!?zn&C2EO
zF)NX`IKutS%5QG6tDd{90A`)zs(iPkRq<}jDqpvcgwMF%ZSCs$Zmz4xyB!4vUe)S0
z*RQMZx+>}wyKVqho~ItqHA`=g>peX~*B-)oly@~+Gw9;GrrqTP;XjtR^sPy8QPB@_
zF#$$jfc^%T9R2w&_4?yn`Ux+x)p^U>Th4)N^PO`DN7BoAVC{D2S^und-U4jEfPbW&
zbN=Z%@Zg`v2l@$j^4J06b%Fza>-HTuNqCeR2Y#&^cR*=<@BU4|B=lZ?eSg;aoc(v#
zNACYl_?27tuQyn{-`!yH{-cCz`P%8T!7ZnW8}gj=fQ9I^!ObaYgQ?S%4NIKf5f0{{
zqt3=xj<y?bIz|ybW~Aebjn0meh9-_0z+kjAoZu)h{N<2u_}t+U;b~?$sB98C7;Un5
z@CK%1<|cKA+nYu@bZ`2+PafEhtBp$cIT|JHi#PJ#S3$U(%l1icp0ZDK^Y6Xefh8%}
z%<RqIoW1wqX5rpG!tq?UcZ0F&UUy@uy=jE+dDs5Eae@69lW6-Tz_8qHve`b=WWIfo
z$!Pm0ga`Uy&&(|)dp2%~-{THU%+xJg_b^*D_q^RAw`UZvGqtxqva{NH)=scB(Jqg0
zMYr1h+^T7(@UNVmKCn2Q{;ju-`?til{NFg+7Q!Jlww-M{-`3bv#@3tgN$=ZSH!ZMv
zZyISM0}N1YGXon-GgTYDnYhg<V1?c@yJ6jJmTf&@8)dBvOi`O{E38AeO|dTA*0;N!
z@K4KkPccv0t!M7BdoM6bqs-^;E;b*z`-yqyu0Fy`&Do`I5xmR6!e&<t;iyjC_0*zo
zXP-sG&S}6#)wfL8>0s%)Gum>~&SJt{mE75D*}g+z`?Vc<z*@E6?!O~qyZMfy?b<u)
z38(dwmAutmtL0WXR=WYs2;u)Z@VC40ub&9lwH|)62;LC^??m3K9(<C*_VyjUmXg4X
zRflic1mETg-<m-9u+uCX;Ar}GKDC$%4BAz2ls0g*!En?$geThvXYvHjs2I)+IkS7=
zO!eT5r<j)${%k$0L?Nt5D69-}X?0<xCTz=wRl7lWwWnYu`LLpvu(HUpl`)Hi)h>Wl
zzfbtK-mnwKup_fgje+6o2D=moyHx_aR!?}i`mmD<|7yanZUrW=2kdep?DkpM^+$xC
zJ8G*OM1v+o#a4(84~UX@h?WwFng@ip`vfAX2qG#JA`3aZOCZw5m=r+N-6ee9G>AlZ
zh{z4b>wtm02clF6(V7iW%MhOLc8Fw6h-m4}%YdnD0a5M^(VhfRUrPAD@<yNcbwftn
zhRi@Nus39i5oC<YrYyn>egv764;dwZ%tDT^24tF~p)+J%B;gB3K_=QlM(S)FB;4V5
zkf~Q7W0N3rkw>ftnLKgBEy(KEgj0MJGTj|Ae!am~K(sDU1tOsu<Um!pPPoRKpi(HU
z9|u)K16bIGP(}7ZH4#8nIYv0h{ZMHhK*h;{%7c95El`PO{j(jak{977=Rl<jgo?Fg
zZ7bm^_d_MChl-X1l?^$|CQ#{A^i!bfl@R{&38;j=P!WyR$O9vMAyi32sFr)6YVruL
zc>`2ZMZLRFRoe*1`6yIcSE#saSFZ;)xiwT_U#Q0MP?hru_jv_WYS~ra+}=RtMjmtw
zRB{`r=-Mj}5KeS6RQh75_`y*5ksm#0MZfzXbcBb{8IUXO2c5zQI>z+nVT3n*8#>7m
z=qS$6S&&0LPFD`PjT&^FRnUF5K^Hmz-AD*sDUEQe3!zi-p<`{;`AT@!zo3)dgN}9#
zIvaAX^`X;^Um68nFPreMW1tgSLr2tH(nGk|4bUm`pkoF?=R{ui^u=D#O(UVJW)hCJ
zBXn9_=(wX6eIb1966nN2=*VW;YY2C{7drJl=-9`gb0d#i4?4M=Rt<FZSA^3Y2A$p#
zI{qBZ1u)gD0Tf^cXuuIrK_KCJk6V}xXrT;H!)?O*wge=huJOlbV1X<s1K=JRAPrYQ
z9IF>t5k7buAdxaaBq4xIkQ=T#zY5UGGe9k!geUF<NJbYB&B%ERKxv={C}%669Xmih
zo`gT%4M^x3Afg07M#v@C0;D81rvp$^AK{gI0h0O$5Y+^AUBWRh2c#7Sh|7F-0O6bW
z01~SPM3xH3%mEPEQb1}_YVQHH^$;GqA0W96faoTvY7<U+1t7f$Kzx?7TnRt@7a+lE
zK!mA)43Vq86p*5n%40x{uL*D62ax1CK$H`dCxfy=6;S3PK%4r2I!y?l{W~Dh8-Pd?
z0huDVT@#S%5TznOtrrQ;-4&4RDnPU{Gd>c|dl4YrKtQ~P(-lFzp$;f`37}zpK*h#{
z3qNbxK0wPJfSP%Lo+AN8Cj*+!22@>0IP#f*v|RvkuTW?teEH{q#Pb1>`vEdX?)=25
zlL4)(0BYADJo>GG<Y!DV22^iJIQ21r^mhQ_pEH>z{Q7E`1X5rku!qS2x%Og{F2S^L
z6Q+h*!n<Dqlf(%54wx#w!gSHk^MOfY9ZVeKCXNTSiXu!QsxXZ#fT?6D;pTsUNu>fN
zmT;I{kf*Oa-T|f=H<)UC31@#7OgeMN#lqBcnDF;gU=p&2iAZZ~8R7CjfJrF>CZ+>0
zIU%oqxLgZNQ|&NSbrO!h9!y%JWe52$VDdt~zduZ31~8FL7&Db{|4U&~qhMm&JX(wB
z06Jlky8shiC`@*!2~d(Tg=x<croLT7AFv%JLA6l_U@CMcT7d+Z6s=)moIg@XbOU!`
zl1zn(axYAls390KA|0m9ESNe^5<P(qOrny~XJ9HVCE5Zvm{eE7#5!^~Lv#kYFv)tu
zM5`}#pJ)zRVbU#vi8lZyU(_E=kbDl)@C%rVUlJ{X5lqTcB;LZ*{GR9%f?<;03KR8o
z@h+lKxCE1S1WerK!+sFG!dIBY8JNfq!DNowh1p^QFs=V@YDXP|HB9n2%@45CJx=*J
z?c>ys*Dq>;-;fS3CwQUOK^$I>{`{e`;f1<~<$r!t((rmVI6yQI2M7Boy}@2;^x!X|
zhsgi^gYy0Tom%(%8_`C*8t9_V41A`720jv<g#5sJ>TUm9s;s}AXeNyNUs4MFFQ^ZF
z&xw8_w6B3O?R!iq_0<zCMP=`ODysJmW!YOrbQM2-G1QG;SE%@36+~k(_g5*^*K>xd
z?kOO8i#<IjDb1cN>hI5VqP;l!Gl_Ei8AmPo8BKH;kA4WL>>qr}^@l&vWQ_RXPBnf%
zK%M^XK=c{<-*-{6-z}-uZ>B`65%6sTwc*=ZYT~z*M7MGFs}@CnolhBmRU;aX4_~HI
z6<;P$VPD1&J;%&1!>F&_gM6mDhmYEh9o?OL_3n25udWuN^GNP`z_;tV!(Z5SooGI4
zKbP^-KNs?yKA$4`56RDm`A<H@@=tsUBU+HvpM3c;pWOH@A03D;#P6d8-{7MOf5Jxt
zq7ga!VJV;fuz+v!L6zu5K6Q@gU+NsikL(;qv?HpWUwJ<}I(RobUJ@ONO-C(HqvIxT
z@ckvCDM^2y%X504!P9x4O!OsB-_g8N?|gWk@0^L&ME0E}@8w%#-kG;+iSESctp;!E
zTNPgCo5@6j68=V<Xa1%yXx5vqAk?GWY;O!oY_AQnZNEXZDSz7vgX-F{gEHEZiB4sC
z8!u=?n@7;|*ZYWO#qYIokil#Hpoy=S5dBK|E5)FYS8_q7uOx_;<=e}Tf!ANY3`}_W
zi0E20US16R+gcP@*P2B%E-tMhfh${m14p&)CwiB{7bby$FZ2U9y;wxFFCSVa2VQC!
z85r3z7=St$^_JHGz0HpU?le~sO^jo6UVu*X(SYI2(L^7U``k6a_qla|!SgLdEAzfd
zJK#c-N<eti1frW!YwGduZG7*4r?Jr=H8hTm7yWe_^Zlh8j}Sdg{<8po|7ZLC4WC&N
zZOw-UUH{7sbNr(lCKH{_yoNr%!KWR5wND%UP;=w@^t|8dr>Fg7pB^Uqo6;wqe!?eq
ze*Zq%O0+mX9xw2#daUS|@^}={<t%;N={x-KGvB61RYao`_~?YM(W7`@#YcRi*SYr4
z$~WPmfv?@e#YDR!{!rGpq5h9gZv96e)bSYB-}aeWU*_}aK{nC!#61Y~v3=m^qxHay
z=zE^lE%3>$o9g3VCq=YA3U#l%yJ~B^nc9m)_p_%q!FzEn&s(b2iD-ZdYu0%4YUX>J
z)J!INpzrs;cvanR_Da29?S<N)<@YnaWbQ|Ly}IW`bV4Eb481JwE%s8sH-l(~>hAV<
zX5W3~>3R3QC+deL-Ocv=cqhuU@{Tvr679LO(R1+~ZO`F%6p60rO!e1;g6igjX4O>(
zQDfA1JMCcYZQ;S}+Xsl=X#MR~2PfZFJNT(ej%bgPs@gsFRn>Sbt12ftq*u4XJj!ml
zd4%7xB$}iJx70nvZjJSLdb8gh^+`cD@4IigS>~>CGo5IaYHl2G&$?mi?s;Q5(Jf8A
zF~Yt3`Zu?m*PpwghROMQzMJ0lc(?J_eTkmw%C+@w3D@Sk?Y%ahXq!e~YjbU5?z&!J
ziiyt2hT*v`X7;#BGloR-RCZO~HR9@^%dV^KE~tN!yjtSYT$$ohQW-?FP*#;2Tr?`@
zyGT@yBf6;KE3M8US8h35UCAdJDe)^_&d)DzcP_rXn&_phE=xNvyxes_;_~AIsGTak
zbnHO*CBcE6m-Z1I)$mIi2U;(VJ8<q|?|#%&*<8H7f62w1{i7~M5`ERhimm(ODi-hG
zTQPY*YOTgrymsomaLb9gkVkY^&KKOA)?P4mntWji(O^}dA9Tz-|H{$({7pyHW6eAt
z>DX89>{wrJLbO@@@(GUS<-Z)}mp^wvomTU?EQhjlLWihx_C&L_?3}uT?75K+9c7>Q
zp?)j1taP7SS<*g(GH;^g>N&e?U)|X$`%a(zy%%*|=4Y9`3(jWml{_mX8m|kb>-NT#
zs_u0tl_GktNu_t~zmyc%-z|wI+OL3;&Gx1x^X=!Bj3zp;7sU_uoG&if6IUEhG+}zh
zTlY*U*4*>`j2zL2<(zqB$3Jt{&f-iW(Ta^Yv(>KsKTW&J|Kx~n%>BQ5Tf_fKY?c3u
zBO0=2MaH(JMe}W=ie!kMY*o>Hn@L3lHs1;(iMA}a(7;AesA{vLP@L$@WD9Rte<;Yd
zt}392<}9FKg|%716l;xwzTK!ldz)Xro5@eweKg;LXwkOh&)+>af8=h-{LWpdORLPw
z*_D<TyvsAshG^90<W1crnb)`Tb#B8>)T^cCChYXeb=|oocN5XBN##oJY(L$;gE@U|
z2kO{-Py6pMJ#D^2<Fq!>v~}csvbvRX*Xnpqjuqaou*%tOwIpY`)wmpaqIIh|Rlhy|
zRMGaZQxQb>w)&Lbc7;<4+xt%TTA~K-+{t3ggp+Uu;G_f5!>ON~W+{2H&*IIArxvJ<
z%Q_Kb5p=@A!s>)R(aB9b(P#eS_!IL-$BWHTGZ%Y&uetMaJ#)k3Q;2>}@_7BWx7mf;
zZf1uPEghY$yUjX#!nT#!-Daq(8^}6k)|ACJtH`n>8atmX8MAF!?@bqFT{lI&-M36{
z(?^-crlpy)iT2Jtv*llt%<_LVGUNV59bQ+4{=an@3jdzT__-A|c`g}wTQ_G2w$9J6
zBKo|pW23g#9ecaw%rRyQYW3WXxo<H!wsFhCV>5|v?`!%KlSk=ACTG(_iH6TBeTm7o
z^f4w&(%&1Sp0D?4nsL)ncjHS(HxO+f?`Yp<>!S}h>mAMCj5@zzN4IZ&dqi{d?IY4e
z^A~lb!pQkZypiz{N2325dqm#oM_Tu$hP2z8Pz#uz=DmrRX0*vBO@-(JXQe$d9G;eM
z_#st5G=e3m8iq-!l7>F1FE*lHa7Aj=#_6fH8^uy}h<5O9%DW9kDOWbcrzCAa9ic^v
z-iGBV6E{pt`D}oi!gq&{8r(bVZgA%CdIP*y<#YJ^daJ{C*RML9wH~#GQinIK|CFq>
zzCQWaI@BE=Nj|xbpX|48PqH!5AkItf|3@zQ!9P7oIsc#@@mkWBe@-XO`X@SRU@dAB
z&69H0E>8+vtCX~b=oCLC_Uk`Ntk=Jgn4^!H#o$B}eWyefeUrq#HK<=yNIbDdEYWvO
zM}iU2GL|Rw=p9SArzcFv(nDS2mV^y@OA-|I6cfI#Mvddg_@k>I#k;P)7{8Y29V6mD
zu5ycKR++~qtwQbNtoRkHWa4F4{fv9F5_OQb;$l`7#o4S(j?*TZNc*_v6-IHzD;C8C
zuRwjIMBJPepJNA?H^e?%j#|mwSij}*u|~`NW2Y0{q+#rBUG3N-x(cz*L_^tiXq;~2
zp?Ax!AG){<^_0nnte5c)X)SX&BuTWDx`zsNR1WcVMjzTrbe3%~zn0d-+*^7+=Gaoy
zTt>yf6@ZxWORZzxFG2m~qL`Q^(_^fcNXKXrE#}MUhQ;@y^A?v!2QEfkW_0xQ#XiyB
z7THGMT7()+ooL5JD$%-&#zc=Idd+uHCEAaogxXi5%!qa~C8}3T7<Es}HR_la>NwX&
z>1k<4$!SfGYS%<fXK!Sf=9@@M&4-b5h`zHhvUXu=Wah$<NOz+3w2mCN&?xea#<IwA
z4b**(kF?Yn8mX?)9Wk%~HK6w*G8R-sxGu<vSWWbxf{3>HZV_ekcSVHEM{THXgzEg+
z5x?e5jJPuob)w(Ho#wTL>&|-^K9Xog&xHRsHzS-kHzwSe=tuX5chA`#er?Xi@Ps+2
zB~=U8nj;@BHb*l2u{!EX--UUpKMngwy((-1(U|6hmCrsL7B)LH%$(>=_l5PSnTJ)Y
ztq)68L+z<r*iyAgVNz<+VU4P&L;Voyr`jC4LA54y649g<hgQtW4vm<V5Nb*Esa~PK
zRQ85et5}4ls-RX?H*~4Wyih5XX`v0us9O~a^-=y2vQGJ3$ONKcy&rOJW@Sjo%#si@
zqGvrE@?9w+<c3mUNTL#ITWvx#l}tm1D6J2vpMg5p`5~?|W`wMoF+N0wXkPn+i>7x4
z2TpGbHYEDjyTP5)DuXMgl?I1TLoMu);91jRgMTUtgKsIKF7`mMouYNHrlMK!5TcP?
z8Jwx073`v*7QBM!W#xjOPn8VLpE@A)n~K`mcfyHNn}u(t)C<d|ppN#6aO;#(;fyJ{
z!tTkasZA2bOpX-pm`n-h5Pj_dVf7?CVag;+p*_*st`mw)S|O~L*AiyQqwaQwaD}|Q
zaD@D5Vbes^;Qki)O#CibH}Ruj9MR)82}&kB6i^fH2sRUKZiV2(_!2?I_&h=Qc+}~p
z36#gj3%-qu5L_FFnq7avu5liMx#RW=`o^MucZVQlteL=mtdT&AXn9u&9>^^fWXLTP
z9FRj@ud-mcoPwZ1cB0^vENXnE1$we#g3+?S=@(;A@B4-JAM=4W81sgnK(xP&bm{0v
zG&Q=G-b{4BH|S28EA$1K3v{RqYJ!VsC7E2hd(;WKaun)=)9CG^l4-S3arDoTs1**Q
z6GjSX>ybQqKG6+((RW9<)2Snz>AgflY)=mvVMEtR@1&1Oqn>yhts}jamXtQ8pA1KB
zu>tKid@a3lxE?){=!|vgT&bnBx6~q9pJ<LX=vK*jbdjVw9UzJN<5~0s$(eM!#0<Jr
z0=38rw2{OVdWys(x<edw$>Zr@@v-z)aXETA(J0H%mxhg^BZiHn&52%lIQ>;jie|(l
z=|f_uT^6Tjiw&cDh7O}|4MiREP}&+^^Fhx%08{|fG^fDJ9$s4TLWV#sC>_(`<peKO
zJ&OMwN<aEDl+Fefq|2XS^m2Gf{}HF3fim*cpd@{8P>R+Y98QlWdgzgK{_jz=?{67;
z9nnV1(XR%^(q{(7(?OuB+&D0amLHfxzwK9`%Rp&K_s^h>`)AS${j=x~puVi=Q>R1w
z=Fz5o8nhD8QZJ$_dzaEty}Gm|(N*iwKYp#HZ~QW#<3YK(>z6S-_t#dsuV))w4QkHA
zJv-?=JvOvvk3Ibt6rMFdo#~@L-D$_4Ui1>8!{*VCehBF7A7QjBC_z{Jh@(gRNTwUV
zr_rZD9qRS{1g-x)mzMorM7M%swCLLfI^f$Cdc(IH^hBcDuBFd@eMHk=8);*r;eJDZ
z`0|0S`0|Ag1GTBym*4cvFJgkP-O>UE6sU)~Ckl3SD+tuPl?A^*m3q5tp&+?yslcvl
zm0%&!d>aXBKbr~CKkpDY5&idmf#hco!IMw^f)k)<_4pJaSp6wpAoD3r&;lygf{%Fu
zzmFvXgO3%02}C1)M{xGTLjnDvNnk?s;vWT{I=>4pb^aDaf<o4!bF@&kQ(pM9V}|f1
zsAdy8w1hStD})*y>x6@#q^)^xDNKKFCv<v$K&V6X<&^O0yGY@wcS%A|P~7Uj%N5GL
zD;2(cdqsE#RJgpi^+Kb!&BCc~-w8WGnOpH@Kp6f;GT8i$T<|QSM^_8J*{&6w*uFB@
zmT1$>g8#Nz2iLV72+jaiuXCF)czIiF@QAh}!OubIoBz5r*za{^u)*uQ!4rvoy)C%>
zRabDxtNvh9qGcZ+^6lk}kn1n!ha`YX*yiQ>5RI3nA%9zKLh3*{oY@)};?f!sva<DX
z$S9(BF9|7pQ5h2W;(o{`qJ4iC@}cEN$fXvs&`3}nZ*Q3vs@^g$w6|F|^bRPI)0!<p
z9h>)t>NI<W4k!BfgwWjQ*`dDAi$e{FR=y_meN%Jjg{BXo;h<u+Xp#<7Ynl|++o%?H
z2b9fejqAf48_mOX8ux`s6Fq%sSpKuaVgAo@!VHPFzAEfP!_%<K4e!FDK^48TK{9+^
zgM9elQ?>9~P)cV$-5BorbbI*fr~AWYiT*w&y!1&%xbVrD@PCOG|6%x#$8F(NkH3ef
zfXdq8@x+Lwk7q{=f2<qP1j_4zN4p{dAGt*sJrYDH61{#-#I=VN5eX0PMc5JTes_fU
z!=aH4_2VORLAC8yzbw+Q-Y9Zvy>;X#P;y^=5E2>pAT`qVL1Cm8(f2=$d|LM=GPkZb
z(jOGxhIP}U6za62x@y-)F`xoZsCA9nQ!9*GT$>UlMLYnmMitgPisIG0i!uSVxKhoS
z=<oMcqO0!fM5ls+-08k;^z!>Y(K7d=qhEol{OrB*=#YE&qAl*dj8-R}0n#ybcc;f>
z-(3{rN&Ew>V<z48j)5xxF_oZ5kH2$1X3w3Pn8kP6Vull6fzgM~RI3~kRO=oxBOU_|
zhx%^w4%OaHK9mh=cF)__53Rr5cxdwNu0x+d;m%Yk#3of~$L^~#j9o^22>fGT-HMMb
zyOkRo4oY~dTMe-bZhejwyCo6#6x8wgHy6bP-872Za??Ieg?JSt$JN{@ip#ojE6(!<
z`WF0*n|ebgzWe&D_?w`tPrYs)?|j`YUhjHD{CMJLa54VMwMX#@*FMJY1qHtDHN}L{
z*Onx-F<TNYfGR(R5hmC$#}XDZ<q6Wn^PnT4?5bE|#8rjFUBv&uBvJCJQ(|*vaAFB4
z`a>%(BwAHIO4O+Qlqf-b5tNdOuPjdrxniDVMLZIslf<u_PI`X%T2e8%0fb)eNwT^u
zm%Q-uykrUDov<gl^b$Wg{L+!+oy13>K6&`1Psyzpr4FA1CxNJos}9>-v^u=xqR-(`
z#9!ge;fodb4#!ozJG_^8Elf)pTd_Q)^MXYR11<z97vfW#FBGM$y>K^WGVx##ORYXX
zJvH<Eid1jn$KaDX^L$cjUwKJtJvbQTmVZd)mk&=fFQ1h*pZGM`q&1)8rInpaPm2Pl
z1KV>AY0J+2NRvG`_DBb~A6zRlK9XAIe8jCR>WBgHa=3k@=j_`fb!UeiJq<1i{IhyT
z&CgmNU2v9nRFZf+TsnH8wCQMEY41@7;`gv5eNySR^e-h|>36|l;dsf}^nj8_>82%L
z)8`T&h=s>q6q_77U+i`)4xAVqi_aX>E3P{>rMT<ZcW`H@IWs>a=gj5|{u!4H3*r@V
zCS$~zx{UV!x-u%k#UbTCjZF9dOfn7sbI(*J9ulRQ&x#&pmKJ@>j3Ry#i?UV~ZOfWe
z<dgLc93W~6E3$G6o3aFj16e!36=HGW%52#}>+BB&baoXuMPwD+%nm4cn{8Ggd0d0|
zPZ%D5o9}#_$&WpL6dWbI^B*1GlK<oQ-290rB#AGD)rrcypc83%StmS+N5z{HbMhol
zO6IAbd<||CmAS4b;R?V>uiSGdw-E1&zLQe93a8pnuRg_qYeo9$uv5OL^G}(ct~sSa
zJT1oMbmT0_xs_v;a~#-+JovvA{A~&R>p0?dp#i^X3h(fRccSkF1E17>TH%ybZXY;f
zG{Co<gKtZKZ*?Vp7_W2H;b<gJ&dGZN4jR|tD6`;bgW#yGh);$joXK1`qb+b|=$Ua8
z&Xj>Oew%Md{4+FQCCp$&0$^p(OQQ-_>O+AwtlCQAtFZ%CQUEKO3oDBr8{Z0jV70fw
zsxKmb8&R+mrLZH<ib}!ZBOZ3i9d^qEc1?r$a8$xhw*OZLyLtwkKw@E+U0}C2!>-RK
z{v6-WbU`%KK~$W9=!k_Vaf4_vfv8zXd^_esB$+})1wdq>hsRxrv@a#wAnKM7KMx0p
z#5jn^3#FI9f#euODG#F68lqN@_<Wp(NUnp3?m2rKoJ#T_%A+9KogwOtiT_7O+1Mkp
zkP*uuGtdhp3Nob(GN$>Q4e<q;51C{R8O4XpLXVJo$h5xlB*;1+;uqo#nV1O~S$$rN
zc!x}eOkE2Z>kOHTJ|YZca_5ERkk!+Or^sH&^f<`)ixp>pk(vlqzz3><6;y>)#B1an
zREpM%pP*{gg9}SJRFNZ4P54k%_7D#e38*v+q2gFU<v~A^VyHyVFQ1006ivKIte{eb
zK*cJ)qC|X3B%qRMKt;2H%7&gLB~a;_E1jU~nGpYyT~G-lpdyxC?EpuZ2T&!;p;{h;
zswpJCCKsTRwlPbfswxtXlf6)B6QJT=xpooUWU`?OM?f`pgQ{#!yiaaIrS85i6F(Iy
zH~OG>LM6|Fie7UgnRue8K&9UT6+Z|nKl-CQy(tkV1|4AmbO!WF35QNm1|8$oEq~&h
zvJ5)OKIkY(&{@z!<x^D`bel%#I@h856hIeBhHk`zuH-<xRm`AM37})0sUA&yR)#|-
zTMQj-4|F#4T&aXk_wkN5bUkb0zv2m<FdI5z-Cb$o#i9<K(gHeW2y{;LWqEZk8oH?u
zbX8m8(UJ<CwhB7#_xodrUyBKJVjgtl!kVkZyG05*^<wDQd!Tcpj|&5xysK6ly83kD
z>EaKaJ{LOv)4GSiO1=sxpb*eNDxiW8;`Q?Bfi<87BR~zyi0?}-Ac=<hp^@SbyTKW#
z1yII4KpPc+I&z2~j3OWrBS0j9fK1RErs<I`pq1HxS|$>om=r)VRe)%IJbnmHLkyst
zGk|t70QJNW{}@?7LaPB0xdJjmFPU0EN`p`30X0byUzun?QkMZyeQ2m69y5l3wEO{a
z<v$B0elya5#B>0WIRY|E1B7-5kXmo!BtUJ_#D^vvklY18bnlyLh$oE!AU$6|e7VmP
zh(FD6K!Q4e2ps_#qF2owK#IN1^8htYBfd3}fFv&gqWsYE4xE*m0A=0>v{?zLvxNBB
zi~=OO5)i2iAXD_VsRN|?x78F->w4mIlK@EeIw0C_FUJ$l8&g2KA%J+xU$udIQv;yj
zyMTr(0Tq`LFP!JEj{sVZ1=K7A^y~vD`T(G5Ye3az#3RQRkai*<?wjpu#4l$SAaQd*
z<l%tK(L1N}%{xHr&4AkLiI2`1K=Lo&mIA8JC7wE-fb>rR;(z*%BK|r$FbO!pM34@X
z0ebBWzF!B^!U~ugw21G{O_(HpcF4n2F&d@|31K8m8kb<=_|*9k+^X7O3Tc9A<RMHY
zcZfI71ejC|U}Euu$pw9ST0W-1G!qX~O$71mIRTT-lTRKn_3S79Jx(wQrNcy2``L(i
z`7DG<$qpu_WSE@L*XLK4GE7qnFjY+?9zP6BT3@@x1T$gsLcgCdn8YezBKz>=4e|al
zhDnWviS6vyTH*sV5hl3}Fwq6TWQU$Wt>21Z+RKHh?*#D&It`Ox<M(8k3gd`ZkSk1z
z*)TCa`oSZ<K}%qgbcBiWC`^{<A@ujBJxrT6Fm>)EenQnSiT3qug{jn-cnihDq<RA;
z)*rw0h|iEEOtMih(N^{@BA!D^FzK4Y#2X5eFZvIC=$i%8@JyJBXAm!<GMJR#_D_MS
zc@ps@3W7=c3{2Fo2IPoG(K?v4ePQCx|2>lU6^({TTn{GlgD{z+chR#!ahTTsH?^aW
zQ8rBSIL(W*(>+f4IPK%q&-oiE_57uNuGJb6+W41h54RsOFZVA6p6DXqBYo+=l!ocR
zkh91BP$enzhuSOrp@u!TCSD1smrQ!~oBCsYYv`C+zp0cHJwxlZ4N$M&%qE@+sH>C@
z>Z9Bp4~ZT3=%r5OGh%M0zo-KrzKZ;l8k>JmDf`Wbc?!Q%o%s>NOecJ!N;@uze3f4R
z?V>3A>EiJgpDCZ?Tg5}uKT<be1QRa@)N|@}yr)*0b%+oD`j*-mJ4IsRyLPIi+K6~Q
zpzd?{;g{6QrKJ*|j9*asuI&<&em<w7PE8=*5U3B`1Y8VnnE=UuJswkTdPR~a@6=Pa
z2U|tHP0A~PyYX0G%GB}>b#<t>)B~F;YMn-|$j>Q%2}4~E8##Q0_!TO*WaaP+l@*jh
zlN<4*KwawZpQTiq>XYHgUS}xXO_I_<FAFGNR~_PAf%?@I0Vm;o$D}6|WKoe1>ZDiS
zPNzCP4Iv&EsB?|EnMD1WxpzeIsW>WUdFlw&gV9vMzjsA`QR5#8sWXA|M@HN8sjNfR
zBdyx~sk)2=;+cWE*})ul>VCz~kxx1gP?0y)Mu|^xpd4zpkK+8LyjSm{_BK|II={%0
z@^0=PWj4{23U5&&9vrB{Ey&zJ#WjY?>{+*#@_BqgCa7^GwYsKL<VRJ1Q;XVhVe{zG
z3iGLqd}?&DjT&|GNU6xDYFhDBs^#E>F<liCs6RUl#;6pJp>FH@6Ymey|K7J5M$M9b
zF=mCrApgIP(Xx|n_3$rO=@E|*)CrGk>f{^xoswO=zMX$%bA#;dtQLOCjN!yf1ogyA
zCq3X>Up*i<W$7KhUSx)xoBnnF{;dy0K3Klf%J_awT4U#R7xImd*pIa=I>p~?o+9$c
zn*8Z7zo5ErY^f{ok^<+Bt9lW}hi9h}4-?ce?-ls+M}%J+_r2VWZ=vyRoY*r5e&Q2l
z;&p<0=hLkg{Qo9|k6%?~!lz0r#_vco;7>RFAoAIoBfgYh;IVna%VP`pVMC}1(`Ksj
z<zh;RcM9sK^}mhh%O4pxQGMkoe(;oa6SKUA@u@T);<17{YyJGMyirk26WvdD@D2@*
zkY5!4l1IC&AYLq}#}=rA%0oX(UZ&|L?{aRv{37p5ym``M#Ipr;+uJ>Jd7annCs{qs
z;Hk-{Od3#5=A}DTi~POR!fD>HVRI&zr~B|aH}06+dCZyjE+&R}z@QG?Xs;ztQmT70
zf1WXK>Z%!2cE4K7Q}ftLykbx<K4-KBZ`A#=DN`a;cnx3QOu5=Mndd)#BJq?#UHNRG
zIB(%*xITTRFKE%8{HdOIx`KXsJs0_h{dc`FC?<M^g5&YpAk%mkg|{v@f-2%OMZRKc
zwS_?|LWU@QwayOO?5n9Le3=~dVy_+XvOzt&cn&XU*Wz1>y&pV+R!{t?cp20tf^V~k
z=MC!K&u=si8kG?~?VG-S(E0-v)5O)61l?HFDe@;fds#8a;iBPmQ%AWV+ADDS!=VyE
z%$y>TZ<+hR$H15fnHkADfXBCR)r`!%M}dbQxe~7()Z6cuz8IK3{Qr1554fnVZi^3n
z=)(XqREZiz6C-M3uyH3QQS2BScI>FA7%W&Bu#F{(9Xp8)qcPaAFn40bPE0gdgEd$Z
zON_x1zjyxk&Efrid7lal_ug~P-fOS5?%pNQ^&_`W_FkiV?_T8k$%E_E*Lw2sUVha5
z8I$*Xy7;~PA0|v*v+u}zwFV5I+#&Yw%Km45i#txP2<%dAl5dO2zfYY}?e4gbCy%|o
zr?M~FA>Yu+vsVXK|FF6D<bR)hS$#u~|0ew#KVItvL_dHXJ#I~!b@p=gFPn=uUA#SN
zJn}t0>GkKIYCVJK8!&2o{-lsiD{6G~TQ#Y{xsx>#mdu;<?UR2i`>V|zG-^`c>PhdH
z7WA96_G9b&EgvRMGMWo3`>rjl(Qs1Mm!_Jd-mft!RY|BhAuxDSTEh&jR}uXR0`|Y0
zxXH7$=H}EtCZ2fYQERk+>BKuHKh=5~(br&O#DR&=My{w8JbUZJi=UpXb@b-SiHqO7
ztnA-b)^*av`Dxu^x{Mn>@xXhtV*IjuPTX{MZ;b5gmOQY@#BcqBYrp%n&cyGwd{O(+
ztI&yGHXf_>Qlg*2(Jx<RB(?sf_Rb6C8HFdE>%3`Mnz2@Cp!Hm$??V26`!cSDFREi`
zzB%K4i@naxVaqZ~Z#=2&54U?>dPdUB4j-tN0U03|rhd?LV5f}tj6YQNjhpxMql{P6
zy+0hZIx^$Ht|lKAHuTBZe07-C>xq63rNZm_XK?X{-+%MlgvPc1{m|+9@d?X5sj2mZ
zqAx_kXWva2*my?W=1DmdPR8!8d$jko2~qFeuIxW&6<*qTkCl(kziBmL@ySsi?b!Fp
zgtXObEBn&5{l_q2Y27y;`AvK`{_LaL^(H)gG`{G&B&`<}{U};4KQVsSYw@0s@cC?B
zeYf7lioEf0p9E?>tLR%1Yn(hj<g2vU@h&OjyIxusJMngx@j;!=Rra?#I_#tI74_@X
z4={$0_g#@xzgE7-_}MRJX+5y$gHg1$Y}}mOJM~-qcXpi1?*R?gv^g;Dc%)hDl|{dd
z8#@+_bDpuL!Rg~u$Bo{0x<T&gVdFf`R8;oKyTA6cajTwpX_%T?cbxTgcEhrm&~Y<f
z7c`Xp^VW@cI(F`DpO2qByEb<A=_VgH8FF&$`0rD+9$ob5IA;=`qOXp99NvA-*e#*Y
zKOQrE?AVYiRkdDT^z(?{+-7VaW%4IQYd#rU<9_}piCNKOH_f>GiR{B?4|<utKfivX
z4M)q;n|{=<(U#;h>Aknjuk6oPZE#+CPoc-IJ3BYM&eNbzTUQ&GKB;XBt%n$WMB;K=
zr_U%~^Xc@$hUu|&PJiloGBVvf@ZZXQex*B}eLenAr??pFwXYXkofc>Bc>L=pPq$U}
z`MbU~_v^1++#3&Rmi_hY|21fwP&DG}Q_uTpz02rdQgv?p*N1Ee8b@5N^>v>W_eF!H
zfUk{11GOG!^f}2)yfbFmqtqrfyPX}=J#S?bbDO<m{M((V>=$_Rzgc5iS*tcpDH=WI
zps8Kc^btv8Jn}NMo@w+=iCR*7OvsX-n;!Qujyd=4zou`-zD{e=zmC>hjs7aN0?wp$
z^qStR#+SR(t|tE2%szB=n&*ORm3;^AWQ<5_{J3HBF+)42ec+qieESzo)3(%@U)hha
z=^3xIs-NC%zI^QS(Y_4~@jv)n9X+giGp(l^eO;nGw~p@kU`hOpkvXH!7OC;O?Gr|?
zu|BHoUpT#C%h4vM&y^25*BxEBW0dk^|De$ezgkt<*RXrr+oMiTd8TC7JT)rXCDNSx
z^v6+4G8433a`cl~(rN0beLdHkGs_2#>VDv~dGM$<qu%(wtn7nWuT{vXk5;z(EPT~}
zBMUA}_$=W1osnU0zpLzzSi5e)NNb~4pLJ=re5B=z8ZC00Od0uQLPxEK9er%3xh9MZ
ztG}s5t&+MUqpFm&cs)08<gZU(SN2o<=={ypX0sDNU(xMY>a7-&KW}n=YiiVsO_hBX
zm3d=Rzx?#g=UYp9q*g!m{uh1Rl+<a7iCXVG`seIx=9#)g+4RK#<*yOSmJ44Dum8)4
zj;^mO`!cS+vu1>4U578vZO9t2<XXm;!#fWd@zi%iWxvMPmU<&beD&{_|GWzvF=fzu
zEmKn~h8K-!tM%-oZ_lmZpN8-0vA$(_r%l6qn@_czI(5$Qu!z4a`#bjE&}sPLT`gN3
zSo_KFB_q>X70eDDJ|uEgW#7m7b#4v2-|Np-lkOZFHuGVX1k?QdVIHH*TCYI*1!Zg>
zJ#0niB?&ERbRL$w_i)1bd5wk*@VQ^vC$f2+|56&|#<i~9zbvJ}x&Eym%s!fO^X1&i
z{*nJ|oRd-~=0@wbt5Z{o>bbX>mDMrj-Us!x9)<KNvPA}`+;qxnbL^LYhkko)Ynvkz
zuMWMn^<rhe$^FaL4=t)*qwPNL?4j*1v}<c0GiazXdYsntkiJLGezk`-nt!70=U;da
zt?T)u?YG1K95QNBh}IjC{zyk>?;NtPaZ0<KX-kIeoSoBd{@`&#Zk#Ht>|0sQwegUG
zI-c#19|{}NwsrmXTL-=!{H|9It=A&`mRikF2QTllwY~R$d4or_`?-C!A=!h!toN$2
z&t*T)F9%;QN$9ZP^O}PfE==oCW0c3>+AVS``(NfRJvHcc_8%QGbG{!`Gr+&&?^EUt
zieA!4>+wjRr)ss@4@&uZW=G$9bq8&`u)X8VC4Pf8ME_dZFEjSYg@Ji%t0j(XQ7~}j
zsn&^YcIOPN_aIH{8A;!$iXoi_R&`Mmf8APtVCsMO5(nN07-)XvqxF`gztpZO7Y7XZ
zwr8iw5xWL#9G2C|CvfqAuJ7kp_T5}@vD1JD<NxWjc6I#$Klwy_HMMKNfG5jZ{C}@X
z(XZ;>>XQDSW-t6|d`v<AFYoRB>gA?|{TDaAUfHMfN_vO>B|pV<Zh5S3|Gm#Tbl&gg
z+yAGaah3f$_w_oH9QW~0ojay|pS&XWkIuUBbCTVneYGB$^vSY`cfVf!mel1^-I~ei
zdDFU>DqNHA_1ak3?=vp>NWV4Po^*+Nm)GxCCAe$LZ!-J+d7_EdbCbSXBQl%y+y2AM
zuIabK`nB}k*7fH`ulj!9ucWd+=(oG~_AR^~)~)LGC4IYln7g^Z9Mkvv8iTbSp7imG
zc~`e@;-^1$8}-<`@5&E<?bhJzgFe%OURCxJ?U1~wkK5rE-3x-I_gOo6X!p$rllvT~
zJHN8e=-_MNeNu;A>K@naRqubFzv{l{$mQP8Mn!48L+Kx;rY-6n9zQfGY1gRU%A$Em
z1^3$aK79Gd%D$w#-gEE0HLfCQXq`K~{JKW;cv{2WYtKNl){B&WWXqpS?6tGIwMUWK
zt=E6ew)Z%n)v(vtppwcyrpK;5?pd-jr01UWQ$4?L)wJiv|2Fkp^+#W=w<-P2_%r{;
z*Z3a3m!F~M8GX?BEIyOZ=6CSB_?@yJD%Zj_acx{9*UB}^KB?Rb_r$$%kK8NwEc>VO
zEO;h78=eu*if1PKs`4y(raW7oG0&Q3F8i&r7OV+t!y2(xteNb?%389ftSxKITC?W#
zW}`nGdx1T{-e8ZgSJ*SMZ!3F=J;mN)kFnR-bM$hf-yD09J;~l=kFr<Uv$D@Cdzn4W
z-e!-p*V*&3|0`#KGr`&5jBr*sGqNu%XNfb#+2V|G);M#rUo2;lGs)THjB-{vv-FUo
zZyslvGtJrNjC0mG^PGM9>k$ix3B(3s1hImcA^Xk}ONc4N7GeyshL|J!(GrV@NyH{%
z6tRk!CHvG8%ZO>jHewvHj+iI=*AfefiNr=?B(aj1Df`+IONpt(R$?r%mY6I1-4ct5
z$;4)2G_jhPE&JdS%Zcg4c49oSo|rHD<B|)=3FHQH1i6BoA^YZ%OUNnY7IF-^hMXh&
z>5_}cN#rJS6uF9=CHw4>%gAZuHgX)fj+`g^?~)72iR4CdB)O8DDf{x0OUbF^R&p%4
zmYgg5^^%Lp$>e5oG`X6bE&KSA%gO2Fc5*zqo}4fH`+^0)1YiR&0$2geAp8D;CBPJ5
z3or&)1I!`&0fR-rBw!OT3RnfqLXSZDN`hs;G+-Mr4p;}wBl`z~g}_8$BQO$J3Ctw>
z3WKG<RA4JG7FY|+CHoD7#lU1>GcX!h4a_F{5QF8wbYMF$9#{{|C;JnF1;K=1Logy(
z5zHw27K0_hlweCRCRh{9Df=0NMZu(CQ!px670fF89D`-Sv|w8>E?5`LEBhaVg~7yN
zV=yvU8O$vEB7>#D)L?5cHdq_XE&C;d#lhrYb1*ts9n3EKD1+s}^k921K3E^j5B8_O
zD764J0kr`&0<{7)gY3IZEkR8|Z9$DetwGHp`!Q3CP?J!bP@_<*P_xKB&D1i~G}JcK
zIMh1SJhFc?wGcHCwGlNEwGuUx?CVS|MNLI*MU6$RMa?DqJyVNOlTn*dqfx6-v&lZt
z)N<5x)OOT()Oyr>vOhGnAT=SiAvGekA~mDz8%-@qO-XG@jY+LZ%}MP^zgKEeYEo)b
zYE)`fYF27j`odDnQqxk~QsYwVQuES#k{Xy=n3|Z{m>QW{nVMPlrKXmqrlz*0#-`S$
z=9c}csl}<usm-a;snx03Wgly5d1`uUdun`YeQJK$-x@9eP5^EIjsUIz&Or9PhD(4`
zfLnlLfNOwrko~aXBH$$8Cg3RGD&Q<+pKQ1cI1RWBI1acDI1kxB8!iM+1a1V51g-?m
zME2E&OMz2?TY+PNYk_l-{kGv^;AG%t;Ar4#;A~_cZnzvc9k?Ah9=IMjAK9N9E(lHt
zZU~MDt_aRZ_U(pCf>VN9f@6Yff^(Anyy2qYq~NCDsNkyLtYn{WxGXp=xGgv?xGp#^
z+5a0Z3{DJg42}%049-mU1&2$6Q-fQBV}omhbAx-MA2M7VoE+R7935O8oSp0=4wna~
z2e${u2iFJZC;N-T1;Po!4Z;z^6~Y<99nyyxE)h-<ZV`?Vt`W{r_9KUj)Hq4OO~O&a
zRl-@yKIL$kaGG$NaGY?RaGtV%Ib0~5DBLI<DO@R>DcmW2qTy2ERN+?PSm9dXTxGv=
zxL7z@xLG(_xLP<{*#{ji7fu&$7mgRM7tWX7sPw0X3x*Sh8-^o>D~2<MJEo5{Tr!+8
z+%g<9Tr-@r?57SF4JQpZ4Mz=E4QDO;tixr)X~S*9al>`PdCUImaN%&`aN}^~aOH63
zvM)PaI-EM(IvhJ(JDfY*JN>xf;^E}s=Hck!>f!8VA9uKXIDNQ%IDWW(IDgsS9W4M&
z0Brz`0IdMcK=yq{OF&aVTR>w#Yd~|5{ov6e&?L|%&?wL<&@9j{=qrwvfu@1BfyRN>
zf#xCm$D@UyiJ*<3k)V~JnaIBKXenqaXe($eXf0?iXfO0LM~gv|L7PFNL90Qtk$vdV
za?o_pcF=gxdeD4ie|oeaG$FJhG$OPjG$Yx!9xVw?32h0D39Sju3GIn~>zWoNG%2(x
zG%B<zG%MNX9xV$^3vCOH3#|*yOZLA<3qun_8$%;QD?>Areeu!K(A3b@(Ad!0(A;Fd
ze6%<;IkY)6I<z`8JG49c#-rt->7nhR@uBsh`N{tJXn|;gXoF~kXoYBoXovKnM@vLg
zL|a5-L~BHIq!%y!>d_+6B+(|(DA6j>EM=d5v`jQjv`sWlv`#cn*}oqx6ipOu6pa+E
z6wMUvls@@rsc5Qbt7xoft!S>Y-#=O`nk?EZ8ZBBanys7zfR>A<i?)l#i`I+gi}p)@
zezagTVYFd1Vzgp3V>vefEg4N2Z5fRjtr^W(&J#e3Mw3RHMx#cnMzf~JFmnOWveC5B
zw$ZrJy3xGl`~kFZG;y?XG;*|ZG;=wZ04*I&9c>+r9jzVB9qpZY1ZeSS@@VsD^l0^H
z_HvE^T0WXS+CCaTT0fe<aQ|!b4ZIGY`yYRg%vk+Dz8?Sau>bM>a_&LNcGv&$c^!vc
ze8=a%eLwFVzmI;2{C=mrrti3(VSPN`aeYzYzx~Jc$~g%OSA6{+_tUGJ`9JP&X|Uga
z+^?LUFl^b@w>*z3-6p){`E&^R@-5GcK8-v-%j&W>JkL3Ocf8^GHmf$}4bNN7TR5^U
z<PGbwam>BftWU?d-LF|MIfo&-xWjAKv)iJG*R1cjUJqZf-t>pm*8lm;SL}xzweu_X
z$GUIcd&Pc{a~qy~SX9A&`t04@3ij8*lB5duo1EtmKk>!C?8l^zNB(7h7S_!9m;Fj#
zO7`#2D<AyJem=hE)l2rbb<xR}>~}f;A*tiQmz;<3vGreaK0*Tj_Ydbq&V_KgvFabr
zQ_o{5|8Ty#{?O<j&KvzOIe(pITztWKO#V9W1?RK=fKe|vuk_92{C?cZ>jmd|e6!NO
zIp4VrH~-Cf|JE^IVpXjce-jVp)-e1{e8{MN^EvT?KAgmlv|5v%6Hn%RnDCtVVsBXG
zIq^o$qu7+N>lyKAKsU=X;#2P-9i9=d<eZA?-#mOuJagJu_>}n8xM<c>;+>pdarI@j
zr^LgrLY_S#K7P?eeL}pHb1nAH?)8Lt`uVQfPl&I>fB*L{JOFauMc!xP9SaeU)$s%V
zB0ewM5&IYMTF$|kUGv<Z#PeN4R{u$S-?eqvpTv7PAERrW`=8_k_Zh!FCO>Sy_}ydj
zg`Au5PlocCe3D<{`<VPP@`LM-$T##mCI5W&Fyj&V$kL(JBl1((-rz^%D>-MQ>w;Ym
z$!8P)XL(3|`zyWUL-L)RzfnHq@dNVVlzRsskRL5W=R6=^%DEgb#?^d4K23N2r=0wn
zx%g-~`Bu*BNG?h)Cm(;2RIi-;{L9P#{vcn=IUZG%)qjxBOUsA-L4F^!Jnj$jy`1my
z_U)zn;DIXpHr@vxgr=w82QSFEAFnD5_rVi)fBO9%_@Z>dj(gw@IS=ITkK5e?kJRxC
zzXv{<_2|J}@QR!ha$(o(yWp8KYr5S9-+0Y?|1Nk(&JRf+d-M)?X#42Jcfd!jM)$u1
zUXpV~j!ypHZSd4C>-pQ@t7@y(-Ue^Uc_ZJQZh9L$_R|Be+u*ZlzE^L7*XVl-e*1es
z#x3yNfu*f(f$y51sd5XvC+Cyow%l6=9?YCKqYQlb*`>~9;6?iAGPfjs!t>w3lg}^w
z^gH-+c-=+6gE!?olR^L1`yD*`V&MO7YWVch`J3QX`tpKb+ZK<!37#F;y7^7;?am86
zH^IAd{)xxqZ8yNf(b<!4fRE=zw!HyfmUB@u20gqEp4J-<UI$<6f0}b0ye;RYOl(;D
zI(WR|Ma4Dnx!d95Yv6S`N2R=H$~Ex(xdw69!1sL(`fK2QIbY@5>szi;4-7an;VSjP
zpK7bC)C+R%%Cv)jT%n#=V&8v-`eNbP*;lAH<UE#MFKb<)9%&p@QA&Lh5m#JFy&~td
z_%BW=rJku<99K$xGt$+wlzK<bZ%JRc^*8FFmNzH<Mt#(?VVmEmm*iZRzE2-srk?7P
zbm%hm)xi_<E>myGc`sY`eR!FAtX159m#EJM*w0;}UXycRYTO-liF)p8rgDk;u2wa}
zCF(u;GczA%%cPyZQV*8LX8%fkc=OM%ex+WNb7S16y!eHBvSs_@zffQHcz^jX)SGgi
zjPc>8zfg~!xU3i5sDGO<{PdNJ)T?sN%$gIEFH+COU1)ca`u5h%$cxmwa{kQNK>N?s
z!z1Gs{Y-tlaL|CCsh8zknh_UWf2N*p7<9RW`npA*EhW_3a$Ze)w>Blz<2?q6P9LH^
zKY9A`1?qMBRx`(@{D*}XsOP`0)BghX{i7WXE>Q2w`8N9Vm(IfnJWttj9)2Lhd*XTc
z0{UPx_h$Uii1Y9XZ=?S@2fxtdwt5b}LC(YZZ}Px%@DVv(J~;<JQSq_IIrs`WCugwl
zwzKdV6Wperh2NO$*6}QShn$}?F7od)@F5wW96tj;GN<c`Gw>yHuFmrxnx27ANxJWQ
z27aZyX4z@@7W#R^zkFw(aT-46T4?vv@H0Ip*FFtjBj@lWbU%LzKIhoad8goaHgrip
z1>Ym*^K24bNZ^Am`#&m%ADX$Rs2ILT&h42TGO!pvspQfp#qdk&8htT*lbq)>=ZhUD
z;iJa9pLG&`%HZGSBz%>e^YhKyS0~`JChE?efZuB5n|A`fOV0oK;<J_~;KRO42|WQn
z_Gj+n<M3s2F3|9xCCA~@^7{=r4!`zvcjM#mZE{{v;e@hd@Nq5w*nJFsuA<-UWAJry
zj!=2(N5|mv8aO#0gWoG!cj+j6pPVmL@XwT^@PY6Dn0OR^@a32qN8t<Q+@X_!XOF-q
z{`!3V5%|TVYw1Ve8|l~1JfgDV@FVb%&(A&i34U_<^`k$*SIRj>1yxdig3oN&!u%8b
z=D-O-Kf!m>|DE|of4n<vhYxMlX^|a%H0_7McKA{`*XWb!es=iO-{0O=;a5{F`&IZ>
zIq#^=reqa9HoxU3D*UYLb59k%R?b2CdB|=Xd~U~Bs||klo=YDae6O63G~txH4L&&Y
z(6u7?;e-1Nir|ao+@yQwdltbb-+EB52!8oPf43s|W;svkXvU9+;iIF9W*pW$0Ny<h
z!&l2WO9zWx55s3)Z*=t#{C3ulKOTbbmh+cV?L7~{huf2455bQYym31OUrwKW`18#E
zI}gIAr`DK#5Pse8y!S!)b~&$U=@0sY@bS}E-#h?6-(u;W1Mu~7j#Jys$p_%`H>iyc
z!0+F`<8uJMU(R>>qWytF^nldG3k%T)R^A?5h+ZJ)K80>H7NRFi3VyI3eW7BJx*xqk
z&Vx$Xp1L1BVrZMs_oGj&{X29&dWD=5b$aN@edrnI8m!xgzVV*txP9mya(>jM->U6H
z4{1^IYA^ao*smpf(My<9z+9>K-c8$!p3=8Qx4q~qQQhk9MQ@SwrdnLTwg)|CSM2UR
z=ri`5xqHxSn0vq+s#EEW_n_xod}-K&zO!g%`EK+cIiITai50uigF0l4-i<y~tx>Dp
z=tXjFRmV#&ccCZk-FJQ$`jXSe&AZT><UFh4-*wxC9<_M)N4wCc4wks@La&l@uBzAD
zzY{$xEp6dW^sUQ9LwBNgF~5QNS8h{HJJG|g{`Ir~eeCztQw8W{axT`2ZzdI>r*)0(
zT!6mT`}YqD(A(s^tbPN;+e$)@8`@~!kLYtHRTln;UdP-B=4h3@HUEg7x5PQ@NAx{4
z=<glqeax3Y|6AL4(+>2&UdyNLKp*`6YWE%Jg>vpzl{sEJ&=ceTzVie6qG5Q^59p0@
z9#`?yv>(tT4~Dh*0ey1hvFbmdS2EXvIbE^wzimg)Y~#0cJNjn)qq*DBJLUYYlV{?$
zqlczkFl|R4ef|6MZRn-U$zZORd(4(?=&AGjWo<)W4cpjj8+t4AG|*oMbuny1kNv>@
z@O$)GW8>rBqt`NbgE?TGznb(tdhUVeUA{-(?V4Bbd-PuBbD;mWs(x=PdT@S)x)pu6
z+qG3&(TnBWupf&Px1uKx`Q?MH=*wA;+_$1P%Xwn2KQGEhj~+N9Hy?ev<;C=T^lIjU
zFlTJZ@;dqG*?M31eDrO<MYpz~cgy)>cYn&=f*x)kHFgX7_~*3~x1g6ZXN0+A-A;OJ
zK~I1F{hiI|>uuMlo6+0lys{4Y6E>sAJ0I=58GU}<qk5as>zP}EeqV1$`6l%Iu7$@o
zq3;hieY*+0U(Pq{<=k@<9)Py<8*Rb^(6mP2COiOg?pgh5XE)*jXkp&E5f8vH!>o;X
z0OUM0|7*%dJOH_uA~xayXn*t720Q?APFlyXJsa=<Y-zt}10DeL!ciOW0Lb}iZJXEL
zfCu2@R`(5f09Mtw`yCztIajU6m+Qa71JLo&l<)8W>|EdTJ3Ih#-rBi_RldUmuqg1w
zw|D@4a}sY+3J-vs!}iK^!MAt-ZdFhH77sw*c5S}J10d(KeRRtGTRZ^sBk$$m0a$7|
znuiBK&TTvRwIvS^z%8eKd3XR$u5X@)2Y^{FcmV$Jc(Wc4K%I+M*5d*AY+K=aJOFae
z+yCZ_Uylc%U}4wwcmP^&{CGVc06G6H;q~)%cmNJGy|@k!K+X9(*Wm$RCJY_`&z@=P
z@BqyDt>Zd80AYjbt-}K#=f!1z|JPbP00Rb{UyBDIrS6WkcmU)axfhQ|uEhf|<4*gv
zcmUczsJj*q0JCNA0IaF@*BU$kA9Opv1`mM8${lO)05Ed~55V4bqu1a8SX|U`4IY3C
z&12W#0g&_PCZ#@GjR)X)*u~X&0B)4-T8#%l&Z&!@K6W)80L$pEtMLE~9nokt9soJN
z?%JY?Rd@i#92Rf(3J*Zu%Y&=%0LZy^H&#wvg$Ljt=YFg302EF(ufhW$=iPN%<FX15
zK$9=-t;7Rx^UaBscmU)ay!2IbSK<K}ot3&04?wew4lD5hlsV?(^<8FMi3i~Dp%=M$
z0Ny>joQnrQ&dpO6tj@&)(E7#HTs!~?!;^FI0LXcI&1b!ziwB_Thx%MR0H57{xB?G=
zoU=D+TEPlD0DA{5S%C+@tJnAycmU-5y($^aR^S1+ysqjBJOD>7Ij_J2Am{ScAA4#!
z9)O~2+n3`3nB6&NIUWFJ_22>cBfa}_JODEznl8r!kbWs@IUWEx$FF0?{bhInS`Ik9
z3=hD%-aD4z0g&_kva`o8!vheqqvtX_08tO)m*D}BbN`ks@mPijz}xBZQak`|nI%i{
z0LXcO%eJpviU*)U?`cc%01S#4xD*e7oD;b0{D({N0IanKEX4!R=IF~McmU-5!0%q$
zm*4^DR&VnXJOK8w^OoQNV5SfrfaCSMEx`kjvbE_FJODq}e{TsM0A>wo^9IK~UW^Bz
zwBE(VcmT5B>|cxrK+Yi?dVKm~JOJB|4qJ=|;PS<ei}3)+`GkK}k64Tc;O=1O#drWp
z3d<Ma0g!VGS1sDR2oHcIWX&Qx0I55&7vTYr^9+ajCoaMRF!f5KMR)-6_e3tj10d%d
zCa!ywg9qT3?H6<K08BZ1AO{bCoPXF(vF6|bn7nv&4jzEtUv|sE10d%je)aeJId}ku
z&GXH{190r)e-`2akn<8dA3C-W55R)l?F;b$M9yBi5D$Qyqp0K#T8IbW+QD`U@c@+m
z_3=VH0CK*f>pZuGcmSII{pSKa0Jl;vFTevJ=Pu4)x@7?#fZP^23-AC`bDp>W4*;{6
z@BpZL+bqBXaAj-51$Y1~KSnIT10d%#W<UAs8$1AaYnOh52cT@+Pv77Hkn<b&w^;fO
z9)Oicr+$M6pnA8V-{1j|a~+j}CZe_Kwz$#>HNL?EP^**QH+TS;^@IoDW!&xgcmSrh
zIy)Z^z{#Qe=Hmg7b0GKKm^&X2K>vp0=Hmglv8vyEJOFY&WYYSN=i>qB-K^?-JOJiL
zp7Zel$hna}PWycx9)K1DPtU^x@KcYy^Y8%3d6EmK%$tV?;BNl-d3XRC{Lz0N9sp)c
z;Q=_lGHxCo0E1tRd3XT&FZG{?2SCoBtoqyixp)AUEV(!r4?ySu+gv;VaxUf2Pek_(
z;Q{!hN%mYk0M$B;nu`ZO&Z``_x8+<s07cFX=V~5+0afSX0g!VnOS@Oh!2|HupLgfr
z0cf`T=Q)}Oz%k!)R^+xhcmU?ST`>m_z=c0&%)tY|%qu(qbv^pc!2{5)Ub{JX01gam
zJO>YeoQF9lIA{(YfM>Iu=HLO?<MqUf2SCor?9}?S6%Rmt*Fq~EfC=K=VLSkGerB@`
zSyns%N4AW%;sMxi>tn?OAm?hntKP(l2cYZMF;+YPwZyx{cmU+Q%~ogso{a}!^`P6c
z@c@kT|9LhZ06B;A_?jKF@c@`J*UrWR&~EJf*?0ite9rfl51)+(;K`95v+)3QcWyl!
z4}hH8>3X2nY&-xRVnb%*0cdv6eKsBdInOi5{r)UG0M5miX5j%?zvlQXJOFae=d-Ds
zX5j(YHh0-9JOEX{pE(N;fSmu??7bng@Blo_=r#)vK(9M3XW;>mb3t>S)|!O}pvMx^
zEIa^zC3w!l10d&xS|2~0i3ecO)oU~H0Hj?zI};CpoFjT5_{W)e0Af1k&BOyRZuO#>
zcmS9!h6iAO>e!ih01BQBo{0xw(VXrx@c_uVqe0J`%)|q5@QCP)COiONZH}6W2Y^{*
zcmR5DcAkj`;FlvWX7GN}7tim{zyl!Xl!nheGXoF6%;!Zj@Blm;Sug_+fSg}?W$m&V
zcmTS8Wu1Ws;8y758F&DgX@&<N>~``DJOJl!cb<U<VA;!-Gw=Y&d8hrm*PVd}V8q7g
z8F&B|x(3a_10d(1e)R73bUXmtSNt^{4?z1bZcoPpz-%-;0B<gznvMs+x2R}39)Q;S
zc236wAm^rjA-Wgg0q_W3FdYxTo1WRz@c_tqs#Bv!OveM@m)CDP9)QvYU8ds!kaJeU
z7B`=c2Vh0t2Gj8Xd=+17IvxNye|7$+0n_mS_;+%jjt8K0>YHpl0L)~=1MpeE{cJn{
z_a<D+#shHaSxGh?0A{t}0r<A+;cPqrS-<Se#sjc>)s}2L0CJ9Nm4QpL@c^_LG$$Jm
zKxsy1HXZ;u-_`Z{h-^Fno9Yb6#sjc<eo{6b06F*d%-k=t@c=xp*(@6mz_iPvJDl(U
z$a%15Mn`Ak0a(~0BpVNat(#vq9soHfHhJFLEIa_e9r-&84?vOcqbxiCa(?Ws8&|UM
z07MV`ISUWKr8mV{cmU*F*^NUBv+w}?)TAH_4?vIi^0V*&$a%B>#pGt;0q|*)lZ6Lh
z)ii4s9soIqwn?>#S$F_CEE<!A2jITwK8FWD&Zo`q+$#$Yz%Pa_S$F`fx7ual0g!WR
zbBf}#@BrK|{xk~@K=B{3S$F^%hyDLN+s4V&v+w|%J`j<G2jFqdDp_~{<eb~`rk+`N
z0FK^q&cXxm$@;ez?R{6r{M&1ZPc3)=jIAD8@BrLSylcS&Am`$CT3>3x1Muw5MGGE)
zdd<#R@BqkpxzlSMvETt%bMUYQ4?x%c`z?3?<Q&~?54KzI0JJ`{#exT5p8Y!u9soIC
z_szXr3m$+Esw}nO0dVfQ(1Hg*&fVP<G0TDnVC?EF3m$++b*EbJ0LXc~SH2l*!2^)k
zE6sujAiY_t1rLCn(`#=$$btvpVb^2}9)P1Wdt2}T$oaj~qq|!00F0Q|$$|&K#jAq_
z4*)a$@Bk#VXl20z@bb;);^&&{yPYyy@BqkpzxCHQvETvNzU5O39)RmdKepfjkaK{0
ze_GFi2jGVVA6oDL>=EzY;{lNKf&cJ&-+~7qaA!3O9)ODB(H1-aa&GX0&<G12fPekM
zEO-Fa5R*mo0669ePZ|_t!2>Wl-)O-D5Ty&S-~o_xhPOZTwcr7mKh?*A2cT9BZwnp(
zIe$23yWWBapzi_?3m$;->FyRh0CFyI{qJ2ZcmSSWb+O<9NUiE(!2=-Y6|cVIWWfW_
zexQ>D4?xjNodpkooMZe;lFot$U{Woe1rNYYPn`u10NwxifBYQ}0AI%g!1v<;kaLgu
zJUjq=J{|ymA07ZX51H%11Hkp+0pNP^0LVGX+z%cA?hg+D_lpNW&QIof-~r(I-~r%y
z;Q^3ym3f|c0C>K50C?Vb0OY)7)&ma!>w^b?^}+)n=P<LLcmP;mJOHdW9soI?nf)+V
zcmUWRcmUWhcmU+wX7&>v0QMIi0QMUm06EW@{fGyE{fP&F{fY;G{fh^H{fq~I{f!5J
z{f-Af&VS}S-~r%#-~r&g-~o_xp*c@@061TG061@W0OY)A&LbWG&L<uK&MO`OIY*lF
zj0b@8jR%19jt4-_mnI(I0U$o$0U%!B0g!X2i6?jfh%a~mh&Oluh(CA$h(~w;h);L`
zh*x+3<eX~a86E)Q8y*1S9UcHVznXZ62Y~p92Y`5q2SCoXCZ6H}Aim-OAl~8uApYV3
zARglZAU@*(AYS7EAb#TkAfDp^Aim=PAl~Bvkn^$02Y3L;4|o8`7kB{V+-&j*9su$S
z9su$U9soH{n|y=^fc%69fP94qK+f4FpWy)@zu^HO-{Ap}^S8-|cmT+ccmT+kcmU*F
zZt^J}0P-sy0P-y!06DLle2fQx{EP>He2oV{&haLn;{hPQ;{hPw;{lNKy}<)`0Kf-$
z0Kf})0OZ_n@B|(J@C6<K@CF_L@CP0M@CY6N@ChCO@CqIP@CzOQ@C+UR@C_aS@D3gT
zIX@gcga-h8ga-h;ga<&*6$ek@0RUg&0RV5|0g&^?!DDy;z-M>>z-xE_<Q#JF93BAh
z9UcJi9v%SjA07bkARYklAsztmA|3$nBOU<oBpv|pB_06qCLRDe&m2682LODE2LQaf
zT6h4!uXq5!vv>f&w|D@+yLbTP{B!Uy9suw$9suw%9soHP9XyQ(0DO%H0KAO{0Q`*y
z06dNd0DO)I0KAR|K+aJI&*K3A-{S!Q@8bag|KkCm9>4=YeSimmdI1lBoV!jvfd_#4
z0uKQ71|9%8kDYo14*>NE9sueUJOFY|JM|160O}h&0Mt8p0Ob63>LEM;)JJ##sF&~n
z$hq#+Q+NQVukZj+Z{Y!u^WLe)@BmPs;Q^pt!vi4az*EoR0ieFa13<lp2SCn;ryj%u
zKz)b@fO-)RfSemoJ&6Z^`VtQS^(Gzw>Q6iX)T4L+s88_#P_N<vkaOm#XYl|~-{JwF
z-o*nT=g(6Q;{l*P#sfgTj0b@F84m#UG#&uzYdiqd+nNW!F|VF_91j5XIUWG&bvyvn
z?|1;H=kWkg-{S$G-p2zV=i9>v-~oUizyknZfCoU%y>B7-1kD2=_ys%w@C|qX;2-b+
zz(?Q#fS<qv0AGOz0R93G0DJ}>0Qe0&0Pr1n0N_9H0KkXf0e~OD0{~xw2LS#A4*+}$
z9su|iJOJ=5cmUvE@BqNa-~oW2!2<wag9iZq1`hyy4jusb9XtT=J$L}%fA9dn2jKyL
zAHo9wUxWt${s<2Md=ef2_$535@J)CC;GggSz(;8w0Kre;0f4W<0|0-82LL_`4*>iY
z9su|*JOJ=tcmUwT@BqM%;Q@dz!vg?+h6eyX4G#eP8Xf@nHar0EZ+HOU<M05$&*1@p
zufqcXe}@MEJ`WE7{2m?v_&z)U@PBv!-~;ghzz^a9fG@-Y0Dp)F06q~90Q@2z0Qg2c
z0Pv4^0N^9>0KiY;0f4W>0|0-C2LL`34*>io9su}GJOJ>YcmUu-@c_V&;sJm!#RC9;
ziU$Bb6%PRXDjop%Ry+XkuXq69WAOmM&*A}quf+oZe~SkIJ{J!F{4O2<_+C5!@V|Hf
z;Dhl1zz^dAfG@@a0Dp`J06rNH0Q@o@05`!m;{kww#sdH!jRydJ8V>+`^)2B6fWO8A
z0H2Kq0Dc<}0DLzd0Qhe_0Px{>0N}^*0Kk{y0f0Zp0|1|n2LOH@4*+~S9su}vJOJ?V
zcmUw%@c_Wr;{kxb#{&SLj|TvL9}fV0KOO-1e>?!_0eAq=2k-!(7vKRvKfnWko`44c
zeE|;udIKH+^anfu=n;4T&?oQ!pjY4lK)=8PfS!Q|0DS`w0D1==0Q3($0O%oj0MJM9
z0HBxP0YE>&1Av}_2LOEq4*+@#9su+gJOJo1cmU96@BpCK-~m9t!2^Jvg9iY82M+*x
z4;}#YA3Ol)L3jYrhwuQP7vTXwKf(imo`eSgeF+Z$dJ`T1^d~$3=uvn8(5LVKpjY7m
zK)=ERfS!d10DTJ&0D2c50Q4_B0O(<O0MN(q0HBxQ0YE>)1Av}}2LOEy4*+@_9su+=
zJOJo%cmUAn@BpCK;Q>Iu!vlbxhX(+C4-Wu(A07boKRf{Ffp`GW2k`))7vcdxKg0uo
zo`?qkeGv};dLteH^hZ1Z=#h8;&?oT#pjYAnK)=KTfS!p50DTh=0D31L0Q65h0O+B3
z0MJMA0HBxR0YE>+1Av~22LOE)4*+^A9su-LJOJpicmU96@c^LL;sHRv#RGtziw6LG
z7Y_h>FCGB&UpxTl!FT}Bhw%WQ7vljyKgI)qo{R?oeHjk`dNUpX^k+N(=+Srp(5LYL
zpjYDoK)=QVfS!#90DT(|0D3nb0Q7G>0O;X(0MN(r0HBxS0YE>;1Av~62LOE?4*+^Q
z9su-rJOJqNcmUAn@c^LL;{iaw#{+<#j|TvK9}fU}KOO+|fBxgo{2O26d-z^{hM(m#
zw9gWs$!GIB_+9)?emB>^wQx;b8`sFSa?M;j_rSeyPuv^#$h~sU+&j;JXTdY!+3<{b
zRy;GF9nX+w$us5I@{D=bJae8sYrtBtCaeu>#9Fattev)oVl7!y)|NG9tyy!{o;|=`
zU{A0&*dy!}_6&Q6J;YvOPqDYyW9&8d9D9#F$X;YmvNzeI>{a$GdzU@TUS?0Tx7p+D
zb@n`apEJN&;7o8fI3t`D&J1UVGsIcqOmVh2W1Kb49A}R+$XVn}ayB`moK?;&XO}a~
zS>{Z0wmIXRb<R9zpBO+aASMtSh!MmJVg|8;7(y%|rVv|*F~k~T4zY(AL@XjE5u1on
z#42JIv5Oc+EF-27+lX<*I$|ENj~GZSBqkCYiIK!gVkWVZ7)mT9rV?9;vBX+pF0q#w
zOe`iQ6Pt<A#A;$Tv6~o9EGMQD+lleSdSX7YpBz9gASaL;$PwfUat67B96~N3r;uC7
zG2|L@4!MUML@pvHk(<a-<SKF&xr-b|E+eOr+sJX`I&vPlj~qxYBqx#^$&utrawfTx
z97--Fr;=OAvE*8EF1eQ+OfDuTlbgxW<Z5y@xtknLE+?mx+sX0ddU8IwU-JM6EC40|
z8-NkO3Sb7X0~i7<0j2<3fHA-tU=FYc7z8W=CIOp(QNSu-7O)E#1}p=n0o#Caz&c<a
zun!mrECeP38-bC)N?<0i6Br6CrFj4ZwgO{;wZL3pFEAKb3`_<#1EYb}z-(YQFdSG8
zOb50D<AL?Sd|*E?AXpGg2sQ*Gf)&AxU`H?{SQ1PLwgh8>HNl)<PcSH06if;>1*3vh
z!K`3cFf3RWObfOJ<AQa;ykK82FjyE&3^oQMgO$O|U}rEiSQ<<XwgzK^wZYtAZ!kDm
z983;22cv`4!R%mnFg#cuOb@mP<Ae3V{9u1-0BQkh0%`+l1Zo9p25JXt2x<vx3Tg{#
z3~CK(4r&i-5NZ)>5^57_6lxV}7HSu27-|`68fqJA9BLhE9%>(IAZj6MB5EUQBx)sU
zCTb^YC~7HcDrze{0MuI4T-09FVANvNWYlKVXw+)dY}9VlaMW_tbkug#c+`5-eAIr_
zfYgH2gw%%Ah}4SIjMR?QkkpdYl+>2gnADoooYbDwpwyz&q|~O=sMM;|tkka5u+*~D
zwA8lLxYWATywtwbz|_Lj#MH*r$kfWz%+$`*(A3h@)YR70*wot8+|=IG;MC&O<kaSP
z0I1ce+41jF!&A#s(^K11<5TNX^W*=A1Aq&F6M!3lBY-P_Gk`mQLx4+wQ-E85V}NUb
zbKw00JOFSJa1wA6a1?MAa29YEa2RkIa2jwMa2#+Qa2~w>00#mW0w)4D0!IQ@0%yYe
z6L2VSDR3%qD{w4uEpRSyFK{q$F>o?)GjKF;HE=e(zX68>mjkB*w*$um*8}In`yX&X
za6xcFa6@oJa7A!Nygvem1eXM-1h)jo1lI)T#QP_3P;gOjQgBmnRB%;rR=mFghXt1f
zrv<kK#|75~=f(RkaA0s@aAI&{aAa_0aAv$e1BV8e2B!wM2FC{12It26H*j!pad2{Q
zb8vKUb#QjPzXOK{mj|Z@w+F`u*9YeZ_Xh_E7YHW^HwZ@vR|sdw`$KSuaEWk=aEow^
zaE)+|aF1}1aFH4(DY!{EO1MfmOWt3C!-UI((}dfE<Am#k^W^;}I8eAyI8nG!I8wM$
zI8(S&I8?Y)I90e+I99k;I9J}kf`f&Ng_DJwg`<V5g|mgbg~Nr*h0}%Gh2w?mh4Y2`
zg#(5Qh7*Pxh9ib6hBM~<F*sznWH@EGWjJQIW;kcwKZApYi-wbin}(x?tA?}Y{WUmj
zxNJCWxNSIYxNbOa-hYDwhYN=jhZ~0@hbxCOhdYNuhf9Z3hg*kZhiiv(hkJ*Ehl_`k
zhnt6^hpUIP=lwl6e7Jl#eYkx%ez<-(f8PH?13(Kv6F?h4BS0%aGvNI}Gz7E+GzGK;
zGzPQ=GzZ>4M1w$!K$Ae5K%+pbK(pZeMKlbw3^Wb24Kxn44m1zme?$X83qcb>8$lyM
zD?u~i{Yf+wv=lTIv=uZKv=%fM-oHeHL5o3?L7PFNL90Qt;r&fC9JCxX9kd-Z9<&}b
zAKw2&140YZG$El4p%I}Kp&6kap&_9qp(&v)p)sK~p*f*Fp+RX{l+dKmrqHO+s?e->
ze-#Z2EelNxZ3~SHtqaYI_g~S#(8AEf(8kcn(8|!vcz+fR4J{2#4Q&mL4Xq8$4ebpL
z4lNE%4s8yN4y_K&j`w%b@X+$m^w9Ru_|W>${CNKt4G=95O%QDmjS#I6&5-wp(GbxR
z(G<}Z(HPMh(HwdI7!49F5=|0q5{(kA63vqLm(eiMGSM{AHqkiII?+6N{}~MwEfh@@
zZ4`|ZtrX1^?Gz0aEfq}_Z553btrg9c_pi}l(PGhL(Pq(T(Q46bd4C%X7cCb}7i|}f
z7p)h~m-oNXfYE}{gwcl4h|!ACjCp??4H+#NO&M(&jTx;O&6)Sl(V)?y(WKF)(Wud?
z(X4rY9Ss{T8%-N+8;u*S8_k>d-_gL)!qLRh#?i>p%F)bue;y4TEgelAZ5@prtsTvs
z_wUi*(c;nM(dN<U(dyCcd4C@bA1xnEA8j9vAFUtFU#DB_RKsPTYl8a~j}e}4yyp8v
z_-*rV5>RaHD!P)73VCIk9_ACVBr>e(`sf<fwp5RKKfh+Jn2oioez5YxfRAR^dmB5d
z!S4+_d~&eS`*Ghi{<}%{W`)f|l(FXXpVj<)@)zg6jBGVLVNdHfZOrYm+S@z4>G*M{
zVPCE8e7eiau2J1TPa4!CyXV?odwLi5`K|BWevgx%^?yF#$-oDLZVoOPQZ#f+%KTxY
zhPNG2BlT74>5(f&^&4G1?M~XdF<rmbr|(No9_u!4^SBn{uZ&Nf@Mgly46liEC%R9X
zI_b%zK9f&Ot}|uMl)F=!Or1OR^3<ql$<x+OyFAS+GcI#L=IqQZnMX3OWIoJ%nfWgB
zf8xKF;?Gyazikm;8z8>NEAz7W{^V&<(=LmjZ!-0+_^dipPE77I`HA>^_epandQF^}
z@n%Bmge&7)jNd%YZCvu$ed+r2u3xVkb0@8OTEEdNMx7q{Dz!#x+YzIN&mXoWrD$l$
zkeh=a40<x~`G9BrA1B}K_gmlMK6`qv?UmhgP>;`(qPoBAdb-Q%&cnX?xYL`C_6}L?
z&F$W_+0%M>LS(CRUrzp_=I7@>8*2_x3Y&Lt_IHzS8owWRuu+Fkes4Ic!Q0r`^#VRx
z`C-)$HrB2clV3CD{VmmNR9hb%R&`0FPsH@FSEf-Rw}ZO|6&srbZ1a!soA2|+YlP<&
zj|BI9t~Fd1JLz<z-d%s&=8c#`QL*f$+dpIfzWc1}(-VKi{kiQ?)WgN)9)C=|_u|gT
z+xN@*|9<^OkL#sZldfF(t@q_yzYhK7$<Gr@TrVs>_ukoEr(2%7b~62h@A0ii6OKHv
z&sQ7Rt{$FwsNumoh0FK1+vm2|zB_Z5d8b>!*&Qo>7`(mFHm~n*=ND~Rvw7O4fg9Ux
zi2JVgw-I?k>;2dHtqoWcvbx%;*p;8>_E<4?`Ql}JmtJ4uv82)BVT-=axv?;E;eZ9(
zzNwhsW`5qhH*<T=wauwDXQ|cAI(hcXS>tEDo;iJHz|0LZn#{O7eZusJ=_j(sXV=NT
zot2k0Fsn}1OG~k3on@k>hb7)p%TmSSWpTFX#D8Am&$YzA^$=fMC%)&UrH=UiysX<<
zb;Qq~$c_-7b$NP|85?E<h|hmLbNsBAvnJ1Wvo5vPnq!;ObMBkDdGp%Lub98>n*j?V
z7v5O-ZO*VojTU<>xxQrY(#6ZhF7L78^W4~#)mDY94p`&2)_+~l`iQ*R-^P8{Zo|Nh
z(>ATyT(sqOzSsASwhi9C;)k<4+zQM)Gk4i{yX|eaZ~6W^g$)nRJaqMN1KWJ{fj!~K
z)}y}1(@$JG+49t`)9;;Ke9ra4#F8gJ5B=rVue~o{`7P;6=~aQpZuI~Ce%Z*|FYZje
z=kdql@~DT~9>x86;;*hx?>-y*x7$C<Ue>B8eAVX7^|zzm;r-$NqD3DOdXdo2gq|q$
zRiQTv{axr0bN5KNAH8ZWh<-Pt4aG+K?tCdC1pR;LAyiX%5b0$^KP3E=^kt&AQ>O5S
z_7(opS)xxBy{=}8UhVYUqHh<yzvv%E4>J0g(F?7+=%*GGeXtRpZhFJvEvHA_<_3k$
z3tNXM^xGR8b^bFv|MU)||KJ~wBU%j>??BK?F*o&1n-`*=FMT05m8%`-Ps#f&^vQf$
zXLaYc;$0nje!l)IvOB#;b4Bk|`k!_QSlg>CdQa~uYftu>E8Yj=owC@t$H|KBS%2P-
z%W3drAn)n@^5(|i=&TDviu{X)X06+tl3HW_u#LGRhfjRoW<+xB8mVtTew7;JdwS&B
zt;<L467RLH67R;+U+?0F>&DFdu<O?)M?KPiezZ58cb4h<c46kGam|1HZ2X+oSH@rK
zkUC+`f!7m)#QW%Vw|Y+8S$*zAdVBS9n>wlbz$cT|x%8QwbNl#Y`c>U*J7>zS^LM7u
z`^nsI?$m`tE>C^9Byt+PDBgBmJMDz%Npx(HXXeZ9ahc5cphw7_Mq4tMcRiB1K=iw@
zpLvj({ocz=dbcnGhX3X7{5xOg`}lr-j-Tgq_&h$B&*%5>`}n>5ey)S-;kvj!u9NHK
zy19PtgZtsWxIgYwyI*nN+&|BO=fQK~`S6^0UOYFRAJ38J$#doT@|=0zJa?Wy>%e-j
zF02ph#CoxAtRL&hda|ypFYC;Dv+k@v`+)txzF>c_PuMT)8}<+Ti2cOAVt=vE*l+AR
z_8<F@{m8y#f3i>6uk2g)FZ-DN%)VxSv(MS@?0fb<=YaFTx!`<oPB<@|8_o~si1Wm`
z;(T$=IB%Rg&L8KH^T@g6d~!}Xubf-XFXx!^%(>=#bIv*MoO{kcI07uPLExDg0uv1o
zxN5(^W^V+(`%Yj)aONd}Rl&Pp=8gh)gWanM{C`Z;5Y!>dMJ*F9>Y<sUrn)QYvZkW8
zqdug@q)sgrwJ!B?u&B9Pin^WJf1ThDb_))ovEVT#3N8db1x^ND=e*#CS_^(DM{rc|
zTySM~1m6Z{cSi7j1%f*qBlt%+OnA_9f=h*u)$}~U3&Sn%7W{Oo;J6nHo*b?nzWyV@
z`J)?b7uo~*1^NdX20FwHp(UUPqzg_TULJ0}i{QuMxUUMHx~|}w;fvvXGX-x8_u5-%
zsBoZpg2#l5d@T4xI6-(lxH<T>j|4{s&jnWn-vnoLNbo-O1$P7g0*CUx;6dOr;3MD^
zItpH(v#9MiiTeD8sIjS&sdbH_UZv)wZVVE&AN3nG7<JT0Q46_>dZvk}NvJER4aNw3
z4@L)P4;NS&ybETXCUECwfgQ#2YyZpN`FFm~_woJw96!(J@OgYLpU>~%_wjrA{agpv
z!*y|eTqoDdb#wjP2lvB$aev&WcE94jxqqGm&x7Z}^Wi!1ym)RrKc1t;lZxlc^W{17
zym{_Cf7XHZU|m=r)`|6E-B>@?k@aL<Szp$f^=92!e@({{`+<GI{$QW5U)VS7ANCRZ
zshQYU>@W5i`;C3a{$n4qAK91ePxdMMm3_<pWgoMj+1KoE_Bs2Veb4^q9B>{u7n~2y
z3Fn1#!};MHah^C=oG;E9=Z$m6`QsdN9yynsPtGalm2=Da<s5UKIoF(T&N=6ubI<t~
zTR`FeAA6Un%<(_fG~i99lH=F9+5H!p%Dz*}n|=N`Qz`H|)vWfdOyxl9H_dW?$y7c(
zTBZ5IqnV0FS-s}|J2RDfZxWiD)?_LvK?9m^n~|xE{a|wQlfyF=ujskWM|Q|m+_o-n
zzP4VbGCy`h^CZ7a#j@|m=4&5LQ;s${+<fG*X-cD_;^wDTPg4#wztp@SZJP4Y;aknC
ze?CnaANN=D8iCW4^j)u;?<||DI4^UFKf7(JGV6k8{MfNmmHm1{{PreOmFeax@#*iT
zC^yGP#Gg{9DEqcmi!YcqMR|KOCO)R=6y-ZZz4-e7OjdHupTwWrK3Tais%iY&{*#qY
zSAQ073!1DPIo>M1%JE4`@?Y)aozo{NPQhK`XGBd>Ry6JzzxL!rC9rpLe1}mJl_67x
z#OE3(Dw(TN<0tRQP&)1VI=-TFhH~~oM!ezK1m)KKY4OMBO;GGpv*SZ*Oi<3xni=nL
zaJ;f)fi-?b`|*m$vU%|*ZjMu`ty&PjV&pjG#@a>k-mk|h_4Ag-SDP_b3Hf$K{0;B1
z%B;Lq@yeofC1c&%_*Oyb%Dq*2@fAzIR*o;*5dT%+*NSoB=J@Ul$0)~UZH?D^j!}M{
zvORu?B~58E=EwN-e?}`$2JVWFO&P5`?y@(2UFj&L&KHI8ww9xmy!waYm+Ts;w28FE
zM@EcPqC9?z?>jwJ34U@kKB;_!Qv1@0c%QZ-l+FiE#ZTTgT$#7}Z2T6_;mYaB7vdKU
z9;SHqycpk1O;J8;bSXZ+N{TYVP#Rx4VyI#%zZ!qmHbj|dyAf~oAEI<zTo&)$cd+t$
z;GOs$-w#s8HM}36{$ilAU-uxsXS0FIp)-%-4cP;fiA(>A&pqB>dD!z={B!sIibvHK
z@$a=vR?d{Y6bxBErEcD<csE;LrB<J}@wS(JlwBeJix=;5D0lzRDJT2)R(7^<R>GF{
zQkt)EQ4){!RA#(zRfa$Bp=7spSB6LRP#S&fp>$42Qda+?S8AqpSAIzFQtmD5ri@tS
ztt>gvRVjJsqtw6FMY-D8PdWO!vod40ztY;&SvmKMK{?UzE2SXHs5EciNvV?(sQfr6
zQE6Ndq*R^MQMvLmSjqXOgW}OFL~&l<Ua@DIl!-gqDY_$}O2whJ$_eLiCG%t(#ivDt
zV*I(a@^faSvb!`vF&>Um2H$L@oOxMQsdKxf@~Yl@ip$+Em6b!QDgWI0LfN{ux}v-N
zx$^$S8cOY(Efg=eno3&fXG*t5wUnzRX2oqtj5743q69Ckt%M(rSF-JOlvg{ND{UTq
zpt$5UQ-%fARhlkrs@!b)k+N}06J=BXdP<9w#>%0Yu}YP%;*`kz`bzaCpDL${8z`yK
zjg-TGG*td}{Y3kZKl5*Vjql-m`5Ate&)~E8Og@|6!SCXC^1HbPu7zvj+PFrpm22kO
zxd-lrd*a@>NA8t-=H7V*JPV!)&xU8jv*MZY?0AMeOP(pumS@bf=9%;CSp(LBHDPU7
zBi4#FW9?W&){-@4ZCPX1nl)$b*#qna_5^!_J;GjL&#-scL+mB?l(x6T9%HYu=h%Df
zLG~hhlD)|uWv{Yl*}Lpv_A+~#z0DqHue0ab`<wyJ0%wA=!5QJKaAr6=oFUE<XNt4M
z8RM*R<~VztLCzv)lC#Mf<*agMIlG);&N643v&|XjtaIi$`@{fZ0WpEtK#U+(5HpA!
z#1LW$F@@Mdj3L$#bBH~}AYu_QiP%JpB32Qzh+V`mVi_@w*hY*a))DiFeZ)XwAu*BI
zNQ@*_5;KXN#86@>F_qX#j3w3*bBVpgU}7;bnb=H>CRP)(iQU9-VmUFL*iMWm))VuI
z{p0|00Xc!(K#m|+kTb{~<PdTRIfdLpjv?2ObI3j9AaW5oiQGhvB3F^K$X(<xav3>|
z+(wQg*OBwcedIuLAvuxUNRA{|k~7Jj<WO=cIhEW>jwRQcM9wAml7q>`<YaO)IhtHe
z&L(%0!^!33baFd6o?K7PC-;K^#NQ9`ck%VZd|iD1VZLAd{9%4xeBNO`Pkeq6pD%u2
z5x-CT{vv+AxSk@eM_gYK*C(#Gi0c*CU&Qr``zhjn#Qha<f8u_NxL<MqMclu59z{G4
z@qCJSKH_;5@w~+IE8_Wy=V{}4isx(N`HJUl<9UncZ{zuk^{}xXVts6^k614o>m}CD
z#`=l%w6UIIeQm6-SZ^EaE!N-0`iuQwV?T)fVPk)Y{bFOki2Y+@|A_r$V?T-gWn+Jd
z{bpmoiT!6||B3x*V?T=hX=8ti{c2;siv4S2|BC%=V?T@iZDW6n{cdBwi~Vn7|BLfr
z<2;D-VdH#=^J3$?i1TCP{D|{p<2;G;W#fE_^Je3`iSuXU{E72u<2;J<Y2$o~^J?R~
zit}sZ{EG8z<2;M=ZR324^KRq3i}P>e{EK*CBOZwOU?V<=cwr-6i1=Y6eu#KtBc6!(
zVk5qYcw-~pi1=e8{)l*FBOZzPWFtO_cx5AAiTGtBeu;QyBc6%)W+T3dcxNNtiTGzD
z{)u>KBOZ$QXd^y~cxfYEiuh?Geu{W%Bc6)*suEvCyj6*}BL1qxUlEU0;<1R&Di}b-
zYn6B{;<rlt7V%sqo{RXd65mC<SBdu`{;R})kq=bzfyfUk`9b6hm3$%chf4ks`9vk3
zi2S0GUqrr9$u}bZsN^4!k5uxJ$WJQyN#rY)d?oUiO8yf0OeLR*{HBuMM7~qWcOw6(
z<Uf%QRq~<8k1F|5<V%%&De|XE{uKFCC7+7?s*+ztzE#P$BLAx7Uy+Yh^0COzD*0LD
zYn6O0^0!L<7WrHypNssilHWzXSIPGx|EpjC@n;nbAik!80mS#JU;y#6Di}a~mI?+C
zpRIxc#P3qU0OEJ6U;uF~Di}aqn+gUH*Q$a6#I>tn0C6uW7(m>c3I-7Os)7N;y{ljV
z@hns@fOs}47(hHL6$~JroeBmJ&r$^gh-a&U0mQRb!2sgft6%`J7AhD(tc?l=5NoA^
z0mRy=U;wd}Di}bltqKMZYpsF-#M-N10I?TTFo4(_Di}cQ6%`C1_Kpe$5PM10Fu?O3
zDi}cQH5CjX_MQp`5PMMt1Bkt;f&s){Rlxva@2X$`v6odafY{qA7(ncG6$~Kuz6u5q
zXF&x6h_j)B0mNBR!2sgys9*qbmQ*l+I9n<hK%6xd3?R;)3I-5oQ3V5tv#Ejs#939r
z0OIVbU;uHJRWN`!+bS49oOKlpAkMxD1`x481p|oKpn?HJtWd!KB6g@?01-=6Fo1|H
zDi}b-8Wjv6Vvh<25V1%F1Blq9f&oOVQo#TscBx<h5zACCfQW4>7(m226$~I^p9%&L
zu}}pAh}fuV^-=rrDi}b-P8AFwVyOxS5V2JS1Bh6wf&oPARlxuv7OP+Y5t~&ofQZ#9
z7(m2s6$~I^xe5jlv0ViNh*+<J0YvOq!2lu`s9*q*8&oiW$Q3FWK;#Y;3?Ooe3I-6l
zMFj(hT%&>kMD9_+03sKuU;vSuR4{<ZRVo-j<SrEqAaa=s1`xST1p|m&r-A`Q?o+`4
zA{VM)0FfJ2tv;@ose%DS?o`15BA2RQ0Fhf&Fo4LlDi}cIUKI==a<K{q5V=_e1BhI$
zf&oPCR>1%wm#bg^k=s=;fXMYK7(nEH6$Ie;`yt2I$^Cpkxu2gW_w#v&9iLC`=l7BO
z`TgX6u7}*u^^yCzUUEOzPwwY_$o<?Oxu5$b_jCW`ex3)ppXWpF=XsI)d45HX=SlA8
z`I7s2-sFCsKe?avAosIA<bKwR+|T-v`&mzNKkG~GXT8b&tUtM*{Xp(#e~|mxFXVpq
z54oTHMDAyQk^9+i<bL)axu5+=?q`3J``NGLe)cc9pZ!ekXMdCX+3)0j_CL9w^FZ$B
ze31J&FXVpC54oT7MDFK&k^4Ds<bKW{xu5e$?&o}x`#G=Ve$FqspYu%a=X{g<Iq&3t
z&Of=IctGwaK9Ku~7vz582f3ekLhdKNko$=@<bL80xu1AM?k7Hx`-xZNe&QFopLj;@
zC%%#UiFf3F;vc!6cu4LiK9c*1m*jrpC%K<^YIDR_azF8w+)w-^_Y;rF{lsT-Kk=H}
zPy8nL6VJ*0#CLK(@t)jI{3rL556J!G2Xa68g4|F3Aor6`$o=FOazFWo+)w@?_mhvv
z{p2TdKlzH>PyQnJlh4Tg<Tr9Z`HtLA{v-F356S)HM{+;;lH5=JB=?g~$^GP4azFW&
z+)w@`_mhvw{p4qIKlz&6PyQzNlh4Wh<acsE`JUXb{pY{~+Sm9V2VT&Amd|kD3GK7_
z9S*#q{cf(ofk(7!;~E`!MZ0$H!GUMAd*dD*ct^W;o`C}oY0rjd<iJbXv*Q^$@Ras!
zdBzUBr9FGrz=6lKwPB4McuiY7*3g0Hw6$f89e7V$d-i|>4{CdZJ>tNN+TLLgIq>BF
z?=7*%9C%aPd+b369wqmKPqn?uo^{|?Z7;K@9r#w;>+E?4{?*O`XTpJxwX?#Rao}g|
zEODkB_*y$_oH+;n*3Kel(t*#lv&xxu;CJmTbEX~mUOVfYc?bU2VgWJ1Q6Ffrf|%i`
zAGBCPOmWl~TC5@FIO-2A77>#i^@$d%h*^&MMT=#`G)H}-#X4f1qyEuiAu-WWA8E0Y
znCYmWv{*_^b<|f{tR?0;>Mt!86O$eFnHH;w*^c^6i{-?0M}4QodSbq#{?l>+Il)mM
zYPo`(;iw<ATtZH9)R$VWA?G;iPc0XblN|Laxu1Gf%U$F!M?I_MHgcS!-qms+InYrL
zYq^me>8O{r+(`~~)YDpSCC57IZ7uhbgB|raxu5!6%hlv;NByqla&o%J{nYp5e(HU4
zzXc57-~%*lz}FpofrcHx01iGu!xnr#SOW~;;2$(B0tRsK6B<?l1335#4a<N59Q=lc
zb-(}){zJn;U;qa{qG2U4fP+8LuoTY|Yy}2z@GTnl0s}bs7!8|&0UUgdhTXsb4n9Z2
zc3=Pp-=kqaFo1&((y$>Iz`+-3*bxli;FC0L2?lWRO&azD133674V!`i9DJ3AUBLhj
zK1;*4U;qc-rD0z%fP)XyurV0G!Ix>+84Tdy(===i25|6g8ukVQIQTdXn}Y!ye4U2f
z!2k|EPs8?L00-ZvVSg}ygAded12BMtFVt!WFo1(k)M^VbfP-(;Y7Z~~wFvQu+5`;X
z;48J-1q|TeGqu_V4B+59wb};^;NU~G+6WBb;7hgI2@K%iQ?=TP_)4t>25|7NS}g_!
zaPYJLU#kfW;NWkyS`G~0;CHoJ4-DYof3;c=4B+60wOSDj;NXw7S`rN4;Fq;p6Aa+s
zpS4;P4B+6WwOSPnK<!HYqLu{%IQVU?)&&DN_;0Ni1_L<wajjMc1336|t(FD@IQVs~
z)&>JO_;;-q2Lm|xd979l13375t(FG^IQV_7)&~PP_<xNH00Y1cfDhmbzyNRu;0L$_
zFaX>F_yVp03;_24{(y@B1HesyPv9!R0B{%J7q|>C0Ne)n2Cf4P0QUj@feQfxz>R>9
z;7Y&%;@K(SC%6<a0Ne`r3a$kV0QUm^f{OtIz|DZq;A+4Ca5vyLxEwG5+z$8-t_KVN
z_XGZe3jzbc4S^5giogJHN8m@eBn<=nzrLh#O<(}HC-5g+6c|A4O^u_1s{*gWU4a4M
zvcR)&TVMdVF7Phg7Z?C83_J`s1_ppD124m!fdSysz|(MRU;uH}6!13O8yEmC4m=Jw
z2L^zv1Fyr~fdSz1!1Hi>U;wy2@IKrh7yvGidH`+^3;<V1y#RLz27pVXo`72f1Hd&>
zZ@@i*0pKF3N8l#G0C1JmD{z-!0Ju!*8MsX_09+^a4%{ag04|hz2yRrXkN#gTrG8St
z0C1_)Q*f(b0Jv7_Ex1=O09-8f7~Cuv0IrsL4ek~U0GCTW2e%6bfa|5+6R}?b1Hc7S
z55f(D0pN<M7vYY<0C36FlW@ym0JvuAO}J+;09-WnDBLs{K;$Zovxd8-eigY)0RzBo
zQ{TdMg8|^asej?Z!2odMT7CTgdb!4(Q$NF{g8|^ysjo$@Rlopn@6_LL@n8Uvn>CIe
zuAX`w?j8&va=$`7FLJxa@r&HAasF`s)c=m>03XDDh<BU|#StGkBMSe<*Z3Yd6MlxD
z<ue>OO500(oioMvJL(I5R*SXbYbu{1epbu9U=KdQ@%PGl)bagVZNg_bK98T(zDMFV
zemS4vxE}4Z`5lhyt&DG63!lNY@fqUxY1gdR=?n&)&e^2X8KZSN*BG5HC|0L)kJIU@
zm~}dRf=*{j)aksEbh@x)oz5pkr;A9_>HIQux+w9B^;VtPkfSp@=jzPHJe}D!UuO;~
z(3#x}b>=E|ompS3Gn-0uX0KA6Ijl@)_9@qyBcAHaeib@%l+H<~*E?AZ1}BTN$;o1j
zcCxs}I9Y;Xoh<HgPL?WWCyPG8$zn=$vUnvqS;CT?EIuhtmWVVbi(iJ5CCcJt)?1zI
zh8!ombFP!!nCE17&3Cc~6*$@53!Us$>`r!lv6J0Y;$-(Kb+U(*IoW;6o$L`$o$P)U
zPWC9Bv-thax&VW-&c)=c3ygNwxy3l^f@7U^9&ygP5VNz+Gr?IGn&_<aPIA_TCp+tW
zQ=D~?Y0f(T3};<cVWHJqoy`F`&SsZfXLDelv)L`**&JNpZ1yO0Hiy`q&7Q^1=Fk#n
zvv;YpIlRo->|5?^j(qBD_OEa@SJk<g^?DaefWgJ$VsfzrM!Q(tVq7f2u`U*mI2TKZ
z*~Q|S;9?0)bg_6Rxmd!JT`aySE|$nN7mI&}i>0c?#jdxy*aLE0>@K-3_P{(ByIa1C
zJ-EQd?osGs53#%0J&RrJp(QSM?@||gc$tgcx7@`Z`P9YkU*Te}s&myD^sah?!BrPv
za@8B7#h+tb^+B<&diOY2eHF8-UZ3EqHzm62y^>t@Vacv~pA=VpM4GGKFT+(IWpUM+
ztgZ=$99Lavu4{rZPke8_YeG<gaMc&OCRDMzCg_V@6HFzp30|eH31MZf2|nen2@y|S
z6Z|S%6QXo(W`o|%YB0E&159pKW3*d>A;!%b6zgVnk8`tDF}qpy32s(XqMOw#$;}#;
z>}K^zakECGxmo=(+^kU+H?zs=R&2;|Gl%B76&v&15={AS#X$vb#qNb}#Z~NX#rk5m
zVpEA*u~(^EaafsKu}`^Mal})%V!sNv;wYWF#h`cB2N>Kf0Va2SV6?l{5aX^7j&;|2
z#JTH3%<g*61b2OCqPyNZ$z30w?5_7sao0ztx$FHi-1Sv0?iQ2PJs}{+-4dGXo)DPl
zZZ+k*Cj=L`CwLUPCxqDD6FiIE6GBVe6TC~^6T-{f6MW0v6C$6wC-_&mCsfsW*bRCQ
zYk<MS9$@mY21a`n8)7`H!Lc4zk2nu&h}pyHnc!g!P4uvOCwW-IlRd1yDIV6yG!LtP
zhKIGP#lvp0dK3rbc-TX8J&FVKJc>>E9>u{09>pGo9>pPck7CbakK)i0k7DmqkK*t$
zk7D0)kK)Lu9>x9@9>rDlV(ATfv)-gP7^C&NfEc|YC{}L?h|?RYB<KyMM7_Z)NpA>C
z)*F0M^oEEuy}>U-Z-}z!bzW9|q9I4G^Ul>L8uRpeuY7%CP=Q|WU8qm2Vi!MGtWPwR
z=o7t4^@(9+`b3{{ePYB@eWG85J~2w~nPV_`T0BjjImT#DU1*GFPEf3;B{a@6r;6EA
z=bhl0V@mYQ@k;W{2}}0O@k#N_iAeLz@yqbciL!W_y{w)kh8$0`cdloNG0!u>E8nvu
zsK7J9yU??wirq8OtJt%|RN`6URq9z1R_0maQ|?(3@zk@#ufnq=O7CR|FnJjQqrJ=l
zF<yq?STB1(oR=Xa!OIYu=w<Lu@-l=cdl`IFybO_PUIzaRFGE$US7Jbpm&H5RD={!n
z{5jt%F}T3X>RsrS7-ARyUhI_^TH=-HUFww>UgnkPTke$@`P3`XzrriAs@^*%z~r41
z80~Eijq%P2j`g;O#(C$2BzWh9CVJ<1Cwb?DCwu4krg-N>rg`W1XL#pSwR)EX<apb?
zbG=If^Sl#7^Sw)g3%rZH3%yH1ioHuhOTA0N%e+f`%e_k?pL&=0S9q6H)%oa*dLNU)
z;G+vP`IwB+K6+z}k0~hDM;{pHW2$2IF&GnkOr}I1Ltv7RDJ)rhPl}HzBF)F-m*HcI
zviRu2tUgJG93NeHu1}IN&qp7Y?~@c%;G+*O^hv5>_c4SO`y`o4d<@~GK1pF^;xo#9
zk|Lh^B>7eNBt_|b%|^X%uEF4I4mA1Z8l!y^j4{5sL9xCGfpNaMRm{GL#suG7Q=)HT
zV3KccSh8=DF~v7GBF#6~FT*!C%HnGdv-*}Aa(vC<xxS^wJl}+{eBaWb0^fx2Lf_IV
zcHhLXV&76ziEm<fsc&gmnQu~9xo>I2Q{Pg*3g6Nwou9?1_cH|;{49YcKT}||pVb)S
zX9|w>vj)cbnL^BdImQG(Q)r@JPGFLsDLmOP*O=mGicIq}`Dgf<s#^RkVOGDSfE+(d
zc&=YkV4j~fEZ;9FxWLaEUg(z;V)x4lEA~qYE%D0<FZD|bFZ0U{EB8x^eCn6vU*VTj
zRp)Ov>iu&A4F2{&lYeetw12TN#y>YW*1tF~&ObNA>|bI`@XrlR^e+ia^3M%V_AfQ2
z_~%BZ`RDp)_~%x&_}jy*{-psq{`T-(|I)xb|KhNG|I*+B|KjjM|I!e<e@R%ee`#om
ze@S?$e`$D`e`#2`e`(}X@#hNv(yDqxv^dOS)~+Gi7-NVIiZxgbafawBW`iyu!4Pdq
zG?)XD4AEi92E8%G5FL?buo^QA(NPwI&S(|?mSZp*a}CMHJn{4ShUB0E@#jKAauvHl
z7g%gaHkBC6fu)Azurh<mSZ+v;cxuQsRv40_^a0UELx70i0eQyg0KF+DATKC3z-o#M
z$g7eNkY`E?$O}sj(1)c2<VB<fSi>>`@}fk>Gg<>o#+-meV{Sm1F)zSm$`2?DDhS9m
z6$X@5u?H9eiv!9`B>{<nr2%DOWdWwJ@_@34rvbTP6#->YI-|~{H|k9WquFFKMh8Y4
zqfIf!=-^mmvMJ6O9bz`>LKBS9p@~LwXp%8HJX!oX#TXr#W-K;l7^ACNjJhzZQ6H9L
zG>7FHlLN(-hvgfSgA0twVTH!z5W7(qUTjPbEiszIOO46lW#Ti+jmeQu#h)vT$yIfM
z29rL}WHJOMnoNOtfzg2prkKFI;Ml-oQ(RzPh&j*@nh=;5ni!ZEniQB9o*bAEmJ*m3
znHE?amJyg&)e>k3vj&>Nasm^>as$i6CnTBj1IvO70!vMWfn_1~Ktp(OU|DEMpxEny
zW#MIkNnz!IWsy$<OT#Jx%c|;wqJs=Ux?od~xaS~!a9mJK6|?wzLQsq;F~|^{6ciJd
zEWVZ!6cdpaWD3p*iixrW=_0H_(GfX8y2#w1=*YYveMG+adcptkbSCgIUf=(pebgFD
z_L;<z5_{~aHH|G|Z4sd=5lRpeO9+z8B!UQy2$d8e)Dq-NtW8xGduWiN#8Op3Q&mz_
zgVO(b&u^Z8UoR?|nP;Bo-g7?ZoX@@Yd>Yj-=Qj#>DsJRpDrpq%Qr5`9T;3?$?Or1n
zQ)Q!YQ&l4ub9JL|j~b4R9UUC~99<kk<zL<|-j3cTAIAVkU&kD$0LL7cV8<M{P)BdK
zaK{`|l>9r!F~`H|=x0iH3^k=W`k6BwL(SQa0j3<sa8sURfH~i>(y7>SgsH@_(xuFC
zgt^?Y((RsOu&L6q(p2RbY_4{!^iVmeOf{Tpm>it^OfF6Vrp8W<P2NuOy-uMfUng&8
zKPQzrz{%Tngp;2+*vZ>H)TyyK+{xP<<rHd;aq{-GI$2H0PT8h3C#yNrDchXwlx)gz
z$}#0RC7bh|!kvqq(o7{z;jU#)Y36dLaQAyonWjpoaC4PYrn%ZF+*9T3V5;HlVsdaE
zVRCT}HZ^t*cky-(H~BbMy7)ThIQuy}m;;=1Tt_&MFb6y5xQ9B2yM;UFn4_F4-C~?`
zJgv^frex=PrZnebbEfk>bGCDdDaX0el;>Px&UdbKE_N<6l{i<rmN}Q1%bhFT?>U#7
zDxE9MRnFz+YUfH%7ne{MAC~|ZUzbo*u#1mdxQmY|%EiSk#>L0O>LNDmQo}9HMdhC9
z66%`mA~x*e?Uv`#*gfAR)LiW1;8r5<Epu^jFL#M@yC<Kobcr%mxdgjayF_`^aBb}B
z;u`Aa?OMa^<C^U1>zZs1aBb`!?3(8m>RQ7++%?Y><(ljs<C^DTb@g*gb`5Y#bM<r2
zbPaXSme1w5x|s9i-}$bY=3>_oZY8e4Ze^}wudY>Y_gr1vD_yHhRj!%t)vi?@zHU*b
zU^gH4a5o=wl$(otjGK>Vnp?43rdx?yp4&aQe78#Z$?9I>mh4{UR_tEx7Uh1=E!(})
zEy^rcbFX%b^7M8OF#Ecfm;>BH-Gklp+{4}T%u((o?lJCpo@wsI?wRuM9QR;zp8Gxb
zeD`v5xqFp+rF)gR+P%uNhN-d1#pGl1HHDi3OrfS=Q<N#j<m+KIsXUTRjXly#D$h()
zW6x|;4UZg?w@03-hG)LX+q2l@;89}o@hCGnc$S-dJnxxYJSydLRVEkDYEz6y4Rd3&
zi`mEQYtAtTm_yCM<|uQx+1oS5obO>Z`*|drLp{>Wex8};P|s|0fJcrw+#}B%;F)g@
z_bfJ#@F+1yd6bz)c$S-^Jnxx<Ju1yH9#!UG&uVkEM-7k09xfg}9swSq9>E?_9x)!i
zp2;5B9+ClhW_o0M=6NK0=6mFL7R%2i^6xT_G|zI6JkNXbTBZEH$|KXW+9SrZhG%0>
z7f&D00MAg*V9zMe7|(pqWY28RG|ytsOwW6sd7dTmn@aino@cpdl_$#BAJ2d5lQ=GM
z+*_ZI=c`ozS#*~_o*%a(aa`eww?0&xg)4NI<95XD&|NNE!5J!*{MS>?GI5@VGe!L2
z-~5i(c#opD$(aLQ=j;RTk(aH!ho5;5uk%Og&rw6=r*csRs2t?~-l`F*#`1q(Rj|rO
zeiy6?m%l^h?<g)I|JmwrTV1Zy>GnGK|JU*MI=GL$4z|6Q+L_OC1*I-l>SU#ER(L|C
zuC`zQ|JU8zr-M9-i>lamkKS@;KB{E7*AjWfDnE^o`z@2d)8vke<(|vrt}|6Js&aW(
zvHUh$l_S5)RNYhM$^Y|JmGVlJeEOdJt4b<!l}2Sysa1NFR%NuRtU9Sa4OX>PZ<T7%
zPbzOeji13!?WgzC`WcH=#kyimv7uO9tS^>ou(7JKuCb=Ep|QHLzOlBkF<X_b%hqHY
zvenu8Y;CqNR28ZV)r1;C)uH-OZK&~{>YnbN=APl6`kwxt_MXu}<)CxWI2at%4tfWz
zgE38&rc2YL8Pe2g`ZR5tafE7wZiHrpVT5{weuQ>}u}oE_E7O!2%G720GHsdBN9CjQ
z(fAmA)ING2t&cHJm8Z+o<QekRdHOtUo-s-lrHj%;8KTrt`Y3Ibu}W2?tI|{%s?=5b
zDs7dqhN_0HhDK^Nbq#$DZ4G0xDp{ATNj4;_ll95kWMhCTKo_71Fa)Rr^a0ucV~MIn
zSE4B~l&DMeCE60Bx5``Rt?@Q^tG%Vd_BQ6Ia&$SG97B#eM=ItVW4J0@7p@66gsa2#
z;o5LxrK(a_si`znsw?%C+DfB~%0=g*aWS~4UGy$m7h|R>Q<tg9G-RqX^_kjCW3Vb%
z7pw_31gnGf!P;PBxvE@Ot|>Q^tIPG}+H#|>%2(&B@fB9XSMRI!HRh}Gb@`fnVJY(U
z`PzJAj4DPKqlq!ZsAKdo+8ATCs#;gAsWw!rtM%2|YNJl2)9ExigHEl}>$Ey!k}64;
zq)9R)sgv|c+9YE?RX<%nO+Q0Fbw7PSZ9n5_)oI;n&1u7F^=bWS?P;Tz%1h^^@iKU+
zz4TsMFXMLAcHMT(cEfh{cKvqkcH?B#WZh)VWW!|jWc_6AWa9(X1Kk771H%LL1N{T-
z17jmqBV8j+BSRx~BYh)nBjY;NI^8<WI>S2kI{iBBI^!tSDBUQ{D8nfADE%nyDC0HN
zHQhDMHN!RaHT^a1HDhO0XI*DaXG3RoXMJaFXX9bjVclWPVZ&kdVf|t4VdFg2Jl#Ca
zJi|QoJpDZFJmX8%OWjM&OT$a`OZ`jjOJi+SZC!0mZ9{E!ZGCNRZR0A{D%~p0D#I%E
zD*Y<$D&r8<5Zw^X5W^7l5d9GC5M!yTR9C7gHI%AL^`+WUV;fZ)T^mgsLmPD)eH(2X
zW3DP!m#fJ&<f?P^x!PP~gepQ8p@}d=s3Y_d+6dzl)f3$l%@e~D^%MOQ?GvL(Wzv~6
zCWA?B(wnp<<0jQ6-6qW@!zT46{U+@u<9OA0-FVG-!+7<0{dnzo;~mu<-5t#x!yWY<
z{T=NcV^392T~AF<Lr-;2eNSyq<8jq--Eqxv!*TU-{c-JaW2`Dx7psXi#HwTUvD#SU
zzp8(A|7!j<{Hy*~|F8C6qei9CX*3#xMy=6nv>IcgDp8lHNi-y?6ZMJOM5DjTU+1s!
zH~6dl_5NCa<4M&?-AT<!!%6i?{YmXfV^dXAT~kd{LsNBAeN$~y<2Kbc-8RiO!#4Fc
z{Wk43W0)#T7p4g_gsH>yVcIa`ebs&4ea(Htef53)eeHc?162cE15E=%19by^18oCi
zx+-0lu1PnftJC%A+H~Wms!w&FYCbi5s{T~}srFOj71b5p70ngH74;SU73~#cM^#5%
zM@>gVM|DSiM{P&rLDfOsLCrzKLG?lXLG3}~9Mv4%9L*fV9Q7Ri9PJ$AbJcU*bIo(Z
zbM<rmbM13uO;t@@O-)ThO?6FuO>IqMiYi5yqDe8Ns8jSQ+7x4;Do_`w2{Z(%1NDL0
zK;s3~1>FVB1;YjP1^or>1!F5!D_tv1D?=-FD}5_%E8`y39^D?z9>X5>9{nEe9^-V?
zblr5#bi;J@bp3SgbmL>yW8GuTW5Z+hWBp_8W22kOP3NX@Gq|bU^ln-=;|A3R-3HAD
z!v^&R{RZs@<2cng-8juS!#MRg{W$G7<1N)K-7U>6!!7kK{VnY+V|P_|U3X1)Lw9v|
zeRpkl<1y7S-7(EE!!h+S{W0w^<091}-6G8*!y@$}{UYrm;~Ui*-5bpt!yEM*{TuBY
zqd{fR88iliL2b|*v<Blc)iT{O%`(F>^)mf3?K0y4)d1Z9%>csy^#J_<?EvFh)mhzH
z%~``)^;!K{?O9`URdZc)O>;wYb#r}lZFA#J)lS_`%}&Ek^-ldx?M~wq)fC+n%@o5F
z^%VUS?G)o9)g#>_%_GAj^&|Zw?IWX;%1P&>aWXimo%BvxC*yk6dfj@>dc%74di{Fs
zdSj3(NEf6DG6boE^g-Gn<8{?_-F3}%!*%s_{dMhiV^>vIT~|$4LsxZIeOGN)<5AU7
z-BHa^!%_87{ZZ{v<9yY8-F(e_!+iC8{e10w<15uG-7C#2!z=YG{VVM&V_j8UU0qFG
zLtS-UeO+x`W2!1um#RrMq^eW(soGTIFx4>KFwHQ-F!eC~FzqnoCDkR}CCw$nCG{o!
zCG90+J5@VfJ54)7J9RsKJ8e7TKGi<mKFvPEKJ`BRKJ7l^EY&RCEX^##EcGn?EbT1g
zQ`J-5Q_WMuQ}t8*Q|(iuhss0eq46+ys6F%^S`Xu9)n?sh&1S=9^=AEM?PlWy)dbxH
z%>=^)^#uI{?F8dp)m`0P&0WJ?^<Dj4?OkJURc~EyO>aYQb#HxdZEs_ts!&&`DKr$S
z3-yKCLSwutUKg*4H^i&s_3_$x<9pS6-FwY@!+Z66{d?_uqwT1&DqZ$19+16^tz~~>
zJK6IXE&CvKvNw`F1?(eeFZ(LlFR)zp2(Tyfi0sp3?<V^>$#K~C$zD+Qhq7mseWdIy
zWxr`h*@McyR9UO)&Hh#Pw6f1t*1mcVlKrscJM5cfFD?6P*>lTUH+ys0uge}@_Vu#Y
zm;Jx2OS2Zu`ZH_J<V~zCv!2WvGV8{y6|+9fnlS6Yto^dy%Nj51x~%20e#@FI`4?-m
ztjDqj%epITt*o!AWlfcJRMt*eFJ+CCb<xJM7Rvf3Yo6qBtZlNM$^LlOEm^B%eUdfF
z3|WU{?UD6H))-k=WG#{PL)Hw*2U#0rJ&-j(*8N!PV||Y`J=XD9yJNkMH9FSiSc_x*
zjWsv&O4im`Ph$;@bu-q=n#uYYYhtW}vG&DT5!Sd^*UFH!EY`1Bvr<WZ%K!P9-}5@}
z<NdbJ$>+Ha*W<cepYP%O_+GxB``~`KFYb@~<bJtt?w{x2d3Y|KkLTohd2XJcabP?c
z7siKiV!RkP#*cAiJQ-KUmvLsi8F$8?d0;-67v_g~V!oI+=8t(~KABhMmw9HsnRn(N
zJHQ^W3+w|s!CtT%><2r-p0F$I3p>N!usiGzJH#HbOY9Rn#a^*n>=!%6p0R7}8#~9|
zv3u+vKfoXG3;Y8=!C&wj{0Be6pYSXE3qQl(@H_kuKg1vLOZ*c*#b5DT{1-pQpYdz_
z8$ZY2@q3m0C;vY#KOdLh7s%@c^1cFje*x>Itf9(v3Rr8E>lU&mE8kPd+AZt3^8JOZ
z`?40y`Y>z8tRu6w%zCrje<ADA@;rsCU$dsoIyY<I^4x{;{DrKWvzE^KI&1E%!?QNe
zdOd6Stn0JZ&mKVb1h5a4y#wqgknv}43HwRdL&Clh_KL7Sggqhb17Yt6`#sp>!M+am
za<G4cJsYfJvNyxFpOgKU?73v0C3`EyZfyHV#g5o7VcUbso=CAX+x}JdJBt0;_P(;0
zkv+2PS!5p#du!NlBlcUwz8v=Iuz!a=J?!&g?~m9$>!wBQ8)7dJ`-|9f#6BeUCb3_M
zJxuItVy~0<RS|ol*eAu_DfUx|{}r+CO8l{i{aNClMeO4ee=TA^9DCr{_r_i~_P4R8
zP5iuwy=Ux46aTmUpP%_Xuk$|MZ~L5lp6hTuuFLiL9=?z7<@>o0?uYy0{<u%>m;2`a
zc@Cb3=i>QzPM(+N=J^>1#)ENTd>ALji*aN87)QpFab<iNXU3cTq>MlFz+P15h52D0
zEAz#?iT~T?k@;j^nP29ay|>Ie^N$^157-6vft_G4*bVlB9br${750UlVQ<(S_J<u}
zkJu&liJfAv*e&*p9b?bfHTI32WAE5K_KzRn5BLTCfuG<n_znJpAK_2<75;^v;cxgI
z{)ZppkN742iJ#)H_$~g6ALGyXHU5pC<L~&rxWAPc01klt?FAp~dnbB<_27xjF>Csq
z31LqNXG_>y!Wk9zsQmxE4PZC;X5V|$8>|Ko!Dw(2Yz9BUWN;NM25-S&{_t;p$7{TY
z_wpG&%Qd(b*924f4!(=;1Vf1<+za=_y>XA+EBDO3^9(!-&jcp&j65sP%(F8F^0RH<
z2V=(Tj3w`9jQKoc&-LW`w*58C72n4k^8L&$_rsiXf7k-|i;Zyq*bdKwP4Rr#8qbRj
z^8DB)V}Q*v2G}xVfQ>T-*gj(**DhiV@D;`YA7TvfEye(!V+`;`#z5}f#wX#si~*Ry
z7~t!S0T{pt*nj5PdA-2?ex9Ar^Xy!YXXpAnJKx8%^Zh(K_rtSue}(q@<=MG^o}K66
z*?B&mo#*A*ZGY_JVSA1D*vHHES*~FpPusQm4*Pi9zMFfn&xh^axJUbZ+3uZZu+OLM
z*?30#eDmy9#=ve5wz1)LyS>=Pj?XiejDg+0Y-7zB*zM0Y7mR`3K5cWw7})LCHkXWn
z-M(#e%@{EEi~+X57+@QW54OS>U^|Q-w!|1<TZ}KZ#u#9Gj6b%>7-0L%54Oq}$i4Sr
z{;*}nK%T7+^K19_0+`k?%gWj*an&wyi@ZOCr@bE))N|%^)4=Cpoj!rH?exj>Fw?-9
z(}Q~6kAlDT{xEJ)wM$Ce%GzP_>HjSAUW8eUzoo?8xD~euUU&DY`%xA7GpCpCdmaYI
zTPLg2C+T0A2AWp~^@Q(DT<ZN{bYitjmUU%qMnB6s??rT?@wddKH*UcLn^*5XmHt&l
zex0n+eQ?61`|4y><fnhN`;>V#{P2xiiA#;YMJLXCk!9un|FcY%Kj&5NEp65BEa~ch
zEw9vXET3trEk&AF7BB4!OR~1g@~8Gs%O|?uEk|_^EpGZ>Ef)RHmI{5jWuW1zCD(At
z;$SSXL>r}>q4Bt-SB)c<Z8i2;3?J;WO#fhu<<bWkmQFQSTQX`cx4f+xZwaXtZ8=qI
zhNXp!z{=XemS?qxT1M9CYx%a0uf@G?TZ^S`6H7&1N6Wx^A6WL*dlz5Vp(=ikLq+^`
zho9m<s$UYHRsUGLy20M~$qlmNOB$rcw{B>OPi+_(|GZ&H{OCr*<MSK!iFbEw7jJPi
z$KQ9X9pB&SO<aysWn4|?>v1!kPsNov=f!n$$%<Pqvrz3aKkhTvu($%(VR4P!K8j0p
z^NM@mRxfU#`|H@<?iI1MOc!Hkn!b&_Y|4)9U|tcs);v4*Z}Yg=AP@i8e2<o~uAcQ{
z7kgGOzT^4J;@*wVEZ)*Mcd@ET`r?UA7A!v5M7oYO^<SLSwE5zPO=~Ug-|X3<oz1Q;
zGI||dG}UXvqH|u@Ovs|-5B(Qae(1F*pt*igPV?Uu8e5bsoZ4dd!gDQB7B=^uzHpg$
z;KGOAtrqrc`N6_(T2{trTAhoT*lK4?ajT>l&(>ivajpGg?zA??bZ_%!L1vp93;t<y
zc){qlX$uaujaX2>-M|I2+BI8H+V1`QmhErOU*7)E{0Hq*=YQ-IK7X@V<69s1`N17t
zMjz==8ePBRj_6q(<DxHg939=fQ`_joPP*v3oo>(T-ud9X^_^GDd)_%@-q0>x=H+y$
zHBZ;|-rSI`N9G>unliUhw~)D!-8#*^(9Jm4%lG!2c;EeV%6${(bo^-aoK+vSnDgkP
zH?#e^m(KpW`{votyGPC*(&OXVJ9;#j{jLYTawuwl&m~dDUL&JIdo_#7@AW*=q4$Z%
z@ZM>WMZH5Jo%^(noYm*;tTTPi&ocY1pEcKS(yR-9KC_y9{BGugk1x!;^zr(cUjAV-
z7x}lHS?2#b;={hDBNq2v9Z}YIY{ZBCydoC$dphHCzx)|q{S#)y^beeIv46uEO$OYV
z9z9^k^z#Go(=OAa2ELniYT)T<P64Z?O$!(~?RbFew0eW?g-;x`GyL$Nh;Tz-$ME35
zf2QsZESUN>FmdXT!2_ml9$ahcv%#0A^ck{tO4^VyQ+^%dHl@SRpT9^Ln*GI(LnnRF
zWLWbrqJ~vYE*iFHa=qaZlP3&sJ2`jwvq^7<=S><kV)mqr5gjHy905ig3`_WAcG#s)
zI)s@%{cGa1PxB@o`80B(W@Oum!$v*{-8gbj=x-y#LpzOX9vVNYBILrT>=4J%6GB2q
zyM^o>ePhDkqt{OG3mP#YC8*YfYeDBeH;-BJ`P4DJKhGQUdi?7#hsXN|&l<lnxaIh3
z!4;pG#%6ssd2G;UxnmtZdolL>xE_K|iSqaPaWCXIx$??nd539i#b?*#6D#GD{=tXk
zDzC@q$rY!{mCa+$eSS^8DMh}~FKDfN`;7^E<xWE7jvPm4%iUFk#LJy_8Wk>gy+`i;
zN$4<n63xg+d8#~ly1yoxKJ6e+J6oRmpgjHau!k}d88RY+M&!xpJe!m&BQ-%rtln@*
zWMu@SWF(smn<S%}Eu;JM7afMW$!L#}QC};ge|gF?nTgFZBSQu!%Ip-#Ed4VzSZ2%+
z7$LK_Q)cmAc)dZcGOHtHc2~(PpO)EvH!VtL9$Y>zmJlr#(PThFv5r8ok_54qe6gCR
zGZu*jeb{fTSkr2;s?%a!uOrID(iVxudHJsw>$@OU_-<yCkA1`{Cy8~g7b`t4*7|nV
zEU{eYJ|SYoX=2SM#Hyc1=8J`gilrNSEfK3fB-VdF>YaGP4)KT~JtD<BHj9^(inqL(
z{YX4#m3UCcj}pb3_KR2Dp5x_f6ff%}-WDQWmm=PGM7;3cTwT{%;+0**J43`vSBSSB
z6tBHK@2+@oqIh!iPNT)E<HWmnh?kd&x4(=I?%*!o|FNJzxS&C*pu!<Rhns>D@8_2a
zV$2fcsNXI^P$W&z<glR14MCST3%a*43)=Vz>VygUBnb-b6f`;~s8kvAjUZINmaPP>
z0tL0E3wospitQFOD-l%tZDEceTtIU#K|6mzy%0gaI6=V;f`&&06|V|9K3mkkSuH`!
z=7O63f}WoXiY^c|O&3(n6?8o#DEo_`ZS~^Cg1oMtEd_=B1&zlED$f>lULh!*Eol9%
zp!P*U?+QWj*RccL>j|oR3A%qIC_hZlK1@)5zMy}KM1d@c26++{PDymQE>WUVqQ#rI
z{!X<edYC1Ow3BGkN21Dbi7p`$Wg;coSS0GCO7zK+D706i(J_fiB@&%}k|<Rn(W*+K
z*1Pz<62S)6bChV-M50<-iEh3U<@!pr8!AyRSfXE;M8O#n4WlJ0#!GZuE>Uu|M9U0`
znp-4#?vg0FPon7&iK@pXx}KCMTO!f+l0@CB5`D`h3jZw8_*aR_4<$PPE>ZeViPlvT
zwO>f|ekD=7TB7+IiR%AKbblvN{=G!||BL!W|BbR1+*STudH>!r^Zh%^2k-y2Y=8I0
z;`grFa{J#`mIeR5ur&C$%Chh6pO!&yf44k*^Uz{_^Q*=5=4VU(>vGG;*H<misxMhm
zs!J@*t4~@^{&U>&`9DW2uV3x6eD!LVrNgT&meRj7Ea88zw&?y|ZpnTbZ|V6m+EV^v
zhAsDTcoA&LeLmC@@Vu|(!C$@>>tAgxroWn4@~a#zqpCiz{PpZz{Fl$F;#)qeh?h=s
z@nKI(;@|&yEPmskd*i$PnH7KSNoxG;Czkj+Pa@;@{1FmA@Q>l~4<7f4w?1wcZ+>i!
zKlXd=_%Xk~iTk^<GA_OHdR+U;Q*ougi5kXlS#jiD+aJx3^M4c;_shd!ad8hnigSPH
z6_@{@UR=<F*Rd}vDq_<sF2?#)d>eb|es*lc{S~n_@6V3i{p+~cfxr64KDyU3HtAmd
z*k<>t7oYg$m&KvKoLT(e-Q2~S@1`&Ab$7wyJ3oKEc=6Bvi`{;1zWCUkT8qctdA6wf
z_SHq1w~sFJy}e-(Ip2a?A&Z=E`7iqRrq`k|H}#9E%YR##SzfZxw|w`)n>SJxF1#^)
zq1%nXh2LLqwQ&6P4;H@rsWN8sPv>I#{IoOX-nFEd#A{(O&93>yoVjX_nR@ljf*MzE
zEZB49@PZ*%(iS}ZF=D}*9|tbz^kcIH*UR3|k14x3-@WY6{KCtr^Cw;opHIHI>yrEY
zz)LTqpI$7DUUP9rbeD^9(Kky+N5_@6jc!t^i$3$i?RnFFI5@A)4=d&!ybv;P%!MxV
z-kz^DFZ=wxx&6-{nfpgc%G|V)khxt-I?cU(&Nw&W-0e9n&h4Lb@oeIpxo1buaXs5Y
z4vN2-J>^X4>^f&Q&pvcIa`w2>AJ5jDZZMl%cf_efQPn4xM2V7P)WDO?qMn_29+`3C
zM5Nz|w8+ZhkjOQ~Z6muEznyiz==`izMeApEDVj9vZlTYt<id9|I}~1+dAnf!%%ufk
zGus!moq6l{>xiV|rz6@QUmbDl`>_#AzxRsp`TpsQ+sE=}EI*boqvNr_8F#;HI3wk|
zJJY*<w_`ea_UimD(|hK>oA&#+r>Cv|cGa}L-;SJCb<}m*=A-w*2Or%T{`yEn_^u-z
z!-J0eGgWt_VCtd6iBl&Y9x&D6aILAuhb~WvJhXO-$DuJ(E**565`XaLFWMc<{^IU|
zNnfl!(EJO(1C^7j^7c&Lniny7WM13Jy1ZwTj_%K!6uy7<B)9z?CXwUE?>iXQVc+bq
zivM*8TmQemCI<d5Z{oY$$cYDX+fJOE`y|vQcTZ^P-tf?bz0E_r?5zlSyeB(k%bp1#
zqxQIk)ZBApLecKE6QXyIn9zE6tqJ#Y&V8Plv*h#PIlVtO<h&kVu<P*ndAnwfZ@sJK
z_==qspKaWk_1VasL7&y$>G0X<9p}eUUv%BkW8AatFUIcPo;x;d`{c2v?WVEUzquB?
z=9`tlgTL_)HhlAX%!zGzV`8^W9pk&rJm%%rYeD<BrUXT7^$YUe`uFIE*?UKC%?=$M
zlI=L!lzm~;%`NexGPZOYHG0c$BO7knIP%KoVI$KvYeo*=eB{%*o2PwxDa-U}YSyJs
zhGr#vLTz(t)58&|n=(cW-!y21!=|^xuWZa6zINk;;iEU!8}7WZXqc!J4%@V$$*_<O
zKMrlWAz|pluR9FQ`TEx(5nrbb@%g&Xke8Xy27i~id2n3jkiq_$Zv$&&?hd?|5gfQS
z!w@(&<M1HQjERFDt*<vIcm45zx$CC|^jPl{pjm%v;DxWE22xjz`|A9FW?w}Qc(Sg^
zfFtWJ_K#l|(|_PPum1JdUG8^#?V^4=*M8V9YHeBH9%~o(HLU%x@0Ij2|E%;y{?pRE
z{JW%I`dE{`;N#0{ntZ%z%>}<{Yv%fOU1RpstvS=@N}8NkN^|ZLnO4-hcUpMwI%y8Q
z@2t-6mAg8$SL|wIuOX}V_oSx#Gxc4M!qgo-(o%=?n3(#!d#BW|yX#Z^x|e_X=%YPf
zuKFnM%Z?w7__EyB>&tlG>Q!F8rK>J<%U%`PEqYa>Zh@<gb@f~o()Hy^UDpdMbGl@&
z9NI+`e>x9cxxTa4%I=-trrhmxB_*-bo|NXD5>qa89G5byW2cn*9c!f=>F{7ha0lwi
zj1`-GX0Q0zXUK{N?VGPy-d??;W&1nHrS0;QXSG|KT)$mp@}ahalSjApPX4EjJ~^|^
z{pH=;6fM8gI%|1c>&44GTaR5{+{$<P#8%GBHLYGP`=;ej%lfrEvh1PvSId@pM=xvc
z9klFRi*C!Nws2WyZ1HAkPV?JK1DY2st^6>1Y4V5EvR^Dc=QU{QRIfHmjb08*cQ$*O
z)W6xyq=!ull9HNkOKR3MIq77RnMo6yj7(BB>7KNuapR=kjg3inJfALE?0J2Ot7pNI
ze2*PVf;>`}{B54UWUV=5Ne6SllFO!!OJ<r(OKO=6OLn_gB@T4Io%q1*Y+|C@fyBmc
zS&0R%D-u6*rH&3uT<<bGv6D;B#4_iWi8Gy@6Kgu_6LXwiB=mQ>pK#yt#{`RGae}*J
zUP6AO?1a&c(h{CGv?ioBoSo3RVOT;*gHZ{S8}v_5H|Um-RliljNA*n!*B$C5%yG~p
z)OC1e-COUmbzr@_){44Utd_dxtnPJ>TfePy&^oftF6*<})bQ)9Eo!G&Pt{7WhSZ9&
zzO5N$&8Qh}?Nl?=dg%k{lKa6YR>KE@)@?QVT6@*#WxZ+aW{oy>usRsqSaS_6tOE^A
ztrdC?t3~f-b<;apkLns&Khf2*{;92PP1b&3_0k%xMH;>JGmX~zO0BV`tJT)FYL)f8
z&^D88?2XF0@jsQd>wjwNmG>I!%=dD{<-Ojz{hiV3_wEDh?SE@q7yMh#+Th;?)_rfC
ztb^XVSs%Xfuv*_VwVK|vu;#yRV;%XrgY{W;H)~3DFKhGazSfif1X@4;=M(GeSHae=
zUWHmayb8CL{vBlv|2xL2`#Zs!{W8Vc^W{2gxiAp(UhJ|uyf|pheSX{;@cf+h!CzOb
z*1zsrO@BSM=2yM4j;him{PnC}!k5oX2`!(sN;vzpTSC~={t55@9F?%~&#;7Uf6h+0
z_QaYn`$<|tohR7|d;Z8v82CqV!h^>@CRiWePcT1zk#OvHed3tkofH4AY?+u|*)y?y
z<?zJP-@+272@7KUZAIetM_Gyfj}9dM^6+e8+{4?6?hmUH^B)+N1U)b<d0EkMNqR-V
z5}%5YC715cUlMUYbxF<pJC^MJwP4A>U#~BDbnoesq<hAsX7?H=o%p4DQs^%ulm5Fq
zGimeP<fLAAw<X>Axgcrr&o`6YetwyB?2g0Iv3Eoj{q~@xnYX`K>U$f`CVT0ETLnv<
zMJegqn{Sqmx#_a3y1d)6%<`aRzU9%&Zr=E6*}@w~mbu;dY1#MJUo9Jd-Ff-DpL~~Z
z{%P#;K0hs9e(ze=^2BRJ%bQ)hzx>Qqee%?+-pMtt4o=>4B{F%)m9@!Ff6Px_^W&Z5
zPCu$wTrX?BBBpG}3iq<vD+(`Xte7ZlknZw>6}v9gN(sEwDdp+KaVcvqCZ=?`xF_Xi
z>6MhY(zhv1O1)N|`C;hFX+O+gS?7oBl?N|eSUKjx%aw1>d#=hpAGoUj`RG-Dlw_|;
zD=A&orKEb*?Q>pVCY&4bWs7rhUtT=B=gYZg%fECL)wQBCol>WqnV2d)v{MhAE=(PF
z`p;C&X}GE(t4ExQU0r=LclDN&cUBKPStsq;iQZ`$CnD4QPGqN57GFtQQ><Ily}0X|
z`$f~%h`idGE=8Bu+%43kCl_`}?@%}`{dPfC`qF|c>Fo;)Yi}Lzu{P;=)Y|sPcdotl
z{q40&zpuZ}=lg-{ZXb(ZxBS?VbsdjAS$FrlW?!XzH}0#h-@%hz_-b{&W_{269_xSq
zcJBK1-{!9G`|YFkRYyHDHXj|EG5F}(jMqmlX6!mrBQxlTf2Qt8T;`#}-(^lb{4&$w
zu+P`Uha$d?Je2db$DxN`Upm-yL;S&z4ebtY+Hm*4%?+y$IB)bjFnVKE-r9{@^R8?h
zndh)cmp6RV(fz5L!uMa=<hCD<ZfI8gzSOJ^`z~cw{IBlj_5T~bIq-jJo8RSL*?b_k
z;g-p{qqn%^W^5_ldvi;|UQ>3Ly&>6;_iWAHvgcv;s6F0WYwn5ITC{ur*67_Yx3=Ex
zyX}5X?6%CD6WfO87`_p0*KZ1Tt@&o&uIt~l-euZeu`_J@#+|#jkKFled+nWFcbpb>
zFi!sNx}&!IW~98bQQlFp)3m*{d}5w_vS8O>xr*VN;c~@Hx$^xS-)*hso1*0#i*`rI
zw|j3LC3mt#?&$HJ5V<>3c7oh#>D~;v>(O%e4YwSSCwZ5fCQmh7p04iZivL}br%jco
z9x6{?C(BJnB3wq~=>Fj{Iu4sg%1CXM5v$4@Eu-hWakY%(-2<CsR6}HRn{K#t@S%)$
zj*NPQjK0s;4l)xHWkwDij+5E(mszTjxl3m3^^vtQdt+r5Ju|9~K9X6@mD!yuv)n^w
zTeE((%sjkkSFwZ?v533hJrV0TB32SF)-q76rvAF6VnMgQ-znA<C05l#tjn;ry;#~(
zvAEj>)5Q9^h!twm?-pJbtK1~kDH`BKUBy~;Yu1S6Ru*TA6-SCS_ZF+JlQvK+e2Z9m
z^~qSV`XOTd=G7YUgmK~#hfb%7cT5y7=_KBwPjwZ~nJXT2@ob!U(+Ke@uP<+(s}?US
z6>rNHuZtG%6ZH}C#JA^PidS9`@5~l2oiE-xRJ_(}WfSq>IPv70rF+Dy6UDp7iI;a0
zZ?BcI>(T@9{z5^43_*k0f(k<f9hwVDs8@6n#8@N9@$|>Ff+CTECW8f4yaiqK$!D(K
z7qlr7)X5U`Su7|tR?x^-P|11uctNP|um2=ybwp6>D?zVlL9rk~vu=WFF3ZLU!hL)5
zwxC^spkB71U!tJk7lMX^1Qpu|Iyx*pcITy_<xN4&0zuDhf}+WSrZWXqM+&-j7nE%*
zXlqPL66Ae!@4BFHfuQjYLFH6I=lO!tA%fNcg4!Jgy-kARh9&tAssz<<3%Z{bls_P7
zpCzcjLeM{2qCl8LgW(btdP;O?DN({%qJ=*3*zYeSdfb;N@}oqPVu>nw5?!(-%A`rO
zu}ajLEzu`TqR=RbM*Sr!b(84SN}`lWqE$VKTAGAW62bDT9!oU4D^cx=M7MJi<&I0V
zJ19|amqfoTiGu4S8m358OpxdpBT+I+qGh;5%}|M+!4gG3k!TtyQMIo`*Ip83MN_J}
zgGAjn5`9}p6mBZf*h8YSn?z?PiP8-uTGx}PU0b5J^wF0{zWtqEqPkY1yGEkCTB7~`
zMSW$jIJz2WGxP~bi9^Eyos7>#>p|H=j_w885$Iby5{-#m(Xl{_LfKo+zxf@n@gCmG
zXOunXT#IXRZN7u=;yY#i$hH?9?Js^t1CH0}Gtc{#J?dzKay|OnbA7ae`95XuI=aE!
zgH1nH?xDN%>E|AlJ?-cUau4VOa1ZE=aS!tKvVx*g@iX_p>)ZqH=N^<j@LZ33P&Dcl
zt#V~=yrNyKXxJ)RrplgquEjMKjXOo_Od0>B<^NeKmQPkWh5ctqu6JH_aMOEB-ukv`
zv`{=n7o*;X|60~>d!_zy&Kt{(=AUV{&aSp>-(93ZC#6WVGv+3~u>8I|S-W6emE}?M
zKecIN{<O^B`iTw=74$V~{PoZ>KGjV><J_;7&MJ%k$*`X-yJuDCzZ89ySkd74boNzC
zq+hO~ckN4-e&0A4M+TQz3f0j@v{%sSsHr<{*_GF;#=%KPEE`nYYOI^L&(eLc;RAG8
z(DHEHv&FLF@}&=sU&^o?uhFUI{_U$RJ9=c)M6(6GkCl_-EnB_}sbv`!ZRwJGs@ApN
zXINI8YGJbh=HY1PU`zDvXSGK>7-~tsJ+jWE{(UX;uYOzSZ_#?G5Z#cvrnZ)>-IltC
z*EF$wvAm-0(|kwE`_Bf}J0&_WXp8hTy^H@}WnG7m;Hvn6*>fDa45)}dKJ>Z+8Znnd
zf5fd@Nxa{Rtok2yKNf$@N!_5$v%T@dzMk9w{g_#32+c~3f4#VM!=R5W@p-pX8@@Oa
z89%1|^M+{4pkvbe%<y>2f&51A$MlI``ir~cFPqxMFH>0@e;3`Eexh~KvRCc+C2swl
zc4fYa(>Kg<irQHj_vO2q&Z(kFgC0tqo2TNw-&N-P&%3<1$|;>(#{HBP*TQ+d%@?r8
zBOB+({XXb3*E1<$anFA!aE)&>EY7`mV>h&HJ``OQw`8xl>wi6PbMdbi_pIYU_o{ub
zV>?gU?S4RXZqQx{-+D22WZF!VSBr0B53Rav`YR+mcIbi*=AT6a2Yr_6$FpPmIQ?xN
z-fLW}$Aut|=l=e&17_rVppS!w%gFHhvDSHuJ$;g^7rWiL<GJp$Ul!N#>D_p>Xy>5w
z(!rd&xYj0BlNGhn7jHQ<u}RMV7A)R$^kkDP(bYi<W>Fpg#lOTQH68v#^Tqo<e%Q24
zuUd=$dDg!fnmh5L7t_C&ta{ZldVTZ5(M4kxO!XRGcf+EN7teVqI8&Y%vM8%_@`vRP
z{)>+Eul#V9tcFGO322U1&r;Ey*%|TM!n1!ETg=>2vhZcr)E17*cQ3rs?OY3Ve9)#D
z6+M07cTJXg*N+Wc7&!Z(_xo<G7H-?suVow2_(>A|ngf?BWAe{wT5a8XE=GM|Vk?JU
zJ7Yey7Po4cloa!aXxtQ8!(yB-$F=tE<QEe;>`v>+8_hA_9qisFS+s%B!P)cWjRhaI
z{HM(?&W9Jg?LN9~ui&%==X?&eMK=hooJ(&9E=WH&t6kfWW(z#ROWW05C>;79E!!uH
zrVx5MhlF$6x$!~!9d%RZho1Y`XTCOk{^*}J+s@;Fk@Xw6&##ja+@WThm(iaG9_ir!
zt~6TvOZ|>$5uwX-;Y?g~<lYM%2N#TvK6$@+r-+EQ(aCQTJM|ZxBD8y+{dIfZ@(bNN
zFDW@VZ+PPR&hBGY%-iMqyfYd`L89+du&K*DuSYpu-i)j@@1~os>o=$F&F#@Hq-&Yz
z8#NRSpv|Qzb6Zt4>ehTp$lL*&BfBlh?=;t^)rD?oAE6WEoqT&v>aBR+o%;QA*1j+I
zozgRL&hq~{ev~A-NN5R}uD6);dB&rU0%WD{$F_dmn+KK79+UlbcQljG8wxLooPEq?
zNDp0&k7u{^*wN!m?FO?izJJ$4i7Q_H4@KP?vA^g0m?cp^oiO&AJ#}PM>pG#mz80;e
z9im&be%|xQIvpK)FI{^gvQ4e<-bpjlB1;R3dLIxSrf)^tsLjZ>k@@>(^=T0Dc2>rd
zGkp@9pP$uOYxdhD8cpaQSt=*Z8uQ%+zd;o~vo-`b`PhBKyP0{H7krF<(`3;|8r5_C
zOlv<c|2HkdW|n=t$iGEd+nF9tW&UqP+X)?|jG)sIzxprkYwEH(;>m`xzProDMl?JB
zVLx=A&{_)X^HersUhY@cAb-a3Ag}%xze$*}_I6DF7}116kLmCC4QIqoZZcr<`8(5F
zghvmk{A9=U@qXtADDm{WtS-~n&WsuuIPu-Ib|+5_TvTy-+S12P0cc507F{QQuaVO-
zj~owZT;V$H>6m(hT28zd-tpqZLFi1O{WN%EM0i1aL*Sk<9mBIs!GWi*{xfy!?cIUL
z>lIAR5PhhlwGyWey*y;_jdKI0uGVfI+_zt?sck=aHrP}2sa}YNR9gJnDF>FP4f($3
zm?@oAzYaO`z1x(*gE|aFy9%ADTJN&Im^I|bq3K1FzHl})8J60&`4_8K%gUVST5T6C
zDofg)$<6E68(uUvVsb@|3B&6=Y&&`H<=o+`Me_>1s+s<IlfFJbXhdnF*^?&xn=#_r
z?hcb8-aQ<l<PnQa2g9~cOZa5ko7rKru3h>hYh#D76SYmB_7<%ybg$-n=S}SY@W`h#
z8bwZYUaA>6;B?!GNB$Z%5*@8)qK!2?YENi}&u=3yMTCdOX*!MiscrMnx!Lif(AWwT
z{Vb37*&)~ZIF3G4XF|w*ztGWh@4JNzsIzzU3en#}W6Sf-+6iNfenFqBM@-n=IVEV;
zlUftLZgVXNZLZg%!<E-)$>&*%r;h3RY46X2uH=pJ4SGHPpXaZ~{DN+mXmtf2oHf4B
znw7z&HCv8fRrgx()K(Rr)g5gbJ5n^gGDOd-peX3GcRh2*Uhd-XS%bST#vYz~e%zjc
zJ#6Rl$f5W*zvDID!+ZG*pXC}{i)(UizJu@LJNa(zfqUVexHs;Rd*z<Fcb<V~;hA_g
zo{?wenR#}`fU#gq7#qfjv0}^^JI0W)WK0=b#+b2Y%o%&;fVp5!m>cGZxnj<kJLZtN
zWKNk|=9sx=&Xv3oTfio;4QvEk!Dg@>YzSMzrm!t+3|qtIusv)LTf`=@O>7if#b&Wx
zY#3X{rm<~o99zfcv3-01U%)5u4SWP&!DsLtd<b8{r|>O&3}3_N@I8DGU&JTzO?(tz
z#b@zdd>CKGr}1rk9AC%hm3$d2029ClFaoRqGr$fo1S|nlz!oqDtO0Yt9xw<j0+YZd
zFbb>!v%oGe3@iiFz&0=rtON7FJ}?k01QWqVFcPc;Gr>+U6f6Z(!B#L9tOawyUN9Ie
z29v>NFdD1|v%zjK94rUZ!FDhntOxUzI)PX~OdvK8BZw8m3}Oc{gjhmMA+``>h&99<
zVh=HhSVT-BHW8zURm3b}7cq=jMoc5N5#xw;#5`gjF_2hDOe8iEBZ-y7OkyW7lvqkk
zCAJb{iM6(vE3uatOe`iQ6Pt<A#A;$Tv6~o9EGMQD+lleSdSbp(ACU`?6ObE_BakbQ
zGmtxwLy$|5Q;=JbV~}f*bC7$GgOH1mlaQN`qmZkRvyi)x!;s66(~#Sc<B;o+^N{<H
z1Ca}n6OkK{BathSGm$%yLy=37Q;}PdW07l-bCG+IgOQ7olaZT|qmiqTvyr=z!;#C8
z(~;Ye<JodO$@!GJkX(?Qklc_QkzA3Sk=&6Sl3bFUlH8IUlU$RWliZUWlw6dYl-!gY
zm0XpamE4samRy#cmfV&cmt2>em)w^em|U2gnB15gnOvEincSHinp~Qkn%tTkn_Qcm
zo7|fmoLroooZOroom`!qo!p%qo?M=sp4^@spIo1upWL5%ms)_DfZBi>fm(r@f!cu@
zf?9%_g4%)_gIa@{gW7`{gj$4}gxZ7}g<6H0h1!K0hFXT2hT4W2hgyf4huVi4h+2r6
zh}wu6iCT%8iQ0)8idu@AirR`Ai&~4Ci`t7Cj9QGEjM|JEjarSGjoOVGj#`eIj@phI
zk6MqKPvHTm1*r+C4XF{S6{#7i9jPIyC8;T?EvYf7HK{qNJ*h#dMX5=tO{r0-RjFC2
zU8!NIWvOYYZK-job*Xu&eW`(|g{g_Djj55Tm8qGjovERzrKzc@t*No8wW+zOy{W;e
z#i_}u&8g9;)v4L3-KpWJ<*DhZ?Wysp^{M&c9^e4b!scf*vUwftY~GJ19-l{Ro9m&$
z&Gpgd=KIji<NML_=6=xl=Kj$B=6=xx=l;<O=XuZ&=lReU=Xuc_=lRhhXFSj-XME5u
zXS~ofXZ+AQXFSnBXME8{XS~r&XZ+DpXFkwaXMWILXTH#6Xa3M?XFe~8hCB0%wmb8!
z@IGk4V-GV$BOd!$A=>fS3z~u0Pnc-UV^14IgC6@rn;v^ZvmX0H%N~0~;~x9$d$8p*
z>=o@n?6+us*i-De_3!Wh#J&$s+4v{+jy@swZ%DfK1b-OrHTwzvkyBRZ3H~xnGz{?{
z>#%`;;7^MhKX{CPE&R{=7=J_O5dVvPc<gul@$Hi_zvG{CHGfy)uT4Y?5&!KM+`bZj
zcK*8bH~hQ2a@ueByTW%l9o_y2JgC#z{}K4`;KVNv!3#7M!H-sT-5-J{4j1zufG<C6
z3VHzEd?mVz;7@L3dIfkiWUfyI_;fJ&(tYsCO|%)ouM@x5ybqrJ+GY2z;M;fW2L1}(
zC5e6`_-9#}bPqgy*sR$-@bUTO6Tg6$6{7J7e!iUa-(B!Dbjaqr;OnG8z3zgy-9-ly
z{B4}L_-F9=lR~$j!RHzd$L@gFXhnkG)i0}WgXcNPnYY3BiyeJ$gZB#07xu$~TW|n@
z$DD5wAJ!Isdy{y9<|Ogsqej)`#FN@#ndQWnwk5vh#G4zUOG*40aChMi;?a>*w;RN#
z&x60ePP{_9lK3^y_uWs#v-iU`|3rMdW$E)1@vf2RTN3{&ePj(y;$hl>X4i<11BRZt
zO1$hZ8koe-v)5~g0_cqex-)yO5MO;S54l3TMJJQ^JJWZ~kHq6&Gdlf9eD2ifdKvLL
zOSCkJ-(x4st{aKxTYL*I6W{l=ns}Lbukf4C!*^XGAJ}#z@DlmKzm1<>Bwz3qO-}NM
zv{79yl27z9-z+7+SfGz9CEtjt)1;LABc{ulAIL{!SJMyVC&7>E{6M~fwkP?^ZPzgu
z$Y)wSe0!e!=Jb!*=gD`_|0MspUhj_*@}XlB(@MyX%6{rnLcWAXDEZUu4-?LjPerI(
zoFl(lsJeKTeCwj<h?0M83wJ$BKGyC^(HZiyoRBGJ$kzfyYn1$Lz;B06lh57wb=+z4
zyN+tjY4SaV*Zpw+h*RW)t$J6VBtN|Ne9KAlMKnvvAD>@*c7lBJ>dTB1<d>cN{Z5c?
zqH9Y2Iq;J;#pI*m4Z9bUpZ@ai{UY+!`=WhH{+ctOOA-0(7rX8jlHU&ZNiHPcMIV*?
z*Yf@C0`lSZg-Z*_kAMBWeF6FM1<_Eo<<A94$H}J~e$oCo`SqQyx4tLe-Y+_<<ln`?
zKHrm%_uYN_82NdG*YacJ>rtY`O8&lN<K6Gb=gTuvz9YZ?rl{+8<ogPr9g)5|pL*cO
zUOn@v4;DH8{w?(any%CjQv>^cOFdCPr|Ky6#l?=Bk5X@xita1*hkx1YBh({d6}yg5
zpG@!yIzqjIHZ1kaL7zj1sb`}8op_k~=E^IF!_+(I$5Q_ci-|l$J@mtW9*3xpjvT#o
zkb0?yXv|VSr5|c{kb0`}_1y#1S5Z-`4^VHRLreX2>uFUU^_c0Ot$EaEqkTr^QLh~o
zty=20sa=omr=HuY4c||Fw^rk}pL$Q>@jqK1zmIxwP3sQ(s1JL;sQ4fC;u_JsrG7l-
z7WhBv$;w6Va;Yx^>mJCZ-b5Fd`ZN5pOD^?j;=9tl)TgUL682KBqMb|q+Pe7h9_m?h
z(Uv{bx8FS<wTF7Qt?27g|K?N|?WP_M`XPEZ_3@Oet#?x|qrpr4JSizNhkAN<+u=FX
z*EQ-Ga;UfWicT-}ck!%wyQs(K{?&RH_4)HX6+5Zd(ekB!*PI%;lY0KoCbf4`-;d5e
zy@PsRS-%*(s_PCofDRX)ZHEK!_uIW44ggJHIDpKbOxxiAI{kh98#sVnL)Ux*2Y_xc
z9KgBVhHu~i&j0VkHaLLcf5dKs16U&3!f*g<8ot~L2e9q^{;hBTzc!253I~AxFdV=t
z^TTX7fFaMfX2Svest(D91DG?!lnn>a>dMV6Z~z_FW^922$Xh*n3mgDC#&7`N^|-Pb
z4q)9MX`A5yR@@lA84dugV>p1Y$(OR=0M_eMv)}-dDu!mk0VwM>t%ELYf&=LEN9rax
zfb@dlo8SP@Oojt^?sjD(9Dv`>wHx68tdXNP!U5bAU1d0c*~ewIT{wW5ew#MH0sO5A
z*#HO7MzojV0J`^k_%$3rzf(D1!vRDlM0^bgfIc%E!13>2X2Jn@`+k=R2QcVmTqYa<
z8qRP4J=)aBgaa6zb1?%B;K<~)8E^pcqVo&~aDB691{}aIrbp}H019sBu7?9yCtA>O
z0833h*24iD*{oR)2QVP)!dGwr%6gUazHwi{0c`Br>?=5cTIwh3-~iB+h6Ct0K7Jh>
zK>I%ju7d-}Dz3i{4q%JuPQw8NwcoiG4&cFssI_na;k$dRg#$pF8V;bm{gre$0DXB@
zIvhamscGqO0Dp*nH5|Z$FEr_J07p%i*T4Z-oj0w413)_*4j}Gk*EMhee`f2}zyVy%
zy^;n8fDSesz~c1CG&q1o5xvvk0H&?1lLiNXRyG_!YG&?gH~{tX*wt_Vw~q~34F{mC
z)Ae}qXDS@P+kXmE;Q%uI(^BC8+KT2j9Kg-pol@ZdzLlLMZ~zZlmVXHcfG#&2z}KhZ
zzJvo9`)0(KZ~)~CyuO43K)V|bAZ}pkDmZ|fUuUm^1DMz;dKDZ1`rdE=<9m9pf&<X!
zzFY|h;6LfYN;m*Cz~KNM<jh|Q2N2tB=t?*Mhq_)X;Q)?_PB{Gg+O=0w-~bN$?@56J
z=+Zqg1rESRw8Y^63N)Qk-~j%<S}O$(;OU<aR=@!$>ys<~%~$~kFz&C}E8qZzv>&np
z4gf87IDo&FsaL=OT+P0d3<uCbm!Av=;3YckZ~!NFMJB@mG_D++3<ofJj(0K~0NUno
z02?RYUk(RwqqJx_9DtuCYdIVM`sZ)}&rXhA4hJw{l<#slfMGt)%i#dfNQVQ^l>D>|
z4&dpMBg^0b_NIKb3=UwJ=%~X1JdO!k1_zKH+HDyez}U4e%isV$6|HqRfHkta2@ase
zvx22?0N%s1m%;%k>#})&eX$e{V0`C6OW^>Hos`{x!U5b7&2~6|t0!M3!2#rTzL^9E
zu=IIB5*z@!?r;EOK21)71DOAEW)d90rTZh3-~iBmhXa_gy>Sv8z~u$TBshTFjHgTB
z0P2fAJRCrsf`TP*0C^{OEP(?sI;Jjx13*I_4xny!$Pze!+vNdE-~civbX)=lfX+M|
zK)p{4OW*)13#t;~03I&5od^feP_*db01~bqNQ49E9-Wm42M{=UMIs!4vL3yoRahb%
zKn>0CL^y!w&3h)o0ibCQ2e5jqb0Qo-@Kk*w9Kel}FB0GY(7lHPXgul11ULY7PH_Sp
zz=`g832*=r?%4@&0JQ_t65s%KpS32y0SsF+I{^+ryC*CG4&bW8s028GvuFAzzyUle
z>6TzyFLi5`00(g4J5vH2K=!VB32*?XDl`c;4q(<RD;z+Bfsd_l07GWowZZ}XRdK}%
z2T(KToD~jW)3M`LIDq}`2d!`bgMQd$g#%F5;afYcv%&#b52RS(0OoB>u)+b<xfWxE
z0~qmHlobx3Z-;Oz9Khqzp;kD6A?JgwZ~!w_eqx0K7`iFY3J37&ZC@)Kz_dNRtZ)Fi
zySiE708YH<V1)ztUuqjG9Kf8I7FIZbh6kEj;Q-c23qm-6f9kqf;Q;(PJ6YiXB6Av8
z;Q*3n)U(0?tct5`g#(DY`+*e>U_z?wu@DZR-IsbR96;4AtrZSn#{!KN4q)gcwG|HF
z_bina4q#CWl@$&^{<HEIKf?j=IvfD+hXdgAZ~$Bn4uI>!0q}ir0DM0j0QUn2!2Q7i
zaKCT>+&>%u&jSa*^T7e|yl?<KKO6w#0SCbNzyUB`Z~%-S902192f+Bk0WjWh0E|Bz
z0P_I{!2G}gFkf&0%pV*8^9cvQ{K5e+-*5oRz6<OD4gmXr1HfM30I(l80PG140Q-Ui
zz~0~hdW!woH~_InH~{Pu4gh<F1Ncbn7Y+b>h6BL9;Q+9AH~{P)4gi0E1HeDv0Pq($
z0Q?6I0Dpo5z`x)C@HaRB{0|NQe}n_TKj8rIS2zIt7Y+b_h6BLA;Q;V=H~?k833vbp
z06xG0fERE8;0GK4cmf9izQ6&1H*f&p4;%n^1P1^<!2y6*Z~)*J8~}I*2LQgo0f2XK
z0N@`S0C)%o06xM2fR}Ip;3pgacnSvqzQO^3w{QU9FB|}P3<m%{!vTQTZ~)*p8~}I@
z2LQgq0f6^#0Lnfa;sG20@c|BicmW4M{D1=>p1=VRU*G_UH*f&NA2<Nw5gY*V2@ZgG
z1qVR<f&(C)!2uB8-~fnsZ~(+VH~``y902hV4uE(G2SEIU10bHl0T5r|0EoA60K{K7
z0OBzm0Pz_PfOriDK>UUSAfCek5Z~bdi1%;+%Kjqq0XP8i12_Qk1vmim2RH!o2{-`q
z3pfDs4LAVu4>$nw5jX(y6F30!6*vI$7dQa&88`s)8#n;+9XJ5;A2<N=Avgf?BRBx^
zB{%@`CpZA|DL4S~D>wl1EjR%3FE{}5F*pG7GdKY9H8=qBH#h+DIXD3FJ2(LHJvabm
zUlsWv902(t902(u902(v902(w902(x902(y902(z902(!902(#902($902(%902(&
z902((902()902(*902(+902(-902(;902(<902*Whj0Mo*Kh#j+i(En-*5or<8T1v
z=Wqbz>u><%?{EO*^Kby<_izB@`)~ltelqF-H~{JcH~{JeH~{JgH~{JiH~{JkH~{Jm
zH~{JoH~{JqH~{JsH~{JuH~{JwH~{JyH~{J!H~{J$H~{J&H~{J)H~{J+H~{J;H~{J=
zH~{J?H~{J^H~{J`H~{J|H~{J~H~{K1H~{K3H~{K5H~{K7H~{K9H~{KBH~?iI9rYj_
z0QDgp0QDjq0QDmr0QDps0QDst0QDvu0QDyv0QD#w0QD&x0QD*y0QD;z0QD>!0QD^#
z0QD{$0QD~%0QE2&0QE5(0QE8)0QEB*0QEE+0QEH-0QEK;0QEN<0QEQ=0QET>0QEW?
z0QEZ@0QEc^0QEf_0QEi`fU<v(fAc$D<2}5W&+u8U!L_(1*XBF;F20lR<{r2g?umQj
z9=TWUnS19Mcov?CXX6=pR-Tz>XABq%#)Pq9j2J7%jIm=38B4~Lv1N=IYsQ?hXAYPP
z=7hOnj+iUvjJabDnM>xBxn+)-Yvx?pH;FA^6W9hef~{aP*bX*?En!pG7B+^hVRP6X
zHi#`^lh`IUimhU^*e*7VEo0NzHa3o}WAoTPK7cRa6Zi%`g0J8+_zpgVFX2=87Cwfr
z;dA&NK8P>kllUe+im&3c_%1$-FXPkrHa?E8<MZ%;U;tPECV&lK1XuxPfE{26SOTVi
zEno~-1LlA|U=UaYCV@?06j%jjfn8u2SO%tnZD1T&2j+o&U?5lsCW4J%Bv=V%f}LO}
zSPG_stzaxz3+95oU@%w=CWFmjG*}I0gWX^_SPrIx?O;4u59TZTWQhgD1Y!d*f>=S!
zAa)Q#h$X}nVhb^bSVPPq_7H=JMZ_dx6ETWdMa&|05yOaO#57_XF^*VA%p>*@1Br#i
zL}DW`l2}R1Bz6)*iKWC;Vk<G0SZj;95_^fk#A0GHv6&c6tR`j?yNTh%a$-8MofuE7
zC*~{rgUJQR3CIn|5y%zD8OR;TA;=}jDab9zF~~K@ImkW8LC8hONytseQOH%uS;$?;
zVaR33X~=EJamaPZdB}apfyjl(iO7w}k;s+EnaG{Up~$7ksmQI!vB<T^xyZf9!N|qP
z$;i#f(a6=v*~s0<;mGC4>B#NK@yPYa`ILRp<bvdc<c8#k<cj2s<c{Q!<dWo+<d)=^
z<eKE1<euc9<f7!H<fi1P<f`PX<gVnf<g(<n<hJCv<hta%<i6y<<ig~{<i_O4<jUmC
z<j&;K<kIBS<ksZa<l5xi<lf}q<l^My<mTk)<m%+?<nH9~<nrY7<o4wF<oe|Ntp8C1
zPzz8KP#aJqP%BU~P&-gVP)kr#P+L%AP-{?gP<v2=P>WELP@7PrP^(b0P`gmWP|Hx$
zP}@-BQ0q|hQ2S5=Q43KMQ5#VsQ7ch1Q9DsXQA<%%QCm@CQER~gP<v5>QHxQNQJYbt
zQL9n2QM*yYQOi-&QQJ}DQR`9jDf{551*r+C4XF{S6{#7i9jPIyC8;T?EvYf7HK{qN
zJ*h#dMX5=tO{r0-RjFC2U8!NIWvOYYZK-job*Xu&eW`(|g{g_Djj55Tm8qGjovERz
zrKzc@t*No8wW+zOy{W;e#i_}u&8g9;)v4L3-KpWJ<*DhZ?Wysp^{M&U0YHx>`Y6#W
ziGE1*Jfg1=y^H8iL=PhR4AD!7enIpEqVEsAedymqj~@E)&})Z&I`qt;FAlwL=x;+0
z8~W7Hi{`m>T%o57ePieiL;n|gywJymUM=)vq2~&HRp^~Ue-wJ4(C5TidYRC#gq|ey
z9ig`f{X^&xLLU%%ebCQ?o*ne%p!Wv-HRz#1pA33o(C>nt7WA#4HwFDC=rKVb33^4)
z3yYo)^mU+j1N|B3!9bq{dMVH^fu0ETJ)pM%{R`+(Kpz5n4bV@3o&od);Osx=`#HnU
zIekAli_dv`&eU^mp0n|sf9H%l=h!)`&UtjsoO7<6v*Vl(=L|UKygAFwd2P;QbMBh6
z)tsN^j5Oz<IqS@MX3i{gE}65(oG<1KG3SIi3(R?6&h&C_m$SLBKb*1U94%*MIS<R3
zSI)I^c9rv~oI&NBDQ8JJFUpzF#d7kBvz?sZ<cucgFga_<c}mVqaxRjykDPDh3?t_h
zIg40FPTX;(kaL5a4dnbEXZ$$F$5}nj<8kJWb9J1Z<9r-v;5g@2DQDR@uf~})&Yf|#
zjPqlh5#t;fXT3Pj#hES6WpVb3^HrRo;+zy`p*ZivnI_IHaW)D2e<xi@@Bw;@;Ro~(
z!x!ikhCk2~44<I)7k)vHFMNYuUib$+yYLZubKxiS;KEnvwS~XXQwyJ=cNTs_k1TwL
zURd}KJ+JT~dRyT~^svI0=v9S3(US_FqW2VjMUN?bi(XRr7d@l!F?vJcXY_!=*XZ?x
zztPhPpQCpZen*cce2-pC_#Zu&@IiVj;fM54!WZe4gg?>~37@3*5q?RJBYcxyM))T^
zi)?+0q&E?MN)IA@m0m;mD?NqqS$YTIxAX|Ycj*O$|I+gZAEvhteoPM^e3@Q7_%l6u
z@aZkmdk4R!#}2+tFCF}wo;mn9y>ak!df?#e^t!>{>1l({)4K-0r$-IGPcIt$f2Q=D
z0R!kQ0}jwb1}vag40u3K7%+j}FW>?_Ucd%=xquJ!Yyl(a%>qu)g9WUh*9v$+PZcnO
z-YMV)JyO69dZB<H^gIDW=xqXy(8B~Qp;rlbLQfJfh2A6J3Oz=^7J7+*FZ2unW9SV6
z&csU(5U_?`AK(o=J-{4#cYr(e=m2}@#R2}%a{~;bw+1*w4-K%0UK!vKJu$!}dS8G`
z^tb?<=w$&u(X#@KqBjLNMGp$Fie3}o6+I=uEP6+PTl9zkyXXZ0e$n#*45POLI7SZ#
zu#8>};2Av`z%+U<fNS(v0Nd!L0KU;P0gR(J0yswx1h9@?2jCq&4Zu8l7l3>8C;<ED
zMF9S3<WwRUNN)jfkRAeHA-w{?LwW*$iJbih7dhh(Hgc99eB{hN7|GduaFR3lU?pem
z!As86gPEM22RAt*4|Z}E9{l9YI~dB@c5sw4>|iNp)xlHFq=TuPJqK4gV-B`*mK=QL
z%s3d!*>G@{GvHt?XT8B&&UAyhoZSX@Iin5sauyr><;*o0%-L#im^0L1F=wU0W6nf_
z$((%#mpS7MHglF4eCEuu?VPflO$MhqgA7)4))>6zOfi_v*<o;-Gs0juXMw?Q&isPm
zob3h2Il~K<b5<8T=S(h`9x7*V!FA5qg6*881>ZR{3&wLc7M$k{ELhK3SMZ)QtzbT9
zSHXSGsDk~RMODr}D(4uL^N7m1Lgiela?VdVucw^5WA7|`Xq9tt%6T^BT$*yeOgSf}
zocB`BZ7Jtlm2*_ec_`&vlX5;uIcKDt7gEmsDCc*Sb2!R*8s%J!a=t}5r=pxUQO=Dh
z=Vz639PGv5J<7QX<$Q#4&Ote^pqx8U&JQT(0F?dw%D#MMf4#C#UfJ)?nl;a?>_1ob
zkt_Sbm3`gH{%mERwX$DY+4rpMUsm=ZEBlF+eZk89US*%IvfozOH_O@=HlXZdRraGQ
z`%0Dlp~^l_WxuAf?~?in8&LK^D*G9geTmBcLS>&I^)5C*-HZ(=`|p%}bjp4>WnY`J
zKTX+ZrtB9}_I<(MU<1lNEM-5HvM);6-=yqQQuZ4u`-YVLKgvEHWj~IxuSVG)qwI5m
ztHK79eJ9HP5oI5UvY$iQm!a&hQ1(eE`yG^h3(EcjWgmgEA3#~xSJvm1b#`UFTv_*4
z)~}UyXk|T_nh+aM)_0Y4T4lXeSvQsGmk6LzDeIWZdZe<hsH_hv>wL<3owDwxte+|C
zV9I)yvM!~pFDdIp%6gBoZlkQfDC;Q7dWf>Fp{!3R>kP_zfx`PM{Jp}%Ge6jX!iy{X
zw!%{@e6zwEEBvp*<0^ct!mBF$sKRq9e5JxWD*U0s11fx;!pkZAn!=MQd>8i4Gb{X)
z!XqhskizRI{EWi0D13>+dno*c!b2#0g2D?Z^}SN3EA_TgH_P<*VgBtJ@IBGe5N-IL
zcFlNOk8yfSqpKkr^S#j45bgP1=xd<OVDHD=3!M$ou<vEpw(o`BhG^c~dY03R8r_Yf
zqVa(C26_+Df4`6Pey6`T{hfQG!+|CQS{w~UA42-^_dzSd-Uqrjx*TXoNN@f==t-c@
zfwqLbUvzJDI?$XztK*^QPoUR<7KOd9bZ>M!o{2^U+8xrbzPI%6?-MB6754tqz0vVN
z(*i9I>2Kc~JrC)1PoHx7RQE>LLwex%M%x2D4D>zF#<2IZ?%hOmKG4iS>jV7^^ghti
zu=l;T>3*QGA-(_mptphk2ihC<{@6Ahkc*<pfffk*9G;>Ff>wvUkG4%01Pu?gLD2I+
z9|Ua=d%x{ID$xn~P&7Z#3PJw^y%4lO?0vayx*?(wVABpkF9iJ%MMLI=^zi22{EpYq
z7va5VjnLDbYj7>D$+h_ozKid)_XD@x3-`pmagW?9S|;>>=NWhwo{4AU8F^N;Pwf50
zZDYZhFgA=4V}(|V^bEI+A!EsyGPaB{W6hXLFLB!(Fc-`TbHf}lSIil6#~d=3%qerr
z95dI<xxN3n%@(i;Yy%s?R<IfANp7<tYzdpfwy-g54V#l*<u)6{7O_ce6C1@=u~~cH
zb(<|?)7UmPj;&+!*gighFW?jS20ntX;4}6<?lxb-r_e^h$M7|Lj$ZiqAijuC;+yy=
zzKYM<`@;8WBf2U0G`@|Gr-^>b|7qyp{Z@WH&d>7tabB1A7w~?2pLwoV!1d(%1zaCp
z2ELD8?0mo6PXYIXb_4e(zF)}w(zBi3?eaW@JP%qAJfA#oA<s*1cb*?T2*yLkr;zbM
zCxY>!2Rs;negxx*mIULAt_0&P<8SL3kKP3HA@ftn{Gda@eA)ZzGoOXbr_665^DDkz
z$b8d#9t=Rw0(%hqD8xR*UJ9`nd!K&nsStZY3j_N?7Xy0}`?KjKpqGI?qMd<#qN9Pm
z((@h+KwkrUMr#B6Mt1{yr#C(rApU?B2>yW{2>w!pzu0vI@F%oE@Gta1@HaF<Y`ylu
z0P)8n{1NRB{1Y7z{MD{YfIp)hf`6kQg1;Bx@8bKm9{%WwfB|TWfC1=?fC1wBMPLB>
zBVYhpBw&DiR}mN>-)++bK(7Qml6ymM1m8z<1mCx52gtJ&fdOcpfC1>9fB|SDfC1>C
zfQK?RMPL9rDPRB^1YiLADPRCvDqw(&brBd~*K5G{i@*T1SHJ+7t0FJ}O#?6heHJi4
z=C%k7khv}b17z-P8VF(wMZ^QKjUq4rofj~`t`mXp7l8q2!GHl`YeisyT~7kvF9HL^
zHjBUjbY#E)G#9`CvE?G-8Co-70J<|^fY^Q!7$Ck-1O}i@0|uZ|0|toi6oCQg*AP#|
zw~D|3@wFl_Kzz@p`GDSyEgp;Z4H$q94j7>5WQZ>pfdOdcfC1>|fC1wBMfUj5&-gyC
zAGg0BoduiLg#CK>KG(<h`96G~@5lGKAAFztE3n@$zR&&R`#cZ6&-3B?JTJb_^W*!B
z2fokv;QNdhzR&pK`-~^P&-mi|j5oet1P0jW1K($U@O|bBT?w=<@O|bJ-)DaDedZhA
zXa4bh>;d1$KJb0)1)U1)2j9n@@O|tH-^bqYeKa%hee4n6$36?~_KNRgzxcjQW5;ga
z_&)ZI?_>Y?KK_93;~)4w{!(Q3AABEw!uRnnn?4X2VD~?KAAiL6@lSjoe?^xA|Hb!h
z8bNmd#`p1eeBbuRjtBTY_+Wc4pRwbI?OI&ZjxV<F;ycm$;2!LFWV<)+(T-R6zU>+8
zcxHPxp3#nXwr6Jy?0AUpgO9ecV$AILiSOGql<fFw8*9egj=#3KU{37#Y?~|Q%#Po-
zxnxf5_->nP=G>0|He0|Z?D4^7E7*)Ze%NdYo3h6jeBWks_V{D7MQqX@pKP{@&D!Ia
z&6crgdwjFmIyP^Qe>PvhC+zXj<}3J&J$~Z*#8aDZ;bZoAYx6yP&>oL%zKM_8<F(Cq
z@nL&BxA`_cj<16O1b;99EZ}GHeewevR)7JDu8cjOuwe_=2W!9pd;Vd=A~3+7pV+X9
z`vtqe0DC@T!!|I$p6}SO4-By9LpE##1Hekg3+w~~?D>=pTfqQ(zJ>4GFxZ}t*{~T5
zu;**cpAEz9`J4^g!2qzH`L^eOwpf5Y5F5Y%d%kFk9bkYxpR~mmFu<N~Vt=+6WY0%!
zu?Y;Y=c~5Z1qRsjSzBzwzKL~UfIa`U#X>N^o*&y{B^Y4OpKY-e46x_dwpjcBsCu*5
z$e}O2kJ_o7+9|0dv7}m9szt1wrP|m#duK1|X7B8sy|Z`r&apiJgV+cSPXay!4l@A^
zBFF;~dj>=R!-O#i_~0P)8(#u5iR}={I3Y0bfJmG;WJmW8qy?$e-KAQt$a7Df-}ikL
z@44Xpcn<sV-+Oah0}lK3-+Oml0}lK7-+Oy}e#d)#Tm$0XKdu3BFA&#&=>Ph04TyV%
zxMzra|F{Oky+mA3;@%>z0dcPp*PFQah-*OHi^Me`?oHzQ6!$7|4LE%L^1GLbYe3xF
z#Pu!ib>bQj_dap`i+iEC21IM~yGM$9rMPE`d#AVt#JyBp1LEE)t^skc71vwvenN3C
z7T4prH;ZdP+^fa)I_~}B8W8t#aXpWFySN5Kzw3Tn?+;)9{q6<h{UGiQ;~Eh6it&B{
z-j^uuCFA`h?k(dQ5cisK4FK;~6!)U>eiZknaSe!j)p);(d)K%IM8|SJ-p}IRHm(72
zuN&`o(Xro;Ye3u!$NOR28^<*u?v>;HGVYz@8W5dJzkBMqw~qJMxYv$rK-_!B`)}Nf
z|K5+I-aOu)<6b?k0pNX-;$A+k0nxeLkN5Yu*N<xenE!&DJ1_?ZxpiP3407neTo~la
zf%$Ok5s!TaU``Bj-@v>W<hX&kG00^D^J9>+2Ij~hHx0~_K@J+2D}!7!Fkc2aWnj(>
za>u~D8RUq8xiiQG1M_E)^K~Mc$;Pu;klO|3(IAHl%%wrD7MM?ioGdV>jy<ojZwt(;
zL5>xeTZ3FGFuw*lQ(%q_a-+aJ8{|NNxi-jk`mYXiAVE$Om~(^NB{1&>IZ9ye9eW~U
zUn7`*gPbEU2M4)DU>+WO5aZhfb8(O>1m@!)CkV{RLGBNjmxCN1FgFLeJYaqfa(2KR
z9pvVKc{<3!0dsYbYXj!%Ag2b**+K3Mn74x*88CMTxiEj2zaQqjfH^$KZ2|Lmki!Dz
z^0B8XKIXuD9^|BeIX%cd0rPs0V*=*(AeRKp??KK8nB&Kuq4=Bu^L&s40_OT4*8|M=
zV~<XJPJ%f<$ldsUn6CkHH2%q9UPkPRiO>1C_m67;$hiO<0OVEx9sqJE02ctc5`YhY
zoCv@PK<)$J1+fk)em;O3fLsQ^4?xZW;0Pc$0q_Kng8;Y!$Ta|b0pt__&H!=;0B-;}
z0)RV!TmZlyfX^Rr2;kcXJOcRe0ha*2dcY@uPabdz;ClzW0{GYgw*bC$z%PK$9B>Ta
z8wWfC_`m_z0KRU(H-JwYaE@3v9G|a%cK{zX;2yvi4fqG}IRg#?e9M4`03R~oBEVM+
z_z3U`15N^bzkrtjA1~l0z?Td73GmqhjskqMfTsW-EZ{1@*9!Ow@TmgM0(_@{w*Vh0
z;4Z)y3iu1~c>)dte4BvB03RmcGQd{}_zdt#0!{;bkAT+zA0yy4z?TU44e%KPjstvy
zfak;-z_<ngt`lqe;u-+>4)Ey#&I5dRfcF3&9pFB|7x(}5{}2RxZh!*;-x}aSz=sC7
z5b%`&J_LMXfD-}V7vM#}#|5|%@MQsh1bkM2BLUwO;7Py-1-KIMH37Z^d`f^b0pAhe
zO~6M4xD)UN0saJhK7Zg)hrS)aqks<wa4F!c0elMhWB{iEz8Ao&fR6=mE8t53{0jI?
z0LKEp5x}#64+L;6;OhW<3-~ku=K{V9z`KBt0&p+jivau!_#6NS1HJ{o!+;L~a53O3
z0DKJi1OO)kx_`jSfQ}z<GoZ@{{0!*q0Y?M6dBD?v4jyndplb(w4d~PXX9K!(z}tY1
z9B?<F3kUoS=)3`k1G;U%<A4qua5<o>27C_aqyeV`x@W-afQ}h(JD^Jj{0``h0mlQn
zVZif%4j6Dfpz8&E59o9O=L5Q1!25uX7H~hHi-jQwK_Cc2A&9^tDG&}p^8^HKlMqy)
zAZVC|phX6PQY-}3I0zc$A!u2Epo|DX4GDr^8G=v+f^ZdrNDYD}bO>5AAZXWwpnVI1
zrfdjGI1p5DA*ka)(2Ng3n*jusLI~<X1JE!$Kq1Hgg`oo!felcD_y9Fe3{czT09By|
zs9}15T4V;O6gxoGxB+UEAE1_n0V*R7Pz`B-g5?1URR$<r9iT{UfSS+;s5N7N+BFBL
zeQSW4vInSyGe8yG0jlE-P&57jwHXXhrEq}iL4yzs4@w9!C}HTJL|}u`AU-I~6NAz=
zIVe@AL1~yClopvmDa8&-HEvKE<p-r@VNlA5gHl5plwf&KLX|-YR|h3h8<ZyWL21nx
zly=QQY2O-@rtCo};S5RzcTnnhgVKyYC~XFVQYjpide9Iw1rJ#WGGt-skVRla(iA>q
z%@ae`HaTQfs3B{Z9<mmhAuGiWSv79R8s&$qWnsw5h(lIG8nR${$U>DN3s;9MQX8@+
z^dW1_7_xTFA#2|nvZm}IE8z@T1$W5mcth5VKV)qNLslsqvU>0^G=~gBNpu)0W5duC
zJ`61o!_W>n3{|ONXoMbymY88E%??9#ZWtQlhoKc=7|M#nP*WO)#^qsXRT+kI>M+#O
zhM`G)7+N=mp}aW^wXI=j+8%~BoMEWw4ntjU7@GBmp{-yT+6#xFK0HFrAtO{09ihtD
z2sDk4Pz%HewL^|jReFS4Vn(PmJ3`gD5o(Mdp;m+uDl3jqO=*N0mq(~oWrWJ9BUDQp
zp(gbaYTX#2^5zKDwnnIFdxY9>MyR4YLUp|nYStg2wt^9AFC3xz&?p7NqtYBQDkafT
zsf>+UFg_|R5Tnu#IVx4DQEHqXm6n)MDb0>bb#7D|<42_xVN}YBqf%2EmB!^!X;m4O
za_Xqm(nh68eN<XEMy0$tDz&XqY1$r@Hk?tZ=#ENVZ&aG~N2RS`RN4zir9L!9O~GT<
z95QAl(J`xxjagIpn6*HRSv%yIRi(zLX?o0BV#cgAJ7(3nF>8z;vsQ#LD=Us!O=-*;
zm&dGCWz5Q{V^&KWvnKU1Yuy;L^5&S;w#KY!d(7H!#;l?{W_7(WYt|pLwt_KhFC4S_
z5DXzO3?tDO4259=gCzuq;dugvw@DbTP%tz{!|);l!zmVqYaA@i@i4qBz;H%{;f56b
ztPI1b0>iip!=who6FLm988EzS!tlNY!&5d4Cma|qxG>!DV0gxd;mrVsOCb#RpmAss
z9;XpxoW{^`n!v`TMSPr|C&uY*a-6PE<Ioa4PA@X!bc!9PYuvcB#E;X<!Z@7~$LWSN
z4ll~%G^&i#xH?Xg+BiL-kJD?$IK69*)BDyqJ!Oy631^%xxZ`xk8>eUdae6Ztr%T~D
z-Ge3|6rPX~WJ1Q!37NnqBov>J=ZOh<o1Bm<)C9CjPsoeRgq&h0<Qg|2t@0D{vM?cM
z#0j|}O~9x;A*0HKjH?qesYT!G6Y`odA@7<K^1d}8PuUZ4!kLf@?u6X&Cgd4^Lf#A}
z<We{x_n=8A0Z-ZpGHGMzq)lLxQUaf}=ZQ&so1C;O)FiY)Puh#jq@7|X?HV^JZSa%!
zvM_09#7Vm$O~MIz(ngg@8&@Z7Qk#?$`lP*POxnBVq`hxV+EezVop2`Yf;(w<yh(e;
zpR_lFNxKwI+C6BBLf|QQ4w-_J=oDPWrYr=Xf)|J>c!!*VtJD-VM^C{^%oLnvr{Fp_
zWzF$Z@QN@6XT>SFDNWIcJO!^RQ*ch5f?L{@jp$SGx-kXk%_+ETO~KRl6ujX~!9{lp
z?s`-3tUm>B1yk@|I0g5iX=)Lkrst4pI*CrxWo+77#HZ;6Vw&C|r|Bv+O)b&W^b#{o
zr`c(`&P`iO{4~8HOw(C$nr=$d^rAdXuPW1YPMxM(+O)l>Pt)thG@Uo6>9!U9tUXO{
zIMZ~|ou<3qG(GE2(_6tby%$c?eQ1V4;Td@jnURy|j9kWMEEJ!S7l;{ohn$hC)C{#s
z&&W&6jGSg?<T^KFt@1PSiZCN*#TmIN&CsYkBd;nma!#F*TiT3`>NE1XF(c>A8M$rE
z(5v>0yy48qMR!K-dNcB@KO=7iGxA<IBln?MDgn>hbI7cnL}%?XHftsDS$lz)wRgx_
zyGqSc8}zKb#LU`hcGj+Qv(^SbYp)2ic2=CVo6;<ukZ0{xW!BEAvvy0HwG;ZRy>86f
zd2`loTeI|rJ!@|`vv$#)wYy&Qy+3Pj1+(^EIBWMI1j3@TKmLQE2tr_pgy9G>Paw!P
zi69jUfs!<WEHVg^ViBaqAySe@kYxcuG9rRBBm~A}1VI%9!BqqyHAKdA1X(i>WY<KH
zeG7q;Hi9G^1Sz-(((w>E=_ANyfFPw1L3+>}l!}hN6f(zP=o~{}b5aVQW9ErDW}BR2
zD%2d5rstSNW{yd*b4-n!lhXVgvn<Rp8F7wjNON#Xo?}pDj=|MAhScWdls?C-8FS38
zImhf<b8y<8V-n6BQ*h^)jyET#{W)ecm}5%e9Mgm5Asn7ZaAaP=(0PTx<|Q1TSLTU%
zWt*H=D%3obqvw@HW?o6L^Gc1Imva2PvMkIi8F5}|Nb@i*&nu`hui)yuLTd9euForL
z#=Np?&MQ&)9h|f0m4q{|6x?~G<IT%Ce_q)P=9N-7uk@e=r~oe@1!Td&&;^IU7Ni2c
zpcIG&XPaDbD%1j0q!*k;X2D6Z3r>w&kc#|*vn(t)8F9gBNDFX5UT{!l!NJu9htwA2
zg1+Fa84J#?x!~+u3vkh1a1zdfQ*alYj<+Be{RL+;Sa3?=g42T*DGXj@Fk}%)qKilw
zTeL8I(ZPsCWQSZts?;Ktq!*DTW)VrVi%6YYw37THvLY-ZS#c3*N{cimFCweTB9c=V
zk(Rb-WBMYpZY&~sa}jA<i*(XnL^hm7r06apU2oA&`isa`u!!u1i%1_@qEhe@lZx&k
zi7qi^Y{^RDOHPVdVs^+Srb;bQX?lr?Kho?HQ|FefG{3~G2un;>Tw<Ei5}lHlm{nzo
z$*D_BOIxy2`VzBlEHQa=iD_F)blP5GHk>7<=q@o`Z^=&kOUzcV#O#GjOdndNaCn))
zk!2-`E-Phh*~0N<2Pc-59dcQzQp;41US@L4vXW+(l{&X<<@jY~MOap{;<D0|mT6pG
zR#uf|C8sVcEp6Gx^<`z<SXT1pveLGe>72c+Y&gqG(Op)$-m;zZmzAwxS=kGhl|HmW
z72p-7fUG!4bj2xSD^>wtaSFtWvqP>pRceJQ(ko1nS#i?ric{xStRlbStOzSkR$OtK
z(h6OWSDaO4#mT8FPD@*{3;K$)Zmc+YbH!;}D|FFbaW<S4r|7OYU2nxM`YX;>u;T26
zD^4FmAp%Ab0zpv>MNtAnB?3nkf<V!25=AQ%3YBRTDKjXVVo|ilp;DPgm9l`M84*Pr
z5(*P?^m7V|;wp-g8Y&Yyimn+bx@)57zJ<bN8$}ZiiWXcH?RcnM_EB^*K+#f&qCIF8
zs==#B4OwL|bd@ErRjG!rDm7x2-6mJr3bhK==~bl8tg<O~m925BQk`E_>cT3U5m(uU
zv<lbcRkWt8vbeg+lG>_V(^uIwW0l=CSJ{1Q6|UQ>Y{FS(3+^i0@mA%!zsha~t86J;
zWqZ&XM8azbiL9v@x~3A?nndDj3Q4S~+vJ*Bq1K=ly@s@yH8sVqsWom*YVm7IOITAg
z;+oo!)?iXzLrG;##nm;H)YfEDk1mZhb=O=|_pLR!Wv{6TXH6}*Yih?^lUx3px*4pg
zrEpE{LF-TlUPn5}x{IOfE`hB}9eiEs5bN$Xx$ah|b*M|PBVA_QO|k24ja!$x{JPQ=
z*4>P_?lz=#xFfHl9cA6c)peKD*5!`Au6B%dch_8Z_pNofYp=TrXWcEh>u$$em%IMD
zyBVyzrEuNtK?#b06AXbQ&?K5b%UHr9@PtDU33P`{pj9eCmFWaiW)f(cO`vryVU_uW
zQx+0vR!pExDM1r*f+ds$no|>KOH0^<o^S~xf#%Hw+O`sO*-oGvP692u3AF1a?6RLg
zw}J$^7beg?v_aM24W@={ut{`-En^#24c~BT#0I-VZm?BqgR0XTOr6<a)9eOY=QgZ5
zzv0w{4K^!ouuW-$uE`s0P1#^`>IU1=Htd?d;ns`|Hg9gQZEJ(B+tJTC8*I_tV7uOi
zUH3QGtzd)Q3pdz4v`LZhCPN~dY7*U4%h;wx;+qahY^potrdp*osTRG-w3tmb&2Fl7
zZqsV<n@&sERI}oy+LShFQr=`qWmC<mn`%qjv`Kx_C5=rrZ*Hn>Ym;u-n{3P3REzGW
z+VwW=mcOZP1)J(#xT*G`Evf@=F&$*fO`=<F8QZct_?FWlw%i?Z%dJvdRF~djy3CfF
zX1Clrw`FztEvGANxmj_`ZAx2oN8VyP%9fi`x7?PtWq0%~w_|L%d2`EcTU&J3-eSAX
zmRoeU+^)A}cm3!x*mC#6Ew>M25{6(HhGH0jV-ika*fxn_6$*>?eaylb3`?;XR^u=v
z#bXvOU|2@Pu!f9Dgo0tXieaRN!Gw-Uq=8|(CWh@>ShVM37U5u6!NstShrwkZv&aC$
zN+E{zpk%b?C#58kL{eyyBd{cv!jn>tNOId`lB-b3XwOetNhZmq*d$lul1z$ES~(%f
zWyB=ckdo1!pOnf<lEc*`M`}s9rYEJAk>qyGB)4xRqdh-qm7OG4aFbleOTu+OX|;kR
zR|=C{5894u-nK*_+c1G{YXr895csx?6WiK0xvf>GZHl0`ErQwBQtY-?<F*-s-?njK
zTg!;sT0`2#2zgs3lx+=Hw>47RMhSgeCXH=v*WA|jt!<95w{61N)(Y;n*73H{vcGMU
z!M0Wkx3wO$1C`+&sf_HvWpu|QupOj~@5nh~2Q8C3UWM9;&bb|{%<On6cE_u6J4~71
zv2((Xml1cohO~pG<Q=)J?0C4k<B{49TGMyrma*gQnmgXUwS%VZ9lPx8cm;RI>v%h8
z-QTfW!H!o7cf1~)l2S+tOQ9*OjHjdmkwVI33ae77Xx&p*ib-K<Higx>6q4psRzXN%
zSuuq*<&;!YQdmw+VJ$616M9PO7%41orm(h^iq<@3)tnSobW>Q@OVMRNWp#oSwil+b
zKAe`)NE%C{X|9Z?r6Q4L%4C|W(rGKrq`5Sk=IVUfDhg>XE2g=ooR;cJn#-wauBD~v
znx2-rMw-i;X|8Rjt-6!uif)?gdTF}ur>$;~=Jvug*M~CEev*-DNCvK<8Lf<EkQ$zm
z3q%I3kr}N@WvCjRv1&|)uCW=d&SjVypRo%<M$3vBttn-&nw*hqN=D168Lg#dSVGUp
z9V4UV&5YKzGF;8h*fl4k72S;1^)hVP&)A(HqwR$mtq*0PI-Hg2NEWW6S+9&`kvg80
zi$oT!lUc7yWutnQwdzckuCrOM&SjZ8pS6oZ*2{`nuPJ4*x}25kO4iG%S+AvK*_xh}
zyGGW_n^~`IWx2YYwd+pSE4o>)>t)%xpS8O|*4qoSULVGz_8pgS6vqi1SE4U6PU3il
z!l43<V+9763M`J-I2<nUxPuG0To7@*A>#_6;y9^AKd0jgY2f&-iR1egjudR%Asiep
zxH#VNaJ1m#4jJHhDa7#}l#BY;99%$hNCD091eU`JcuvU?Ifo!~e1*zU1v<wSn4DE$
zb9{}<(FH!|<b<4E5OaJ(%1H$|r<9c(UQly9spasRo>N*zj^8zN{JxcA3U<yZJ2}4K
z=J<}6V+(%HX$3jH6z2FIv>WZ;yBLY=N+i0g6WA_H;=4FW?8+p$t5>L9s6+2!9cEYR
zu)BJV+l4#)F5VG#<&L<kH>6#Jly_A^*;Pn&S0}Yyl+<^l{X6<JclG_~T{t@Su1h$(
zdcob*JKiqZ@poM^*wstnuHJ+4(f*O=NF;BOXx=BVJWb+xo+R=%N#^|um8Uv%p6f7q
ztHb8~8keU#e4g(JdAlR#{f3lhNI9>TmApf$d7sqsEUD+!mXUW!Gw<(Pd8T9M-LjMS
z3vS-;czL$t=iOG2_e){k@4*GEfE1(xTENSAA$r|VP|9QhuTq8RbwdFwG6ku~7VtV(
zfQx*=DF_9*C>HRhTu^Fi0dHvqp3n<Q$0+cmS-{&?0V&!Ar{)y!qFcbbUI8uo1*a1f
z@V&5r_u(Q|M2b=oE%If&s1%8!Qznail`e8crf3z}B46i=PEjb@MX|^?<)Ttoi+oEf
z@-@Avbd4h4F^hcLE;@C$$alTy`hL;r21R}^Eb@J*1hwE2)<Q~B3oYqotOU3465b+8
za*HhKRjL&ALnW-sl%y_O((7Ca?(!wPE0pA}SkjwP32DhCwWgGmmRizVS_y6GrKle&
zsV%dlx2+P=wM%ZzDJfmIq<6g%+Vx9rCn)KAVM*^pdsGYF<66j`)k63DGPXyz@IAgo
z?Aa}H&#zK@(SE$gb(uY@8%2WDxjnke@9|w>&+dwQepA|GTJoM+SN5Eiy63mFJ+`Iq
zsa<2wZJB$1+uCEg_MTgJ_MEP}=Xbq5w(IXj`*HLc?)iO`APABmDii^gX#y@somrVB
zh#E&=WuCyx0)f^<f@sKuMySzMbwVQzLMBau*tZC&Y!e>g5K7r4h>l0dWuNfKfRI}u
zLG++<R2$214Jjivw2aoUGFFR@ni^3iYGhfcQ01uCF2i-EjMUk(P~*y2J^C%zg)&<c
z%R)mcOEtNym7}w@rj`X#E6X*#thJ1?+%e0-zEzg$cG)XCWu@+xg^pL2>wej51!cJ#
zmW3WviO$uEL?RWKL@P3hRS*)dM7?$eCCQ3Wp(+$fS1gjL&?H+iYFvdO`HDjd6_yk$
zMnkG#q+HQRrGk@c#UQmx^!zJ2X;h+fwPNgB6^^tk9_dtg(ybUBuOg6s#V3P`+6pU1
z52{ATR#j>tRk(##<rY>&T6k4y5mmHBR@D|&je5PR)ncl2i>(GVuFACdYSimh*_K!h
z8d4Q&$yKeTRPmNt4M?r3*7U00GOB9FtOom5m225mujN$vmRk)vURAC8RlgNf)oxe~
zdT1?L=Nj6gYSB8^qIIrC>s%x1TrFDXTC~nJv@X_&rd-o%YK>^=HLYXRY|^X|ZL1co
zZOyAWwP<Z?MAxfDYg_X=LCtQ3HKLE!i8@(lTWnpZi*=zX*R{G@7g~B<>l$^tW7dVX
zUH9s4UFiCCuN&0uZde!kP$PQ%(U3Yw1MZ*=xq~&34&I1fe>Bhz*-$%FBdT8wtHU(t
z4%@IhT!ZQG4W}bC*pApRno<Mn$PKNdH1LkvFj`uJ=;#f-V>F`r)iBytgX`E0uj4fM
zj@vN0UPI{k4ZjmK+*a5y`cM<<!cD1*G~q7Vl)G3H>EcbLOEl3g*;Kn!GdkazR+nkg
zUAAd=xhB))n^FJUWV>QBXi812D>t>S(!{%JGiYf|qN_LcuF-TmW;1A8O|EM<y{^;b
zyKXb+dd=whH~ntVjLx@a&?iZiq{!$s9tpRiR{<@SL|Yt*wRjS52_(@HNwpIlVWdft
z`xYs+Y*KDHq|$OpvJ-V)t?1|?Lz3(Tq~3yB(OS0P4$?w8XbbINEv$pL@D9-;I%JFN
zP%WrSx8N?*Lb_}V?Q$)w%eSK1)groL%k4-lsUx@Kj?z*(YD?`z-A5-nx>{yS+&5Z!
z$7)GkyCrv>R#dxMVkhbjy3x_q3R_|?Xz5*eABjG&eRQ9QzDoP}z7l<>?UVb)KD7_E
z>3yWl>|<?qpJ;RYQk&mb+QPopj&8jzN7qxM>*>*_wGX%LeYEZD<861}?0EZf+uv8)
z!M@%O_st&EhI()t=^<^bhqj3x)|Milg3=?}T90fSJ*o}$={C}5+E|}$6Me2N_4&5a
z7us51Y#V*44fo_W+EdziPi>Putu6QTw%Rk=de3Z|J*y4(?KawX+IZh>haImi_x-lo
z588S^Y==Fv6CIbGXe~R@T6Utf>_ltXiPo|ctz{=#%Z}QOj=+xDF?v=fTC+~HW}Rrw
zI%L=DL~GUwq7S_rcE~>2Rl8!>?M6pT*X$bo=*Z~8J*gLV#Xb^UqCL5XMVELldVbOO
zWKZo;z3BP%us+k1`fN|@b3M4v_wc^Zllx*%@5?<cx|ZIvdPraI89lp4^qrp4cY8+P
z>!E$WNA`oB+K2m6KkS)(B)UZVavzH>@xIb0qVLJR+Nb+W^uhJnz7T!2`h4GszVrHG
zKZvfOMc2@y52No!f48H5_oK_9Ukg9V-|l`<KYJf*AO7UszZX8e`RiAI<K^;;KYMnY
zpL+TikN?)Aa}N^_{)%(%{n=gZ&fmQ)-}>X5@(qRk``3+Y_QAirI&w9C<>2z)y!7YH
zUtY{ye01R-od3&nwR3-T);Y6tMm+t`=_38NPyL&dmrj}|k|+Mo@qc&h<*|Qp^x)_}
zJ96^KKcy%NI`oeo>QK9fde&Hz{o5ONsIQGR(*0N~eW>@1eM7NsIMyEj{yfw%$6DZi
ze4RsGb^lPG{rk4!+l;+3@qHZX&VPGX<HrzdVB^PdsHcyw|67|I{rqo@@1alNx7Ikm
z{aCXcKZZm9L;QGtYpJ9E`>n|azM?~a$Zw5#tTm7B`?qF2*4)RBA-eD1{+YwS|Kr2|
zkMBFyrvJfT0(>Hew;$hke1HGs@cw^)AOBmdg^sUt_;~-|PdI!&@qPdH%p5-7Kj`-l
z*W>qNiyuS$SmVcVxPI~N{nn`;uJ7;X8sFdH`u|>w`0>PR6F&x^s|Nb$!{6s0^vZ|7
z?|%&c|MdgW%MOSkAc!NQxAcw<jzK!o6EKmUfQ|G790VQZA?UIIK@UU-dM8Et0y)wb
zD3QKEjr0W?1Rd8Q=&Auhk4y;qU`2WZJJK6Ck>0?K^adUTo%A8-S^z;$LJ0Z<4L~qF
z0HMeLgrfrxi48zBJ^-=A0K}66kVp+c6Z8PI#tcBa>;SaS4M1o30qCYM06iB6ps&&Z
zG$ju}31t8(r~^<(8-UK~1JG?_0D5T-K;NwaXvQ9ZHk|>e<PJbRZveXB4?uT=0qAu&
z0R4mqsYp9OMcM%>(hg7*K1eadAjOe`lt2$s^UNT%%??r(Zjd_44^o$fLF$1xNWGH=
zsbP7LT2uz9lsZV&v_a~)K1f|P2B}BpAoal-q(<#QYS|g2GVUPN@CK=q{vdTN7^I$r
zgVZNzh=SoE3Ppw}937%aY>1-qA&Mo2D4ramL~4kdpoge6W{BElhp2sSh&sa$Q8$Gl
z>bW>XeU*l&DS3!WC__|19ilqg5Oq!;qHY^Q)Jt=S`fd$TGxiX*=?qaNcZlkFL(~O-
zh`JjLQLn=x>L)xbA;_?Vp~Dh^4NDY0EHT8e#F4|2Ko3jv%&@f04oekoSUSoNOP7UV
z>47*by_1KfMP*n@sl!rD8<vji!_rk_SbAg*OCPLZY1AH;mYrcK;|@y=Z&*6%4@=jA
zVd+UYEPaATBp4o%P-H~H(GiKnMkE>^kyv6x;>i(7q(-C(dPG`dMx<SKMB3*@q%-`8
zbW<3So{J;WS7}6=l1HS3G9ne!5vik%Nayqs>9#Q<y);Lp@79PkV~<Fi&WKcUN2H!N
zB3<xDq`Se0^g0}oe!`;`f{a=iI%*Nvs72wU7DJ3$964$U^r$t@j9T05s8!)ct)u*?
zby*m-9*CpXJ9*SvR7S0oI%?IlQR}!qYF#x(tw-jl^}!ysmYq>6<BnPlZ`3;Jk6PD)
zQR_)KYJGynEEpcMP-M))(J_m}#w;2ivshxx;>j^fq{gfXddym5#;jd-%-ZM1tTX(W
zbyFC#o{MAFS1HmJ$YWMQ8M6xNnAOq7taJL9b=w%TUYcXpcWca=vB#`UXUr<OV^+@_
zvo82!*4<#tdL52gKjBCRfWS}^g`qMALq~8Jx<tUxeG-P=(lE5Zz|am0Lsbrjj`1*b
zMS!7)A`HEkVQ5K#p|lD^bq$72=rD9(z|dn8hCbRbwBo=})`g*_2ScZP7`h(7(9;lx
zKEvbCDl!h`&~d1RjYFsLap(py4m~5sp)ZjpV3Hn()|qiA&yGWFZX7zxk3+YFap;9O
z4t<lxp=o&>+EB)!qB;(BwQ=aYJ`UY6#-Uf{IP}9Bhi2_@Xv-Og_S|u(?~Owj{c-4C
zFb=&5$Dv>F1T}|DP)T%xDq|DW5qyHWL`+ck$qDK$JwYun6VwhnK~=d4>KH#kT@faz
zhvEeFUY?+qlnE-WPEd7if;yp3PzS~Y_1K)CKH3x1iZelF-3hAcO;D%&3F>+<K|Kv8
zsL${uwTetqIdqb0VUyHpe3H6BOj6ItN$LwdNv$)JRGyur+T0{{mY<|<36s<dagzEb
zO;XeHB(<STQbl!=>S~kJd3}<)V@y)7%t`8pHA&6dlhl?oN$t6lRNtGVF8Y(yy<n1h
z6HZdU;3+BM{!+yKrHK1WNAM}>5-}y+C#R&h^pv!~Oi4TJlvL%Wq+|S)bVZnw9*R@a
zdwEJ)Ql_M|IwjS$Dd~hhB^?-3(qnT<`e;u{E6$XZb*H4JHzl3&r=;t_l=L*5l0L)J
z(ke17<<M!Vg-uJR@oDJ>F)ckKr=>6Sw6xAlOL=x$YID=lS$<l&B}_{%#A)f9JS}Y~
z(^65Lmb%)sbY7p9?ikb3D|1@<VNFZ3_O!I+OiO$2wAA;erHlTwbT62e-h|WAFL=g^
z*uE99eJf`BNAMZz5;0@lCugj;^o+H@%vd|@j8)}ktYiF)bw!x59*Q&8dwIrMQf92Q
zI%Czf8S8{TV;vYX)?;(V`e@HsE6$9Sb!V)mH)EahXRPbNjP*2}u|C7I)+#b<<<MEH
zh0R*0@mcEzF>5^|XRR;vthLU}T6uQXYIC#JS$@{KCCpkc#98Z`9C3YR)+(yAR#%&~
z&g-+*9b?vdWzJeZ>{)BenYH%ZS*!2OS{MCU>s~Nxy$NTnUkDQEb`Ut?_ArGba5OG}
zqhS;*&<H%wAn-Pez!eUGkMan7SwP?iA_BjY5qMES;FOBMH4TA}>j-?+K;TCv0)Ma(
zc-cYVjElex4}nkm2z)I-;3pvhe}d;CQaA_W=p0O9b1;q1!7MQc^W+>X(sS?{GY9Xo
zbMQVl2cO~R;G4o6{9K%azshrPLYadL>KxqB=HPSs9DLiDgI}6+@OOI--gM^Rk~;_Y
zygB%SKL_6p=HS=i9Q+fRrz0j$M@*ik@Ohdc=4p<crv+x7-e%|N3O7$5<>%?k!aV&z
zoTuN(^Yo%JPp8y*x~9$3$Mt#osxePLGUw?J_B_4p%+ncno^E*a^htl7z81{WPr`Zn
z6TCp9$O4U{3p9x>&@{e4v%~_;lMA#+FVJhu0=>&F(EHp1eTHA4Zwd?ab8&(GDlgCp
zWq~fJ3v@?YpwH<G^lf8-erYby-|Yo@(^;TP?gHKO7U&E90)01FpkIdz^iO0_#?VEX
zz!qf+Uz8bQQRc`+Szs3BZFW(vaEtO$eo?+GEXohWMfshwD5um#xuz}3$Mr?|s<9|P
zG8g3!_M*J(EXo;oQEqsP@=1SDz7{OXPr^m{6TBp&$dZhsOEQTq$uzzsv&53jlS{Hl
zFUf1nlDx|<$@|=re1>0=ZwgEDb8$)jDlf?iWl1imOL9kBlF#W&@@->DerYbr-|Z!N
z(^-;B?vmW|mgEcml6*H<l3#~Q@=s*h#?WP(z?N+aU$z-y+2+V)TVR&$ZFbqNaLe{l
ze%Zb(EZYynW&547Y^T&^yQVGM$Mt3Vs<CW8GMDWS&a$0xm+gkPY@hU(?Q6lZ{Ultr
zKfx<Dimcc;x?+>qicRAyHcPD7Jh@_v^oqU4tk}EkioMUR*k||^`=+pBKNnZ*ukwnW
zP$DL-uGk%I#XhI6*td-p`=z;Jf45icO=ra}xhr<hTd^<rEB4)B#eN;G*gp{zPNEUJ
z#!&bOj>4A+6uwWQ@LL9jcUTmzawvR^N8u|13O^K4_`QO{X%&U*8VaA#QTV_>;m0Nl
ze{@hd>!NVeL*Y|C3SSRU_-Tm3pOIBKhpxgcY!yC@ufjKoRrndX3V)$j;dN#e&a<m<
zn_Gp?@~iMIVHJKMuEO8sRd_>Lg^TJc+|^d$^ZF`$$5@45nXB**dllYtR^dH&74Cbh
z@I`+Wz89>*Z^Bjh7qUht(KWh^t<gvDHTn{<M&Bpb=(o%oy~D22Rc?(w#;?&=gf;r1
zxJJKM*66glM%T49`h>nl9~f)&V{?uE=&aFMca3g(YxF69jlLeN(NDuQ`ZKal=g@V!
zg{{-4@pbwJu}(iD*Xb|JI-O_N={C1cpXJx-Tf#d1LR_c6$?NonvQ8J(b-Jsq)93Yd
z`i`+qzcSb9AND%E<*d_t?mFG~*6EA>I(;u#r{9F@^e-eKM~qsI7`1!^Pso>ugnXY&
z$Zwg1yu&8sDwmLt@d^2gkdPmW3HiN}kke{Hu4@VTgr1NOjD-ByOvoRdgq(E~a??x5
zr~HI`JxIt;!-V`9*^qPShTOt7<kR?ue1q7KpOG8#7iL4wvm0`o+mO%l8}cn-Lw+G{
z$lsI=xu|Z)U2Q`?uW!hAj1Bpfxgr0sH{>m6L*8>Y<i58dU-UQRd%=eMCftyJA)9u@
zneB)(+eh$C`x3Ef-zPWix6G!!!*1GDZqq)-Z`xOcP5Ys^X}?!C?X<dS*R@UiguZDX
z7@PKEbJPClY}#3O({6g3_9=hUz8-AaPs2_7GqPpp&@H=#ZP};sE&B$sWj`ag>@Uog
zooBb~Hn(M;<+tox!j}C)+_JwZTXs?1vb)-reO}+P?-*P5D|5^K;cVG^?v~y6w(N`k
zmVGbSvfqST_AeAe2n<6g97C9B)8R-A5f}{FW-+7^G2){<hFlgf<bjAG@05rcs~A$#
zFyy$7Ay*9yd1PY92M0qkE`~Hb3_0mz$h81No`e|kDdNF6nnXw}iO_fwVTmNdlSxEm
zlE^NbME1EPa)wVLH-#kfTudTgl_XM7lSoHPBIooZa@$BEFU=(K-AN)PH;MGTByzz|
zB6ou%@;Xc+KhbR_V!aH7Z!-+B&2Z#4Be2^{h1+J1^4rX1VVij%ZZq$cZ6>8|Gc|3S
zIj(OrSB-7vk-5!$aJHF@yUjGbZRVuE&0Gt%nJ3{k^9k8uaCC<uu^ooScNmt~VR&+f
z5t$ukm)&9ZxgF*Vzr)-Vc9`el4)aynVG8OF)6sUAbNUW*+t^`Vnmf#QXNM`dJ50~p
zVJ`SP%-vvzc^&RBKhcyzU@3*dQwl?*6pl<O0-I7QTuM30r<BV=N_ilrly_=Msc9+Y
zxSmq38Y$(GnNmJDDJA2kl!lj5PWmb3T98tngem0{l2&jut&mt+q4BiB5^04e(~8KX
zm0dQi>~m@544+nR3TfrJm{z_jX{Dg1m5!EH&gp68wvkp|nrY>`lU7P@TIqRd<$|A9
z?gnY)b(mIuq8W$4G7g1j9EQj^9GP(hHse&djB}LFIG2Tt^FYiv@6?P_(=yI+J>y(8
zGR`A2<9u*4PQ%MMC;g0bEyy@e!i@6?$vQZibx17h(0JBiiLAquSx02D&MupE_PMNc
zhR-@Tg{<>j%sO9{tW!|4PDjf+=k%;|+sHaE&8+j?$vP!B>-4;=bHUF#cZ00+I?Osh
zQ5-2_IC2EXkxK-Q+$VA5EsG;n4o8mhIC4e6k%uCVyjO9guHncD9Y+of9C>Ww$VV4P
znjVgv@^R#PfFn;s9QlmqkQSChPUAV`29ZOakvZfGlSA@s4ry~a<Sd^<ZV5T$g_uLW
zDLJI5=8&$IL(c0t<c^U;UYR-Mhm%A0+#J&Pa>zwLhujNt$eS>S{6cq`GPcVc!FQQU
z#4dB6+-2UfyG)haWsdQ?%oSmmc_{8O@6}zVuI(}>^j+q_*kvA@yUa&-muY&t%qf4D
zxgP8?Ps3g2Gn!{wSe`kJ=b0Nso_R**nJ;XfX>)nzET3m?33=v)m}kBzd8Vl5nXZ;+
z&g*&Rj*(|xnR(`ilV|qaJk$5`%tb%X+zax|n=sG(LL(N56_g`*LAgW}l>1~sdCL}*
zDpydB@df3IP*5I<1?9b3Q0iJiIiVMn1EZikHVeu}x1cn=f^y0)DA$96@-!?cpV6Yy
z!ivgiyr|qDipn#xsC;3IN}DSxXZfOXODHNY#G>*|jX0xLRL<)~<&IHQUYSMZhf`Gc
z+@jL=ipoX5sN4&R%A2sL{6b4k#2B3;c*(g$l$`ry$$86`oGMpxj`1buicoSMiY4d0
zT5{@I$vL5yoCBleJT^<tN4MlOy^?dvFFDtPlJhhyIiJyp`(b;|X?)MQLF_rt$UWx^
zyXUmIJ?AXH=iCzZoEPGr^G%KTpSI_m*Y}(|#-8)a+;e`odrsfmb1wRO&b?sIc@yqA
zzc2!&Z~|or0_8{o6<7kTa0GgkC(z3Rfj$rk^qm?pL5)C<>jZk$Akar9fqrlawBZrx
zNuNNk1qAveB+yS0^CPh`O5<geCCVsImQj%{qx)PLJ;RsLn?f0VE|$@+Y8mZlW%Qh0
zMsFKs^rcxwzq@6$=atb5ei^+Rl+o8=8U2Y>SPHMO3{hb@vcd{ng+0nw*vmqNeIQoY
zcWQ;LX%+UkUSY2q750%?VL!MPw&7LSlYWK07F5_LVTJvKR#_6OvNT?0S)$7FWR(@!
zD!b2B*)x2Vy(v`L=VF!ps#e*KR%OrWRra<~WnY?A_PbkUdtQ~j;8)qZL6v<SR@t9e
zO{MUf$`Cb`BWtR_)zqVWO}#AC)CXcseW%sb<9bcKYSh$6W=;Lz*3^bqQ&0Le^;%F<
zpM*8_6IxeEtgg~{U1f>7%9C|fWb5iaS69#Qb@irDSD%Y@^{ZM}J6c^mr`OfnMqPbr
z*46KBUF~^w^@3kl?*?`Cby!z_VhxwV8!kgMT#jtG0@rYl@(uU0&~P7!4fmbaaF6Q^
z_o~rwADIpJgV%6R`VIG5&~TrG4fhk;bV;n~(s<KliKfewO;==_?mpLa&+tw6rqFbs
zi%s{d8gVbJ>7LV@?ro##zBHTecem;Gyrz4>Z@PDbru#Z<x<4@zJ%W?yC4xlnlO+0<
zBhh0#iCz&%^r1+i?==!Vp_Ax=L86aM68-3r=qaB>uLmUhG$hf_SPMOkx6m6z3w=hm
z&@U0sYI800EZ;(J2`%)6*h0Ul5#!QY=y|<`-Z5I}E3<|Ea9e2KYoQnY7J4sep>M(#
z`U~4<kKp_4C1RhwPwumCxqbE+zt3I~_SuKxKKowVXHV$+?18b*J~sE+kKR6e%HL<N
z2m9>PaG(8*wb|2no4rA_*=J;%{lc}`vwWMqCA8TWVw?S@w%M-MX3y(w_KwkJUzu(8
zhudcRUYot>x7m9^n|%|u*<V;kJ%V@COGHP#Pj=L|Tt_{|choCFM|~)E)c0CPJ)w8h
z1EZrpHaqG^ucMywJL>hIqdpBg>SwI0p2oZC4Wg?)BfIJsuB)EqyXq~WtG*Ds>Nl;c
zp4YqT9iywhGP~*zx2yKOu6oh$s`rAf`X=nEzp$Qr1n;?*h@N|&?745bo_mb%xmSdq
z`%vt;@3o$LLhrc;M$dh0_S}zN&pqY$-0MNleH!-M&sg6*jrZLfMBjZz_T4XB-#yFs
z-CIK6eIfSUZ(83yulL<MM&Es9_T3*|-@WMf-FrdbeG~TGUpR#^1ch-Vg$W#m9px$P
zvOr-EL<)PSQP^>v!mb(=_Q<5L4<3b`^eOCGKw(cp3j2f|!D##l#u7&`o;-qy+!5>y
ze+0WJ9KoK8N3gHj5$v3P1iNh<!Csn2u<zax?1Fy;yBi$AUWZ4ppZHOZA&zn!d6X0Q
zqugcTDEB}-8ol$#QSP{Yl)Gvi<sO+wxewk^?xcT|yA~Yfo`graPuMYz#*c9<ag5{1
zW1Pqx<IeEMxSPT;?zwo3`>Gw|&gsXv+r}~OrFo3|?j7SU_{X@r!7=W2c#QjrAJ-V-
zxW<vkHGw~_T^5dO55(izJN>wJ)i|y_GLLH?yyMzQ|G0K7IIcYjk87W>6B>=5&{*Px
z#*-&BkvpNC;ZJBcg%jFy@r3qOJE5J^PiVJ|6WUAjg!bJ#p<VD#Xm^7X+UxLy_7gwp
zF~muaBTsq)f6}`wob(=uC%t$2N$;w0(tBi{^gj3}y=%cq?@4&l`-GkHX#AAN5~n<#
zJmrbpDenw_%DX9?@}7&Qysz3R@0@<hyKS8EUYe)8@7^izf`7`p8=Uf9ho`)sIE`H*
zXzV^oV{dsHyCTroLy^Yb>oj&?(AZ;>#y<Kqc0Hi6ry-4f#!q86h|}0J@-+5^JB^*?
zPh+=))7T5~H1<t9jh)v|V|R?x*emli_QN}kUGz_5_kz>doA5OD3qQkMBF=F4$urzr
z{tS0TIKw>@&v5VcGu(l3hI?$D;Xe9jxa+|g?rC_2`;4FEZV+d=XXIJ#3xAfoC7k76
zh-bNP+F9<rewMpqoaJ7bXSpBVS?;2Lmb(|6<=%v6xnKA>?GkZLyHB3e-ty<PE5bSL
zp?FSvub<NnjC0y!^PKk4Kc`&}&S_7>bJ}P8ymo^)uRSBrYhU>D+AZO{_Ch?bebdit
zcZ~DeEAzbe!#l5C^v`Seg7ey&@Vxd5zu;XWE_nCJ3*KA)f_Fu@;5`&Cc<=QK-hpw!
zdu(3tKKd8D>%j%@X?Vf=j9>I_5Es2?<VEibf6==oT=ZUu7rk%#MemMr(R*cH^nUmk
zy?en$?@f5o`$aG~M>4p;Gx%kJ!5@eW{!VA`s|JHVG8z1X&*0Yr27eMV_$T}l&Jve!
zp1g#M{3ZORa0!1dUc$fXm+;%hCH$p%3IFb2!tVx`@Ymrb{3mgl=g7;vAYA4jh?n_y
z`epvAahZQ)Ugkgem-%bKW&TNcng4`e;aTDe&y!bpk-x&<6t3{k#Vh<*{R)5ExWd0Q
zukhdfEBxKy3jaF1!v7?$>Ku7h7lf<&1M#Z<&bX>SGOy|%{Hyx4;Hv&4ysCe~4|J9|
z(0TGe7x@GIrf{G?7Z3EW`hkAiIM8332l{vaK))Lt=&!>A{U>qF=g4cmAYAhwh}Zmg
z#x?(udCmV2T=SoV*ZfcTb)O}!`#gEw7y0Y{P2sx#T)ggo)vx=vjqCnP^Sb}tzwX}+
zuKTaU>;6xI#qX0W{#Ib|ha!u=H(30!$>JXa7JnMD_-En<{*1hVf8lT7w}cz`3-Jd2
zO}~NPF>c_m%p3R*{|0_9xPiY3Z{WX(oBVz9CjVBr$v+ft^6!nC{A2Sb|1r49KMim4
zpNU)iGx8SyMYzSk5O49{^jrKL;}-wQyv6_UZ}InnTl|~w7XOR5t=}ha>u-hI`a|)y
z{@%E)KQ?dcAA{Ta)9|+bnYg1rBk$;6ggg2R@s9q@xTC)^@901LJNmugj{YXRqyHlA
z`uEAZ{#)U$|4_W^zc=pskIlRO$KbC2G`#D7Chqyq$b0@5;hz6Oyyt&2?)k6Gd;X8$
zp8qDi=l>!(LJ&COfyfc>432nYa>R##Bc6mD@rk%k@Z^0$6z&tx#rwop<391yyia@&
z?h~)W`@~Q3fgp$vgm=aR;gR`3_z*l0o`esCPsBrkCm#x;@KAUzJ`}zh4~3WJL*aYy
zP<S0a6n>JA3_*NkyfYseAA(25lkk!8iFj=A<YPk=9vjca$HrIVvGLM;Y<v$M8?VF1
z#!vD|Ac#+bcjlAeL--{4L_7_6@@XInPlM;;)8MP|G<az~4Za6YgV*8H;3vrwZ$+MX
zZ}P;)kS9Kq&xkL=GvbB#jQD0eBVL)$h#$c-;!XIB_(eV!-iptK_vUlqWB6S7Oui7l
zh%bb1#tY$<`9k;+yb#`mFN9y@OXIEh(s*yaG(LtejnCvO<BRyp_-4K`egv<KH{mPe
z7x_APE4~iio3De9;p^Zt`6l=xz6rjWZ-O7;o8Xryknc=^{16J{C-N;Rif_rU=3DZ6
z_?G->z7s!$@5E2!dr=hMi(k$6;`i{q_%r-qej-1bqWIDLYJN1ohab(K<mXTnKZjq<
z&*As*bNEyILVh#9kUzpN<S+A^_#^x#{tADXzxu(@FYLp@kJkTE{`M#T+1)R>|6Bcx
zKl47GKd5~;+y0Yx)PMT#g);Q%&ENaCfBouzM*haj{l8p(@z<F@dv@>fZT=23^|bgO
z|Hb3gfAzN>_5SU-hZlb)9^CKz755MScjw+8U;nea|65zT^PfNbySM+fD&M-P|MAU#
z!O1t?|2>687ykZr^B)=4CNJ6t(tq<WucrR_$kqSob^eO;=HT+pfA}{q{T2G>%%A?z
zUtavv|2}i^!oPlWVdKC22j~Ao=r7M9PVL+>^ham^579aE7dty={*(VzJe@WFIsN~9
zF4EVR|Msa3>EE3ESATlx<o^`yp#S4POP)CXU;mxs|L4@dJ0|{jFOU7BfB7$tW{w{m
z{qz6fpB?#c|BI7HcK(BZN)7%IMM1y+NO6`~oL?AcoBhr=j<ZhV%(K1!i~gNqewbev
zXQTbjM?TCi{DY1p&Qgst)eiFu<E*tfb2ZLhi}MTPEVek4HO^*>v`@eDi{s4JSa0%M
zk8+q_7-zf18Lx5HTby6mKg=(Tv*3DhCS05i8)w8F<`@1!*K(L&7-!4H8MATL-0!^U
z!~DWHi!RQjjkD?EjN1NTe&HYVF>#h{oN0HMUl?cI_5NR~-UKeUs%-y%=I3E1E5*`8
zGey%RN7Tb!m}xi_PKla|T8cS@W9T^^C{58avCPOcv9f5CrZ-aA3$v2apV24{CT4Gu
znenO>IpqKP-mJAf|307ec+PWxXFq$bb>G+by01;<9oe^J;D!7`vhm2sB`eSJvZK!?
z<QI~yXZhM8zmV)bGI+`2vpnvY&mHm$UG(exzmVs>^Wa*(H(9?Szu1uhNER@efFZw-
ztU${!kG`LfUr4qf8N*}^k~vKFpyiK;{6ew`$tZRqztFrxcvwPyq5WCNFDAdx{w`l5
z<QLl4=6i(vLVQ1tpCRNIl3#2;W5_SGpPdXw-V5(3<QI}(?0C<?FGH3i`Gw>clV51p
zD&!a2H4OQM<QLmD4*7+dFDm30+GoRO6!Hu0v*R-i`GsUt+GiZ{3zO)tQkJFN6CuCQ
z?iKEtn13Jg3+>+G9t-(}c!ca84Ecq2Z*q@@{6exf?H=Y{=AI7uh2$5LUugF}Yarwo
z+S*`^g#1EVJFKCQUr2tjt+9|_*d2UCWQmerXlpa%7n5ITYnL?~@(al?wlyB|3&}4w
z4_M4IjQNH!?=a>c#ymu_%R_$gT3%wvPmFnrF<&wKyjlKY%wvrCj4`iKUMu#1EYC6K
zJBI6(<v+$e$e0fq^CF|KD&|SXe94$M8S^J&9%am@44-$FUm5c(W4>j$U$Xqmn1>nj
zF=Jk4^m)ZR&6uwl^EPAtX3XOZ_ji`p8U12mJ!JWwVZCJepD_<K=7Yw((6IipJkgjh
z8uLbD{%Fi2jrpW8uQdACVxDQ(AF{mDuzzHEs9}Gx?DCLbY~H`HA7%NfVZX}qSHpgm
z<+FzU&PP98%ySL<qmOy7VgJnXV8i}u+2tX>*nD|0Pd4n&S>9~ezq35rm`@w_`^?`L
z^K8TUKz=cMK$d?S^KirYV%g<nW=Ef3%+n3$Q<k?I^LN8}=EM1x<@JX1FU#`{=VO-l
z8}om|d79+|hx67vlz1m&o^UvyExVk|@o;`;dBov-&+>|E@))+tN7yE>V0$iC>re(!
zr*en7lr_|w>nZf*dP@Ddp2|S3r#6`DsUOPqG!Ex_n#XdZh4I{IX(BgTnaqvWrgEe8
z)49>cncQged~U9=kee$l=H@C(xw+bMZmxbMH`lnDn`^G+bH&ztuH2T-RonBqx{iFV
zp);Rr>dNO@dh<QSzI;!)Ki^Xw$oJF@=6f23@;yz%`JR@s{Ah7JKU$v1k5(u1qjgjH
z(T3^#Xwyu7v}Ha&S6s-?l^64K)usGg-Ew}eVI@D;w3?r5X)V-BZG~E;y-=%l6l(RI
zg<4}*q1N12=q>dZdMg8k-r8WHw|=P5+c;e4Z5}U-l_m;fmC3?bZK^O<KV2AWoGFYo
zFBIlWi-q~hQenQfT$rz4Da<#n7Ur8<i?woFu~uy_*6KQnwT8}Ot*NV6Yw0WYmivpn
z)q!Gf-C(h|VW`;KG+gX$8842NCyHa$$>LbuRB^0fx;WM}QygnqD9)D`i}Tf`;(Xn5
zalT=tIN!8doNs9>wN~0ot+kF)Ykg;_wXv(z+T362s|=L-YJ;V|`k_)^<8Z03d7?C4
znJkUhrb^@W)1~ponbLUkVrikWR9dJlmlo<*N(+svrG@6Ua%;7{+*;RBZf)o+w>EW^
zTU+|eebs?-U)^B2uVJX%*EC%2YndpIS0~HkbyMZ>hUxNn(@c51WwE?aT`DisEteM>
zR>})atL253_DY-bf7<FhD{YNkmA2-AN`Gyz(qBJR>2Dma^fymdCTdfaiTdfvMB_|l
zqIs#ZSX-_v)~{3+8&@lf&F$5;x{hjFLua+EsjJ%7GEnWW8?5#>3|0G^hO7N8lhuj3
zsp>?-bakR>raIBGR9&oFt}ZsLR2Q38tBWliwf6eXT6<$xt-X1$Hc&rQ8)zJ^4Kz>H
zChMnblZ`XA$>!zSQvFJ8sd2To)Z9_m-q2as-qcms-ZEG>&@fat&@@~(&@xpw*)Ux<
z*)&r(*|J=>)UZ;w)U;Z+)Y4hs(b!er(L7W?*f?B2*gRc7)i_f>)x1)_+_+l5+}zpF
z(bUz@(K6I9*fiWQ*fQNP)il#E)w0sC+_c)T+|t$9**x4h)I8HT-Mrek(%jY5*)rTT
z)H2gF-Ll%W(xUZO3+t~@>yP{})?bD7*OSZTd-ZtLzFe-{pUX83<Z{KqT&`g#m#Yrv
zaxGeewXg;owFV1e4OUo#bGgy{d~UREAvaoH%#AiJ<wlFkxzUD|+-P+*H`-ED_E)R&
z!P=DZ)xMS+R^O?7ur6hMX&u(}t*yf*t;1qiht;)pI9D6b&y^<fbB&Yvxx!R_u6{Z{
zSDDGr$?H2;x3IPjo3sv#VI5XkhqXd`t+mjuwb<U+QP5{rXs>h?+M9a|?R9;H_Huur
zy=kD(UK}j6Hw+cptHXu%ma)QQZM-n4^*Gr$RnX^In5@hcCY$FAlXVM)$?{@hvT3O>
zSzInmHmnpTtE+{{mRfP3)><4WwG{`H1vXIMSsbWz6$hGoivx9i#R09!fu_OYfY#$c
zb+|atGFDuwjTe_n6UC**sp3-obaAONQ(TgNcd2fnxTH0?)U;e&(t2E~t`?VCYFdk0
zlgj$C^;ls&_Lf@f`bw?k{!(kxV5zlXsMJ~=F15CdX+3IPHik7>VNK4L#_JYJ<K@ND
zc++xeykVs@UR^DXx75mgwYG9!V@J8KzO&p{=_>a%_i9aQZ8n8<S!G?0l^1Fg<%Pzn
z@<RP|d7&~>UXbs0p-yYFDXhyX>#|nqthH4-8#^kU^<9<D=H5zYU4NysX|U4SFjVQR
z4p%x`#wydbiOO{2RAst;rZU|;Uzx63tV}m8SEd_QD$~`~%5+PuI#g?`4k=@6sJ^Q@
z)ZAMgs_U-~H4RpW8iuPwEo0S{+C+7wajLpfKT}<iCw8T7vAWW<TwQ5ct**4RDbK1y
z8CPA(vFfeW>iTQ7romdRVYpUnnW&95PSwWhXKG{3^R=<M#oAcYa&4?(wKmq$rW~pc
zWm9!2f2zN(w`s7hw_&)hw`HPkzHzE<zJ8`|zIm~3zG=B`zG1a)zNIa!)BgI7rosA-
zhT-~-mWi-d7we~*mg}b)R_mu)+8PEMyBY?Y`@?#jXjpEXX;^Mv%+_mLbAMx7({N*3
z%S_`$^J3#f(`w^HOIK5W^KetY*6m{RYSUuNaC2A7YV(ZNZ%?i@*Pd(34dgm<eYvjO
zP_92WsHei_ay$!|=l}A|-)k?|b4E98xed?ry;9Hc<+;5)tC#2V@=RWy!~0V`dza_!
z@{C=ctIM-=d44X>%;h<`JR6ti;qnYzo_ou)Zh5{f&$Q(^wmiF*=hgCzTAoYGvuJt#
zEYF;+>N&GKTbAd^@(fv?8_Tm|c|I)9gylJ~Jo}aBz4DA#p6kl9TzP&g&ury6tvs8R
z=dtn(R-U`cvsQV&D$i8CSkF=A*{M7)m1m^#R0N)d%JWZo<|)rP<=Lh@&vd<>Vajt$
zc~<Gxdcr5qB;`4zJbRSqjq;39o-4|;M0tKF&kW@`p*$Ou=YjGJP@enAvp#vgC(rcc
zIi5Vbljn8vjLw|>Z`57W^5gw~@ZXo8*YrO>zG>Z`pM6>9_}(GUuiNP{%XYUOsk*dV
z_x1O^ta}W;>a^~*TV8%1RDJuk-S@xu<>y3wr1Nv#x9+yqd(ng4x8FV8w?6UmbEUr5
z{j2UDfBNO;O<mIURQKx-d|4+ce4?0qV`=SKZ}d#xt+gf>UG%bU@`p>dN-q5G%g?iV
z;SU|j^v0KUl!>0bk~jbJ<>z1R^XUVU7fyXyR~dNfh-C90uJxMqoS)qHgyhQC*>j?-
z7d>Oc8Ohtvds%Ne@_#N!)_;4gXQg+2?9UsM*8f|3b{sv}Lsxw$*<$;bb(rcWKAe2=
zh?n)4M{d0#`Q*9wTq)~~x48Y2$#z$+JzI_*ZTK^{Chmr{XUx&7{qPf?OIB}Od)6F1
z+Yhe#QgYn&=ewxe?05d1$r+<VnSS%+G2cl#2Vd54Cf|H_k{<lBp7Xluy~);F*>kC^
zx8LbkKT7(S*PcyBkN4qEKbWll%9;j1uUB`%&yyS8b5^GJoZY&ZOl|(M?sIASNb+F1
z_Ut-(z~@eXJZU)jJ(&*l-P~W33!hzkmK{Cer8hp6w0`ikZ2qdc&9lkVl~Z}v0?%A>
zyH5Tm+3|`~GM(s~TfCH{|5|(29X;bW-coS)pZcy$H@foKlI#1y37LMh_w7~p-q+c4
zuuLoYT5rAEVdyy1PS8*mo@jI*|K72gu5{(qE$+VO*0dIS%<0!{=6<xtQ9MJ!w3vOT
zU*+z6cb{o9^qkdoTe$J--tNM4GhFWbTe?fXet4!oHNIslH*)`>nGUttJ+E`$TI|jA
zsQ>J?t=svJ2b(5DZ~CQMU+@0;_*;3_g=t3h<sIBke|Sr#Q<cx?aKByX$@HoZ&h6}8
zdry+-R%g9xS67@|XId0J>>a1>=03k+zf8y4dg{$?^P{>lJ?oyo?BUL7-#gQ__%**5
z^(|h@-wA!NeJ#Fb=#TAt@jXM|Y(EP>Q`EosS^1empKb4j_oQCf-Xrgo_Z)RGt_9a5
z>SJ6hu36N{xRzYgsF!iAx#r=yANE=BnMD1J&x+41>S%nHe5O%P<Fn>7kGdN70{2AJ
z*SJ@>XEL2l_mbUHYtIX@dyRW8=oWS_a!*G6jeC`QHtKNP%iPmZkK<nFo)5Z+tp(OZ
z)aO_$teK#r*ji#uMZJ!-#+nPy9kI2@nvD7#Yn3${bv)KGYdY$Ataa9W)b-d4*b}0@
z$6mpn5p_QH684m!57}PBo)dLH_9FJAsQ<B7v1bLH$@Vh#w5SKN*RkhCU68$yJu&Ko
z?3L`9LC3Palsz@-h3vKLxluP{FJ@1U`XPHYdv??j*~{6}qn^lK&z>K2H9HG96QaJz
zS;3hRbT~UpI8&nD$XUag6P}x5XAx&o)E_ykIJ2S-$yvsk7WGKZI?lYPOL7)+CPsad
zvywA2=!kZfa;64-(au`V+@L$!S<IOn^-Iob&g`gTa+Y(ZM?I6Xo-;oebj|SJcSn6Q
zyq@Q@*>haN*W-C@_Iwx4eto~}xi6gk`gyYF!EpBL=jAzWrh|s}lRZBsykDE8WyUmI
zkJ+e?hU;a|c;q=W;d-V~FXiml_0DwD@Ofm<v*GO5=aohsHGH1g^KUr&^?7G=rs00b
z^wn^`q)}%L_fz(Kop8Tpx@))})2P34_UnF4qYfMHXM2_;&+iHMdm44wupYAK{c!ec
zy=2b;3hRmI&DryT!g|Y|8^qbK^_WKeHmuh)>bPM&XU`uB>pjzT!+wxGuPE#n*>jA-
zev(GLm$P5{O{V*X{V01L5@)~mtL!;RVL#(}cJ}-v&VKE8Y1D<oewaOPDeRZ_j7y%w
z6!ue|cW2LM;_TOcn?1LQvtRo$&%dJv@SOeHuYJ^!!+xIW$zi|uQCAM<LH4|;a9(6O
zb2v}3=Sy++>%7Ty=Wrfn&!Y<GRrZ{!aGqt)uL|c~HV+-n!%Uy%?ALjjJqIhCr#|Y{
zoc%g)v*%`U_Uk;(o~Omxuk+eR9Xp)oKI+-wywB#cLp|W5z8&g?>^WYcp2+m>P;X?<
z{R;I+rhkWeC3{X-sAn=gJk&ece0ZpbvgeJ3dMVS%Lp_x}pDff{nQk8HvFv$fp<c^$
z^ia?FsHcZ|FVodSJ(xW&E!2zIbJRjTnd$AJ-t<v-5A|rKzlVC&M;$)YvzZ<r>fLN!
zKGeh6^WH+eoIM9F)YF+>AL{MwxpAQ$&-D9HuluOuhk8DH{#>Z{GhILQ1KIQHLcidn
z&L8@TOz#i<MyC6Rek6MyUg%eR<N%?c$#_8McQP&z`l0N3d!b*-p2HXVsf-tde#=L0
z5c;v~d48c^%Q!;l=Q5rU`n@d2AoPP7UkLqT_8h^`PiDL!^qbjp2SY!aJ&!Q-s~Lv~
z{cQI9!qD$#Tq5+t8J`IKvX7i1^wSxy2>o`(EkZw@@r%%}`^YguKcDf8(C_=$|3^PV
z^f83*oB0-^Um^MwqCX+}5~3d=`VgZ3AaI||ZxH*{a9?G<g6JoRK7!~Uh`xd77l=NA
z=nsg#fY_(Sek}6;$o(VlkDNd9{lN9IJ}34wv2Tg}N$f*nzY+V2*gwQRA@&2Y?vM3-
ztm9+79_#X0f5$pI*3+?Wj`eY@gJZoL>)Keq#yU0Dqp|Lc^<}IhW4##b!dU;sIxlkU
zSht10pVeXE>t}UU`2Ja)6n?&}?uqqH<js*Y$GRlueng%epQ9N0ajXv_FOHlzp6l`a
zj?a6H&w-5mH++8CIT|@{JQpL^jXXDU+{kak{ga(T@j02{e#_2}$YbMq5cmC<hZ1>f
z<g9UDj=3pupAG9H+czUOjl4AOcae`qE*g1g<e*`_X8TLrM<VBp`$Fyi$2EJT&Gr;J
z#WK6ZGJ7OW_KKJEiC^}MUk>Evq}a|ChQus~#VjQr=EuZZ#>HJG#9AhEJ^86zPjNce
zQ=ZB7ROi;%N^xP0tyIN0^J1JuG0w6WXEm446>9lfp*1h|n6FjZ^P_q$OK+hw-&^X+
z_f~quKzs9Jg}(e)sXsqf84%kX%+D8w^7EzP{Cs6pe|Icj6Ys2vch<x^$HZBBi_`hu
z@=U(BI;TII&yR_Dj){4WiFuBRwagb+^7G}@{Crj4xsWU5O09)f@s?Jx&(Tsxp|8+c
z=qq&<`YJtzT)DR}uHP9K105Fw9W4(Q779a!h0<_gp)x9FI#y^cju%?X6NT2QSZHag
z&{v!;^p$4{ebu=_tvp{CFD?|sF$&|=rNUTwxv)@NDJ+y%3k%g;F;}S-TPv-_HgTA?
zN_%m%(or0*bQb$dUB&)NPcc{REw)zsiW8;&;zVVjI9eSnj#r0@i>2Y>Vr8^gtBmRI
zjThU*O50$il_|Y$y4YWyDfU<A#9Qa}`wPVh@tFxR)3NHZ{=HIMEUy+9tF_W-skJ25
zRBEqult#;)rGZjcX`s?m%2j$xW2L^*WU0S2DTdlw87z&Jhe}JO;nGrNOc^TUrS|ef
zsl7T`s#T^+qt)rsKzXJ#P@U7)nlFu27E0nyrOE12sjaeH8mq39mddN8rE0A#s#+c`
zx0O389p&+IXL+pLRUWMLl=WWA?bW{WXtlpQRT(JP^gNb{@=$q9JZHHwRvxcRlsm*)
zJ1SzW)oJ~DraV}k6Q`XoPgEB4dyD0%>QcF_x?I+K)c;q@%T=+RN>^p5(o@mb*E3f7
zDz$2VWx6s@X{`=cbS*1wVmvFAv5E++c+XU2vN~NEtIkx0s&ke0>b(AYq0&)Z6z5se
zpD$OYsw)+J?aE5Ex7t_js!r&i168pe{c}#wP+6!BS6B33OVt_ud#XBJUDUtl_20|-
zcTH=mRV<`UYpEkQnd=k}>B=o>osEl!ENFdA=Z14Dxry9-ZYH;!tI2cFsx{gs*4eK0
z)}gi5sWsQ7^%mA=sZVQkZGDdB2esCQ#4v|*qt!93<8iI$39aR@Hp|mmpRCP!t>Fc&
z<;6Ac0qe4?by;Lx*7EJ8)_i-REwB3`-(K#_w->we?bY7=WT`JdS?JH}p2$z;2lJEV
zq5NcVI6qk(%MX;s^8<y6{6J+YKTw{|4-{we1J(KbQfVQ-R9MU}RhIKh<(2$WaW${|
zAgs9#t({J-p)Rc-t+i60)*EYWP-|vLYiC&NW=!jGLhEr#>q={@I8*4W&T9=WY7J^V
zl~=T;SWmTLr`A!Y)=+1;tJtZvGp%(qT^TG+mxqee#o^*~b*wlfhB>5lGNd&!r1h~<
zS}d+qmWwM|6D!p=-OnARTDhxKtM+OQ^y^+8)V)8fdw8PMt9xC0OR2ZISen;;t$n04
zU*%rz(*4-4`*yHARUX!TIH7xbM)&8U?p^LfF@N266P01zJ2RDj-9L-EPiAyK<npb$
zC)%`Ew(Gv=&>q^Ud!tKxWpA!M-=}+|Kc{P*8^{moJ{is}Y0quVPvpk6*Y@S7b<fP?
z7R0bS^NYD@eU3x<)!a(HEkBm;$oJ;E^7Hxr{8WB8znq`RFXnUhztPOE8uGj{|7on}
zVjUOjw^+BuoU~Y{#riDPWw9QMby%#wV%-(%typKp`YP5{v7U-`RIHz3-4yGkSSQ8$
zDAq->9*T8PtbbzNlM8xRR_6p?UaV_kJrnDgSii)&CDtpkPKotNtV?1&66=syf5f^Y
z)*G?Ti1kIRE27UU))BFOh;>7(7h;_d>w{Pq#Cjms0Wq&Fp8LAr3az&P^c324-*ss3
z2=`l|NB3f{_Le@~gZ<hk26RtqKPe9BUL4lmFsi>hma7%U^_q!XZ(&lup303Crfsj9
zFU;j?x({nQ?|XGG_7<0NW4a&5iYvK!-IMdhTE10heUI+VzCyds_Ky5GXT9#xg+gz>
zwb-BUD-PtxwXcj9hw=-$XBUd2@?4DN+Y00IS4`yl3zMo3rt%YoX`S=Bp9^#PTJ!lf
zo$-Ce#e9EpNv~PXPw0&A*FLjYtQFdI%J&r73Im0X!lcgjfkIbdNxzdT_R2@mSLiAB
z7Y2$0=Bb!04(Zp!g{9({UOQeGEl$WcF<ltbp0iw-(|^wwIyldZi-p1BlKyPDFs1W+
zLi^8hu~uv^wibJeZN-6NM{%s!segABCyKrLcYkrHsC`I#(2D+KvN&Fx)1NHqcjk*T
z#by0-sko>=i}&Y~FO9fgw)}X%Z|L9mw;Zzn+x72zAGpaFExp?-rQdcQ{rvv>zBuBJ
ze_-=<`@S&Z3V+`%(|7Ov&xp%)p0@7L)e(2tk?Yre^<N{dYu{^)>Cy|XK0V^LI^lEc
z9$y)8XFYM}x-UL8;y!)ZJ(*rS^Vbpgg`0o1uKbq~w|?h8u6yI3M%=D<J!K4--ZJ+G
zvEnC--FN<040zA_?tLB}aWm^%GyVBzKOJ#n^;>uU@qrQd;E}KIe(?Sg_pgbaGM##7
zKjL24VejtG+%@8Ub?&<EC%!Y{Zus_FGCjNLt0V5t1K!d7_!mZ8^VqT7H{3qr4u9yx
zO!pqXX~dm&!eI9|#`V4?&+GpFwIlAY|9erUkDt47#GNxU+Fcu#4*k0;y4RmS;%<EL
zs!T_J^7Ik+-nU%W{nvMmxNpCEyxSi;;{I~g$1}bC*@N}>9{5!EF>b{D=gC{TuiIzD
z{j_<~7&g86)jR6?AN7UqL$(=lcU}0U?mull;@<d)uV(uF=gTAR?uWnG{o@xly5FvT
zr~CeAHo8Z){GKsydi}#6+vu)4(Rcsy;f-$J4d3tH^P!FIN4NYi;{hXgZFE;X@<8`l
z(;MA)Uwo*0*Dq{z^IQMi7&+QO_YE7}H76~0fB346ZlBA4*Zqz48{H3X`9sDR#@-{|
z@Vh^Ccb%}&-Td5Ny6=6v{=MbjjH#nVoV<@%`*Hu*eZd<yy19#=?LK*%jc%74|J@z?
z#_v})x{ocq*xmKq<?f*O=aR9%U+&&iDHwxC+xX@$E_dI5eL4Bak1luTeY2AEeD88s
zKA@KIkIv6r?w&cRAvtgSa(C#Hjmd{Tc)9!VWz88U=|1Cf_ux&hNd9o#<?bijzcM-g
zkjvdSzxk?+r!2nla@YOP7Re)9UGA1n+%mbR>2i1WUteR4AMK_1j}5M?^t$AnM>n|j
zH*Ax9{ihq;9k1Iq<1@2&Zg5}g+CI7VwhithKYT;-=Ib}OBahlK<2beRHn{7~-Z|Ot
zqz$gL`o`p~hi`DFUb$<=d;WK)4erOcbS9UzZE(Nr*gg4cWrO>{xA!m)0ou^fkFR%q
z5AK~D@w4^r$>X|`cE8@8^Z33QKRWv6_3qWrtxLXn^?H|lC`q2UXuUh6wI}0De|h_Q
zSKZ;j<SYBHci)?SYtq}X-W{?3!5NQg&aZcEeTO9b{QWZbj^7@d?Dw0?+?nq_+&l_s
zR}V~I=DLR8ksN=^W$yp-M<(}PeVM!F!$)O&YpatlbN!z=HfcTNGI#xs$0d*Kahd!4
zbia8T(85Y}m$~<T|HS0vXD)TGIqan5hDR=SQ@=Pl<7HQT<5KsoKb@K!_~}dC73Z9u
z{Qk;I-Br)N+dL3xYd0TvsoSnJn9TKD>hAjRS&852Qn%YH&(8SUq0bMyuWWl>^6STk
z-8ZM+m+b%Gu)A@$^UX7XR`>B+hTZbIi;}CZ9Cjz%cX4vmIm7M?hrB=IdGFtU*gbIU
zWy#OB8+M=n-TI_dKkVLl>gDFKK>Pdm!|!+7?LC@&H<jmNbu>Bhj`zDm@BTo>2VZ%C
z{=DakL}T1;sBmSnE_uKE@(-@eIO2nK?{|;(UX`5qk4xNd>#t6J@XJfwy$@cU@y6|M
zyTtYNU6Z`_%1hkpE3QqR9K6I``-^MM!+|#W+TAa4=e_eI$z_{g;^wxvF8S7T7rPf0
zugm!5x4wU|+x^7rll5P?*zK~_c(T>C7rWL+#?AAA*7^6oi`|VUe=OO0&x_q&+k8CP
zaf^$cfAr%S5B>4)FLKund?Go`U*vw?epB+R+b?pt$8Iu@2-@i(XI$hqKXoEGtoI`K
z-}X->JMMguduZuX8DBl`?-#lq2R@zr=AjGSo!i`!Y%_hKYk%~XjKl7G!G&(-q|YSH
zM_=e3-Ria^-Qz;{)bDP~c<oo8y}*6{_}i1e{qh2Lb=zl?(swR!dp!JE^Pr&Z-ha^r
z&K>jlWayX++-;lPkvzM{1@3<r?#TG>N1i_4z2S&2Cb#|Ue78-*RPxd3^WA^vr_8g0
zR{Z?A=ezg4^~=d+hoA5Ag|8&P-1&U>e*cw>CvWkWA@}P2zLpezIONv-`)kRMK0D+N
z`S#Z{?)=zEL$38r)5$*j54i`Pm`=`Y8**oV@f#VRKH=x@bN%h#N?v>C``jJB|5h^d
z;rF>;Pkh@vF=*LWy!CzV&#nKHOt-(!-S^=CBzL`Vp1X4FyBY63>D%YIZ@x5>tX_Yf
zd)?jNOU^y}Ja^tDcbSI<ZTxTBp6CAO$-9%MUpUv@`NeyZUp;)T`|xSA89(3kx^vy%
z9!`_n&pg+??_)lB`hauYuMVFx&kb7p_WwG^_1=4LQe8O59lQSf$q&DDj(h7~_hmf(
zm+v~q%}@Ox*?#YH+`CTuVba%fj{Es**E~9C_xs;_wma>k_b1PP>TI{+ZS%<|E;!r0
zKeslUg=hcd*PrcLFZfCFk>}s*zP|GV$tQmCUboBR516M17O?ILd3%ojf5~r7c&~e+
z;i2TH-SzML9?JXz4=<hNuH9oH`O|mLay$QRA$jnlXSpwb_Gjh+f-UU6?kv~)ieDsO
z-|Q@R=KL>`>R$)lyGMSR`40~N#Grfe$zLV=o;~P3^|@as#RCT2D^GYh^C|57<eBbs
zKUz$#zV}S`y$!!f?!D<u_qE;EX2_^@f6{ZNd-G?0mwf8gXS#cj{(W-L6KA+L)vbAq
zU>}_yKf`_Y!apSEpLvG+QpcmoNB2L&UH8bNnLpy>$KT_gI{2}q^}FwJ?|uHUWb)eg
zxF6j4$IM4@%$wiin%n-ATv~dM`|ksPO4dL8Zuh{*|7L!RS6%*Y_xzv#oP6~i?{+8M
z{Fh|g?cVKfIbzv7Ot6{Te{{P0`nUd?e0Ab<_klB>NIvo2(_QD5YqM_5SiI15y4!Z+
zlgau=Pjjbt{ylkk`ZPEC$G>Mjj~$MdUGd<5B(K^2H23_!|B*cL?5XZUUs}ohAluz^
zs@tjY>EzloPIU*)KAkM=eX8p^?-}z*89Vy*fcwTzpG|)Hg#owM=s%NdE*Wqi?_Bdv
z;i0<e)dTML<Nr?n`lnOee9vmK<+o39A6;2BPZca`v!hONcf8}d<ah0-xPSlmx#R=?
zIN5FY_2)Cc%9$TI*_9e!Oulf!$?opEUQF)mIN2R~)_=`|1>5@M4^DE={P3mZh>xA*
zD*NT!W2c<tUK-D3{+G`^_b&IHB=3H9|GV6UpUAsMZhV*9>dAcOllkbI-sN`xRKe}}
z{E6<ie-zxz{U^HBgVtsM>3vQZIMJQ^bkSY9%Zcuq-jcg`^#pgrXVyGku(!JL6WnQs
zmfhruC%9cE%Wm@>PjG+yXE~dPyJhxx*L-`$eQoS`ch$ct?v|sEcgu&ZdBR|MTl}@(
zz3*RDcl)>c-Nz2AxrUAX?)J%A=J&aDvwk;nXq_AR{c-N?x7E4Rzi^zZd$!IzWU#^e
z_dU*a-&*f_i^sX|{$IWO;)CyWTOHhx`G*RpywlzBRD=8Pj_-6oeoLeK&C0Rv;hWYx
zXRyXyK6tGAR?_4?f9SF910QR0&u@0D>-uw(i~aB0K6i|J&vngi|Fe&Azguc{Eqff}
z_TO{OqXxS?_WMV>ncud!`>#3L{c6`%*LLL5?)RgunZN1yM~`w}+~F1OkS`qN&c5^&
zuI=2T+?Ef%!aQxT&|{uE(siD{nfw0Sk?!XEHgm04AL*WY^_tfWZTrwy9_jk-dZpXv
zH+}Au##g!GZGEo)<TVc*Y<2&g`&_B;YB%+dcew8!{c88@x8LE8xnpe>lNqKrx_7v@
z^=|IAD80ko_NmR?pXT509(`i-%%`>0QEzu`*KOgh+5GKpvp;O%e)ZcU+&|ycmif6_
zPd~z4xX|Wa+~Ek<vh9}I;}3T?p1<a?gZ<VnINTk(*=yYJUWdDnpY|Ge|LS3G=9{m{
z{9$z?hq=3tdaZlzfWzFUKKoktVCgV-%G0kkPaZ7!mDe8XK6}Gf?&`x2b=y3)mHU13
zq3+7gtuw#bP9HzSRerj)+xFN)+;*>foqKNcL);GMu6g)i({I1I*Zpt(Htr`U_PX1S
z-^T5@b+0>MYHik(8LumEdz;(;pmz76fw#Gjf4tqDx$WEB&mU_y&mXM&q0b)dDjT<T
z$DDq!d;WoK-QBN0*gd@Ec9|b;*Uum14*bq`Zr^tw<bF|jz1v~?gWO?#YaT(^`5m8o
zt9$B+*SmdAf2(^<*Y@r!+r8E8@}V{FARfZ5+YfZ5ZQkIH95~QDaP}MA;oBVO-aqq(
z%!jvp%Uj%)NABRRIq@y-@mqIr4X=5N+xdwdGQZw;Z#uvYesD+k*f9sVQy<#VJ-OKd
zuIDvt9z@vwmp<C#roYkQ-gS77JK)6*w^G;RW_s6VX_={=yVAMi9^J{kaDa28JIky1
zQsO>(@tS85ufR*gi9503jqZngCGNHFe4{(>>2BvI*Jg0hM$SCD+kJ1ZUEIu$-L7SH
z7x(1j>)atf*(LKGzHs6?_r8;Nb-&qSojZPNS2yvC{oPJa@0$4&?>%&XH~gVDxt%Ke
zyMI6QCU^0@`?(X_);y7T8NR#Ee(o1v-pzgW>3!XwpV`fQ=xh7BKdf7u`Go~Nw%xvN
z!$Y0!J&$y`?Y4Ncd*G8@?rW#4c_{Hl9N5_9&R==6JN8HWxG#6@?hYN@$K5}=yNmwG
zN1xf--PyW_8~NJa?y~+pT<Ofc-A<Eho=dzIGr!r(?YY~Y?k^wP%UyrTp6>a>_HsX+
z-81uJ@@syNKjSsLmcJ8yn|v+4CSRNH!S~{O#(8Ca7JepvHhxBaR(|H_1LeK&o_KG(
zN8T&%IdW011=oaY!!_bsam|7c#I7aRlxxd1=2~;j<NP$A1)m9@4WAL86`xu3sq$I!
zney548S`25nMa+Fdx3j`dxLv~dxd)@_)OOBCEZipTij#ZYus~jo|}7-dy;#Tdz5>X
zdp7!LxtF=8xwpB;x!1YpBPV7puqId=tP$1<YbN?~Sxc-b))s4wwZ@u@{$180Ym&9e
z8fC4rW~0xSwal7kZL`K%>#X^xm$DbIC$KlLN3d70XGGsHdkK3AdkcFEdkuR|oOfq0
zVozdkVvl04V$X^`WcD)lH1;<3IQBaByvWVj3)vId8`&e-E7>!nubI7+J(azcJ(j(e
zJvYwZvlp``vp2IxvsbfcN1rr%IeR*LJ9|8PJ$ruCjX4WA6F3_<BRDHKGotUBvxGB+
zvxPH;vxYM#<^gaPaVBv#aYk`gab`syH)k1V8fP149A_P8Ui1-g7IG$XHgZOCR&r(r
zACaA<oT;3xoUxp>oVhWdfU}r0nX{QQnzNcSJNnEy%Q@3I+d1Po>pAnIeoiewO+alx
zjX<qH%@BR-)DqMb)E3kj)Ed+rF)x8ygqnofgc^lfg_<S$;HhP(X{c?eaj12ud7`g^
zT8Ns6+K3v7T8Ww|_@JzoqNbv@qQ;`uqUMVE4b)=PWYlKVXw+)dY{55WwH!4awH-Ac
zwH`HJ<OtM))P&TA)QHrI)Qr*hPc2DJNo`4uNv%oE8S^BlMX5=tO{r0-RjFBnFUx9K
zYFcVrYFuhvYToEGp%$hlrZ%QVrdFnAj&ljr($v({*3{V4+SJ@}et}w?nw;948l77G
zY1Qm;&VgE<nx5L88lPI9nm_UsdI5R@dINd{dIfrhI5$BrK~F(%L61SNLC+EMHt0p@
zN$5@JQRr3ZS>hZ9y$n4Ky$wAMy$(H3^xe=4(G$@d(Ie3-(KE%l4tgniDtaq=EP5?^
zu9*KpFGf#BZ$^(suSU-nd~4Rr(bLh}(c{tU(ep*FL@!8BNN-4wNUuoG80SvtCFv>Y
zE$K1oHR(BH9tpiDJt@5@Ju1B_J!_m}p_iqnrMIQWrPrnBjXorLVe5(28`C4xE7LQ_
zxfptBdTM%WdTe@adhVEyLN88FPH#?+POnbS9_MW6<>~3^?dkF9_38N|UqcH(6F?h4
zBS0%aGYCFC(-P1W&=$}b&>GMjVqObc1eyfe1R4ce1)4>i147F{(?Hum<3Q^`^Vm7$
zzMzGmiJ*<3k)V~JnZ&swv=lTIv=uZKv=%g%m>+`{gC>JEgGPf^gJu(agQn%6>7ebP
z@u2mf`9#i$7KA2*HiSlmR)l60=bq4#(3H@Y(3sGg(41nP4O$eM6xtLT6<QUVRq!R6
zmW8H;wuQ!p)`jL3{EDW9p^2f5p^>4Lp_#?GEVQ(3q^Y5;p|PR0p}EC;9ke(!IkY)6
zI<z`8yEx~CmWQT?wui=t)`#X7c`I5VnjqRB8X;OCnqiz9LrX+cL|a5-L~BHIjCnt3
zk!X@=lW3G^m1vf64h=06O%rVsjT5aC%`^J;&_dBf(MHio(Mr)w<6IkBDw-<VDjF+V
zE1GM}A3}>olSP|FqeZJlvkksY({j;t(RR^z(R$H*BX>p%MiWLGMk7WmMl+6ccWB9I
z%4o}I%xKMM&M^-OEgDT4Z5oXlts2cb&hepTqiLgUqj95kqj^UkBU(6`INCTGIa)cI
zdGL{%mX4;5wvNV*){f>L^O?}%(d5zQ(dg0Y(d^@#AzD6~KH5GSKUzPUf8_750GI%5
z07d{SfEmQOMOXq%0k!~RfHlAzetO>i#vou3FbUWMi~?2xvxsw$und?6Yy-vt>wtMg
zUneXCCITCQk-$n|CULG3mI70Ot-x4dEijjuUj>VS$-rh{G_V?&O`Ow&<-l}cJ1`zt
z56ma}OJPAUA=nU%2v!6$igTZ^B$yIx3C09#f;q)JEm#yx3N{6!f>pt+;v6X~3#J9z
zf^osRU|!MZ3JZgY!Ny=@uriogoJ)nJ8B=@iFUHtlZ7{c(?*)s4$-(Aebg(*@U7T};
z<-zn|doVs&--wuB^kcvRVS=zh7$K|>W*FyYVTmwB*dmM()(CTqd1J6hm?UfxMhUCD
zTFf%e;leUuny^h6C#)0Z8GXO7P%kD58-<a=N@1pPt{0XHQ-!U<SYfR&*O-3>i-pO;
zW?{6j+F>!<I42Cth3Ud}VZ5+jm~ZeY7z>68!-iqRuws~ToI8dkKPaXQTZS>inqkf{
zj|~<LlZH*hsA1JG>o~^@%Z6#gwqe|`ZkTuULBqmf;;?ZTIjkIJ9_ONA=`eNJI*c9G
z4s#z5`EaoKeP0M{UW^`A53`SR*06k-K5QSx59^2d=j?x@{P$h_xBmQY{#>uWo7d~_
z-_5L+zTVw@J+c3L@Brxh-NX0O_rHf3F8w_B@bl>ByN91oKkq&Ky!!d?VYW-}=N{gV
z-rqgEKfT|3c)xo8HuI(HaSzu+*XJItkFM7}TrXX}dzb~&^_=B;>iW)deRaKOx!$_|
zv&@L;^O)uH(C0JD=cCVSmd}fsF=of~dCu~A>hqoD^A-D_<@46(Z!=}OA7;59bbrip
zf9QUh<$httj9D|?PqW-ly1!<*zjVLNa=+>Rvl%qqkF(s5x<6;RKXt#(+Wo4TG-lIu
zKhJVM>;9hQ{?`3I%l)qV-)7dd9%fk&S|78l53QG3){EB9EVFD{PqVBit*=?um)6@X
z>rLy=X56$MXIYP0pR=q_t=C!BtJd!<vu|3@v#e*W?^)Kj*842$omn_MOWF@+*$=co
z%(6ddznEpe(Eeewa@tR3*-x~;%(A~|znNvf(f(sIblQ(**^k8jXS+@?_CL#hrTuG`
z**fiKv+QTu-)7n0wBOCL-!W^42SEGbEc>DM$CUk1`(?_0sr@r$7Ek+W%6_W-HD!O*
zew(u2YX7wvJ?+OS`?2=tl>J%zb;^Ft%pS9Q+Rsz=bM5ab`@8o0l>J`&zs>aNJV-eY
zbUvh<4>~VW&I_F%DYJe$Pg2ekoi8cpi_V*r^G4^7%>e2=N;!{oKBb&bI<HdBD`o<j
z4b*v-a-QjYOF7?k-ld#(I{(buuJbVEJk<G^az5(3OgS%gex}S4>O4(3Pj$YgoUb}>
zQ_fqRzcyp2^El-^*7=-rKI^<rIj@;HWcE<!dCGaN^F8H!*Lk0E-s}9gnMBnCDfNKr
zgOvI}^+HO$p!y+YR#EjtN<E?aBBj1iy^&IHsQ$1SM%5!J^@!?|l=?*MKc!w#{gN`<
zsCp))o>6_1Qs1cFNvU^K|CpCw^-xMZr1~hOK2p7uQZK1~N|}XJJ(W^VslH07uT*cP
z)LW{*Y(`S`SV}#n`YfeBQ@xf_uc>}ZnVnQUmr~EEzDud^RPUwKd#e9zrc(7_N<FCh
zFr_{e`%kGCRX?W8TB@E*sV7xmrqq|JH&d%OFaMy;V5%NXsYg|xrqrjZS5xX$W-^)0
zR6Uzg&#Jynsc%*9rqsKte{FU_^>9i(tok^mK32V)QZK81PMPIYJ)KfdtG-UDuT^iS
z)Z5H<GQ+HTJf$92eV$UEt6op3*HypU?5FDalzLwEeM)_=dOxM!SN(4@q3Q=x`T_L^
zDgA-^g_M3l{X@#EsQQVNenS04N`Ik#Bc<O^|6wzv>PJ%g5%ni2{fYXOlzxSoQf5ol
z&!qG->Tgo|8?pbCen<U}&77(qO6iBxAEoq1V*e@qlKQ8VSyc5?DgBiCtCapq{Z>l9
zrT)uiRMn5A^keGJQu;IXYbpJj`nQzXRrPZz{ha!{l>ScrUP`~G{x8LAseUk}A5?#s
z(jSWbr}T^JA5&&s)la7Mlj<*1`b+hjDgCDUPn&^NKbq2ysy|KXPt~uc^sDM$Q)Xk;
z&!+UV>Tgr}TlKps{jU07o0(NVoYD`gKThe7)i0;?%j%y~W@*(=r}We6uT%PK_1h`^
zw)$_Iu~k2w(vPb@PwCIa{!{vO_3tUOx9aCp`g!&DDgC|r{gi%R{lCrRN)JfU1Ede6
z=mXLVQuG4p2Pw0<(i2kj1nCPY`hxU^6um+EgU#?tk4VuYq)(*i6VfYE^a|-0spWbc
z{r^(*46*;zJOKASl%jV?|FD@~=^-h4i1d*ZeMEXmie4i9BxM#@dP<6(B7G%AUy<ID
zqPIwYNtqFr9+RTSNS{g3XQbDp=rzm?GdnCjCq>VZzLTQwNbgC}d!+x^OtJK!6g^1#
zP>Mbz_Mf5`Nk2-NHI|-~q9;jTO3|03H>K!J(w}SwS$b589wmJ$MW2#hm7-TMlgw<g
z^sE#;OZrxdz9qdYMemaSWi!jt!&3Ax>0>GSnDnv~y-fO9$}F?=v=lu}`dW&<CcQ01
zZ<GFJGtScEQuH|Kb1C|q^tu$ij+tj>pQY!e=y}rjQuICPeJOgM^go-4mL8a*2TC7I
z(Fdg$rs##z4^w8Pr6;E7iP9HS^hN27DSD&yN1LIR9+{#?N}o*8C#6@W=#|nhQ)a8B
zXQt?x(l=A|P3fH}dZ+YHo4J-AnxcnFA5GCm#r{+DQt78Qi!D7hMNgH!>d{xFw|ewe
z>93v{ZRxQdJy!axN1v5m>(OhO*=BZIdag&$mA>oIccu4w^j_(|Hq$LV*rNwaANJ_O
zV*eh!m>F+oy`?96^knJF9(`GQvqx{X*>BB&OON*G(bA_q`n1@;N3UikoY`>c*&aPx
z`nE^kmfr2ryQP2I%((P$j~*_4+@p_6FZbx>($77!<kHhUdb;#=kG?Lw-J`clf43QP
z>G2*tUi!R8pO;?m(d(t(duGq2=X>;g>H8jiUwXes@0b4X@c@ViczA&LfQJu=7kGGq
z_<?6uT|B|V6T}xhd_layw~051KiCYrc!Y;Xh);O<gxJ4_SBPJDX4}OxJUl~u!^1bk
zJ3PEY{KID6#X~$iM0~`<N5o4!yhQxOGYc=C;^8UcD;~Zg-s0gc;x9HMFCOFJG2$~G
zJ|kY^;Wf<6GdnMy<Ka2tJ089x-s9mt;y*T1FCOIKLE=LmJ|te`;YH#{o>_bGBo9v#
zU-IxJ@g@&%5`VH8eDNp`j}o8q@G0>s53drx^33LoXL)#*_?CxniFbK;m-v^>?2Cta
zc$oN@hmVPud3c%lnP-+?Jk7(?#MeB0O}x#++r-~&#$P<n!{fx~JbX^P&co}(?>w{r
z;&~pPC%)(5d*Xc_-Y5QNnE>K}9v&z@=;4Fng&tlge(1>x5Kr{*MDaxrUlecj@J8`R
z%McKc^zcaWNe`bCuk`RrG6l#M5YP1ROz}+*-xTlk@J{hho0Sv~_3%*fQ4b##FZJ+J
z@l#J0fq1Hir;4w7_^NoThqsEqT1J6*tcS;n&wBW**uTdEKxP5i1>(6Lo-4lV;k)9!
z9^NbdYncY(!5$tgKJ4Mc;>8|bOvV9O2ja;do-DrX;mhL99^NeeY#9jR(H<TxKJDSt
zV*egqO(p`_2;$iuo-MxZ;oIWf9^NhfZJ7z;;T|3?KJMY;;^iJ*E`ILGQV>t~@O1HY
z4__B=_waV{caH}^Jl@0O#pgYIUcBDJ>&5Rq*$d+N9-c40@8SF6{T|-0`4G!w(62on
z0R5TA1EAM>JOKK;9uI)Nmd692ukG;w=zDoQ0Q%k@4}g9aj|V_Mo5us7pVi|5(9iDi
z0O-AVJOFxc9uI)ttH%SNxme45(6#V*0Ca6U9spe{j|V{4&f@{lwe<KYbZtEz09|X3
z2SE8ymJy-P!s7wZXXEhz=(F;80QA{;JOKJEJstpkwjK|FK5LH$KyxydDWQA8;{njU
z;qd_IUh#MUbnkfc0KAlV{3N=!JRShuYaS1P@-ZxfLieJ_1E71;;{njU>hS>R-t~9@
zbT4~60J^t59su3z9uI)#zAdvtYr*3I(Aw~L0JK&-9ssQ!j|V_&$>Rag+VXe+wAMTx
zfZQJsw2TX_MUMwSYt!Qa&|39)0JL^J9ssRnj|V_&+v5SyTK9MWG%sYC7}^Uw9sunP
z9uI)_3XcasdxysZpuNQ70npy!@c?MA@pu4~pJf>u+KW6M0PRg44}kV6j|V_|m&XI3
zz0BhQ(B9_p0BEoCcmOmv?ePF;FZ6f-v^RP@0NN`(9suo~9uI)_QjZ5fd#lF-puN`P
z0Z=}dWprpS_ILoaH+wt)+N(Vt0PWo#4}kV^j|V_|yT=2dz24&i(A<>A1E90O;{njw
z;PC+HtnhdMbar?=06I%N9sr#!9uI)d8jlA+`Cpa+qO-{30npjx@c`(o@^}Drc6mGi
zI?FsB0G(|f4}i`(j|V_=<dzwtv(V!K(Antm0O+jrcmQ;EdOQF+OFe!%ovj`ZfX-TP
ze!I4#En`GyvBv|Tv)SVT&{^&A0O;)YcmQ;kdprO-+dUoto%J3MfX;rKDOWAv@c^hc
z@OS`JD|kErsvSHY0M!y64}fY5j|V`thQ|Y-{4&chQ7z)}0H`+ccmPzZcsu~AT|6ED
z)iNFrfNC3$2SBxs#{;0bddoafE#&b4s5bI=08}e^JOHYlJRShmQXW60YAbL4%Gu*R
z9suR<SVoF!F^>m8wVB5Qpjyr20Z{Gc@c^in^Y}Sc+j%?ys`We`0L{@^riyAoj|V`t
zp~nNDTG8VHQ0?gP0H~JqcmPyedOQHCH9Z~x)t;8YqFU7B0Z?t~@c^h+^>_f3Bji=X
zCaPsUepc1C9uI(OU5^JqIRhRKfNEin2SBy4#{-~R+2a9F?d<UYsFwD4090FhJOHY-
zJstqE*6{$S7Wa4nRGWJ|0IJo!c>pS>dOQHC<vkt%)%G3_fNFh@2SD?LmI<R?z~cc>
zZ{YC&s8{fK0Mt8pJOJt?JRSh`79J0PdJT^UK>13RA){Wz;{i}_;_(2eSMhiN)Vp{*
z0P1Bt9su<=9uI(e9ghb<xeJy#qh8440Z?z`@c^h-@^}E$J9#_+>ZLp$0QFWL4}f|t
zj|V{cbe2)0Ud-bGP;ch(0H{~<cmUM9dG&DkxjlYv^>!W)fO<WT2S9U`mT9A2(BlD6
zZ|Ly=s8{rO0Mt8rJOJt?Jstq{mL3m)dQFc9K)t7B;HVe%cmUL!dOQH?RXrX6^{yTd
zfO=Vv2SB~8#{-~V*W&?D4uxgrs2BEl0Mr|M{PF6QJstq{&K?hddTEabK)toc1E5~p
z;{i~<o@MN)7x#Do)SG)e0P58}9su?39uI(ed5;G`y}ic+pkCkO0nmJ@W%5W1@OS{E
z4R|~N(h58t0BHvv4}i1;&pd&&1&;?nT7$;}p!`0|@R1hb@c>Ah@OS{ERd_rA(k?t6
z0BIQ>4}i1{j|V_nhsOh;Tn>*1Kw5~$10Ze0;{lLX;_(1TJMnk`q@{Q~0Mb@G9sp@A
z9uEM|0>A?xEym*kkT#>b-Ppg!10e0j;{lMC<C*7>w&U>tNbB)<0Hpm`rjWECj|V{7
zkjDcct;pj6kapzp07y&ncmSj=c{~8pnmir=<)c{!k+dj}2SD1C#{(d(%Hsi$cIEK^
zNXzofvq;<WcmSkzc{~8hDY5JgX<?pu7-?f34}i2XFU^ek8IK2Go9PQZ9sp@;9uI)D
zHjf8@XC2@HkQV3h07#qjcmSl;c{~8p?mQj<X?Y$GfV4f22S8e%#{-~wW6MO67U=N+
zNE`Hc0HhUqJOIj#^LPNHC3-vn(iS})0BMaL4}i2s%TSUQ>G1$aoAh`9q*Z!60Maf!
z9sp^X9uI)DO^*jaTBpYYpqv@YT#^>*@c>90^>_fJm3lk?(oQ`d0BNZn4}i2)j|V_n
ztH%SN{5y{aKw7NF10ZeI;{lLX>+t|cyY+Ygq~&_%xuorSJOI*qJstqfU0bG;v|x`1
zK-#d!10b!~;{lL%?C}6dOZIpGq%C_q0MeR09suP(S_YJ~XpaX#+O)?5Ag$Wt0g!g>
z@c>B6_ILoKZF@Wb(z-n!0OjgfW|XvWj|V{7xW@w^t=!`Qkaq6z07y&s%+pC*_jmxL
zwR=1O%9pf^DQWQ@4}i3Jj|V_ny~hI}?cU=7ke2W907%>ScmSmJdprP|KetROu>g+;
zKy1L{0T3(jcmTu>JRShC1dj(mY{BCJ5Nq&w0F+;88CGHu9uI)ngvSFQR^jmgh+TL*
z0Ad*)4}jQ)#{(eN;qd?{N60d-#6mnC0I?B|2SBXE;{gym@pu5lQam02u@#R8K&-{%
z0Z=}sWn_uPcsu}NGhU1a_V4ikh~0QR0Ae{F4}jQ?#{(eN<M9A!4&O4h#DY8?0I?yD
z2SBXI;{gym@^}Emk~|&&u_ccOK&;8*0Z=}qWpIf_c{~7OQyve1Se3^EAa>>P0ElII
zJOE-_9uI(6m&XGj_GOt}VqqQ+fY_L~`Ph9ndOQGPXC4oLSenNJ&~<|T{oG$*{~iy3
z@+&RlODxXg0T7$>cmTxeJRSh$TzWhJVtF19fY_eL12A&eMvn(T?9VcL!~#7Y0I@-j
z2SBXQiy3x{9eO+fVu>CPfY_qP10dGu@c<}4)H1}xB0U}eu}O~y;OZSmJRShCOOFRY
zEYsrw5Zm;40K_^y9suP&S>~8nsK)~!HtO*Jh?ROg0Ai;e4}e&z#{(d?>hS=GwR$`N
zJWB-+fLN@@10Xi*@c@X`dOQGPw;m6GSgywdAhzrA05pAd#Nz=_E`w#7i3NM+!NrC>
z9ssdoj|V{P*y8~ZOZIpG{`kO%#{(eN?C}7IJzEBvShU9jAU5ss0Ekt4JOE<X9uI(6
zw#Ne?w(ao%h;@5B0LsC#%rvoZj|V_(+~WZdEBAN+#Lhh)0I_tB2jI}v5swEztli@Q
z5PP?bHL-Ya9)K4|JoEWt^&Ss^*uBRCAeQg(0Eq2-JOE<-9uI)#|2-Cf@ZWcZKZpJE
z`n$v5hyC;Q?iTy!>%;!}ez1SOKkT2M2lmg;2m9yeh5hsM!~S_cuz%hk?4S1w`{(_`
z{<$8of36SgpX&wt=lb0ft|#oD>kIqmdc*#?{;+>O57<AS5A2`M3--_F2m9yqg#GjR
z!v6WZVgG#ouz&6c*gy9N?4SDu_RswT`{#aw{d0f8{<+^^|J;ADf9^-vKldl>pZgW|
z&;1Mg=YEF$bAQABx!+;`-2bqD)&uOH^#S{5z08L71N&z^!Twoauz%JY?4R`q`)57E
z{#l=}f7a`4Sii7;)-&v%^$q)Hy~F-l|FD1d1K2<N1MHvu0`|}T0sCh^f&H_;!2a29
zVE^ntuz&WW*|0ys{@Jf!|Lk9|fA%xjKl>Z(pZyN@&;AGdXFr?``y=e1{Sx-i{t5eM
zKZX6Xzrz06Z(;xJziHTyVgKyUuz&Vz*gyL>?4SJ{_Rszf`)9w0{j>kW{y7g||C|r7
zf6fcoKj#PRpYtRQ=L_tg^9J_M`2+jsJW9j)1pDW_g8g%T!TveVVE>$Nuz$`w*gxkV
z?4R=x_RskU`{%rb{d0c8{y9%!|D3O|f6iOjKj$y(pYs^@&-o1d=e&mfbAH4AInQDL
zobRxI&U@HD=RfS9dI0uMeE|EXUV!~mKfwN}Ct&~77qEZo4cI^R2kf7E1olsT0{f?4
zf&Ejz!2YRcVE@!Nuz%_u*gy3T?4NoF_D_8T`=?%l{Zl`|{;8*6{~ixOsJCGM)L*cF
z>M__q^%?A+dJXnZ{RaD|o`d~U-@*Q=_hA3jf3Sb*LD)a_A?%-e5%y302>Yj=g#A-r
z!v3i@VgJ;huz%`N*gy3t?4NoS_D}r^`=_3T{Zrq<{;79i|J1)}sE1+y)W@)Y>SfqJ
z^)u|BdK&gmeGU7k-iG~Cf5ZN%$6^1}=dge3b=W`kJM5o&9`;Xt5BsOyhy7Fk!~W?9
zVE^<7uz&gm*gyRP?4N!D_D_ES`={T4{nLNI{^>_x|MVxYfBF^JKm7~rpMD1RPk#gZ
zr{977)BnK!>4#wd^hdCN`X$&u{S)k;ehT(ae+B!e--7+qf5HCg$6){TXRv?zHP}D>
z8|<Hc4)#xf2m7brgZ<P0!T#w7VgK}puz&hR*gyRv?4N!T_D_Ea`={T8{nLNK{^>_y
z|MaJ@fBIF}Km9B0pMDnhPk#&hr{7IO{|o!4A5KGm4Ev{FhW*n&!~W@~VgK~kuz&h(
z*gyR@?4N!d_D_Ef`=?)r{nNk0{^{po|Md5;fBJpcKm9-KA3Xr}k3InVM=yZ=qaVQj
z(Gy_*=nJra^aj{J`UC7AJp%TRK9L5!0``x70sBYKfc>Ly!2Z!YVE^bJuz&Or*gyIR
z>>s@Z_K$u7`$tcK{iCnI{?S`t|L8BUfAkpGKl%*pAH4?lkA4IDN6&%%qwm1}(R*P3
z=s&Q3^dQ(j`Vj0Ny$JS?egykRPlElUFTwuNn_&OwPq2UVDA+&x6zm_p3igkF1^Y+O
zg8id!!T!;^VE^b}uz&P0*gyIh>>s@h_K$uB`$tcM{iCnJ{?XfD|LAY9fAl!mKl&W(
zAH5FtkA4UHN6&-(qwm4~(feTk=zp+(^g!4@`XKBdy%6?~ehB+VPlWxWFT(!O8)5(G
zkFbCANZ3F6B<vr(684XN3HwLSg#Dv$!v4`aVgKl#uz&PW*gyIx>>s@p_K$uF`$tbr
zgTCs6-U|Cie}(;{$HM;6XJP;7wXlEmTi8E(F6<wD7xs_d3;Rd^h5e%k!~W5SVgKmG
zuz&Pp*gtwQ>>qs@_K)67{yX|J>>oWE_K!Xd`$w;a{i9#Q{?W5x|LEJWfAntHKl(T9
zA3YrQk3J6jM=yu{qo2e6(bHl7=<Be5^mf=k`nwN$JnSER9`=u35Bo>IhyA1H!~W6t
zVgKm;uz&P_*gre~_75L`{lg1j|L_CYKRf~U4_|=&!y91#@CP4w1neI^0sDtn!2aPE
zuzz?4>>s`X`-gYH{^1|6e|QM&A3g&6hnK+q;U}<vcna(vz5@G)x4{14FR*`j4D261
z1N(>9!2aPkuzz?C>>s`Z`-k_y{^38ce|Qk=A3g;8hZn*A;YYB4coOU%z6AS+H^Khl
zPq2S@6zm^91^b6r!T#Y_uzz?K>>s`b`-gYI{^4J+e|Q+|A3g^AhnK<r;b*XacpB^<
zz6Se;x5575Z?J!O9PA%H2m6QD!T#ZQuzz?S>>s`d`-k_z{^5VHe|RA5A3g~ChZn;B
z;fJt)cp~f{z6kq=H^TnmkFbAuB<vqP3Hygv!v5ixuzz?a>>s`f`-gYJ{^6gne|RYD
zA3h5EhnK?s;is^Fcq;54z6$$?x5ED6udsi3EbJdX3;T!H!v5j6uzz?i>>s`h`-k_!
z{^7r{e|RwLA3hBGhZn>C;m5FlcrxrCz6|?^H^ctn&#-@ZH0&Qf4f}^z!~Wsduzz?q
z>>s`j`}cSN0{@2n!^2_!@Nw8byd3rqKZpIp(_#Pcb=W_=9rh1@hyBCjVgK-X*gw1;
z_7A^@{loKN|L}d-KfE9IZ~qT|0Q)mu6Z``9cljE@Phel0?-Be4_PzNTf*-+tHh#w7
zSFoR*_YnLH_TG4pyjR|H@ITnK;F<(~gk3AHS@2KTwd9%xe}!FZu6giZ*k{3K68stV
zS@D?#|Au{*e5S$QVV^ahdGLSOy}&&Y{2_L)aL)w)$lAT6dn))#>|W!Z3;q+k7r7^c
zKgI4<?%Cj9v3r?&I`~`cUgw?<{uf&dtcl={v9-dQ3H}*dORTBjud%hpnhX9LTZ^no
z)+TE-_;qaUvWA17$JRD$JotTV?Xw32KalMW>=Eo0>>0s7WP1sFO7IuiUc;Uf{71GI
zu_v)Nu}1~JlI>mWVZqO2dmDRP@H^Sw#~v8`P_{R+M+U!??VaqQ!B1s-D|;+^EqiY8
zU)f&Fo*evHwpX)f2mhAs<?QLf-(`C}dw%eL*;&Au5d2|wR&Zu;c5sFSKbf5^oH4;~
zW@is)Q1GMK*~A$Y{AzY~afSsyo1JZ(al!9qXCG%^@Wa{J$Qc>@a&~rdh6X>Kovoa)
z!Ea}0FK2M@<JsBF86Et3c6M`y2S1;k?VRz!?`LN}H9+tKT5Uj$5d4BxJ5WOeKcUqY
z)EL2UXtf75Nbn<CZ9<JgtwPNb{EJr0P}2l|qt!apJi-5HwGcH?@JCv$M9mcZlU7Sn
zQw4ve)mqeC!GCGB7&Te&XIiaB%@+KdR?AV-1%Id2denTu|7o=#HDU0FTCGUU82qDF
zOHxw?f2q}))SSV83j4R3H271kR;6a8cBO_5epah(sd0nf)oNdA;NXX~+L#(S_+_nj
zriKoFTC1(8v4h{%YHw=r;K#MvoEkm&b=PWl)$qa3YqdQ!e(?KR?N1L7{J_>5&?5xD
zu=Nh~5W!Duy#+l+@Ecq2K@SrA$kv<CqXfUQ^)B=<!Ov{H4LwfqJ6rEV4;1{+)*I0y
z1;4cQPV`X0Pi?&wJy!5rTkk~=MlVKBMsG%s7W~@QyV1i1KezRE^mxJVZM`2oVDN)m
zZ%B_A{NmO-(nAJ6x%HOxn89yuy(c|r@S|IAN{<@+>ejo`!v;UQ^|ti5!S8OpFFi25
zu=T`i{&?$^>6wFn9`<iNb@10)uT9S#{P)(2(~}2(zV+(#?7_cpy*xdA@b_D<PtPCx
z|E2|?3559o(+bcG&<@ZL!aRX#3up{s-oUg6G>9;dVA=#4MVMDG?E(!W%rn6LP2)i8
zK=TOm52l5niG=wG(@M}x!u*73DQGHTzQVK?G?y@cVOk8DOqkCwtp?2|%x{>MgQgSa
zJ51|A^9l1GrUju1h4~QEiqMS0{D^5uXi8ze#Iz<fr!aqFS`?a8m`^dS3e76aub7sF
zrWNK}OzT4P3iB_fg`tU|jiHgDm7$r1`5DvF(A2_wjcILYZejk$v^X@mFrQ;u9hzO3
z-!Ux@O)t#%nAV5p7v_IV3q%tP^FgK+q8WzyA=47k6vKRxX^m)(VgAUpNHobXpJZAk
znq`<@GA$EL6KxZXGt4`g_K60H7K$bs=A%q2MKcZaQ>LY&sfPI~(^}D7(O%JD!#tL0
zvuLzoUdyywG~6)HW!f$pZ<zNo?H3I=%!8RWj7A*h#Y{U!Lk{y~rY)l}qcx*Bhxs$u
zziHBF(`eLTUd^;?H0&_XX4*CycbIoG?Hdg|%)^;Bjz%8l<xD$ALl5(Grmdr~hj}~G
z-qGO0Jf3OuX!K!T&$N3q{4mdF+CCb8nD;a79|jQS0gVm72*SLeu>%-Fm?t#00AmRA
zhQ=OX5MdtC*aVCs%qtqZfMJArMq?W=jxg_N>;nc8<{^!Zz(~Tpq_GniN|>jF{iiUN
zFmGw>1qK6)fyu02o6j^>1G5S9o5pfrI$^%kSP#r6%zqjSf(eEBP-8_fqcA^eED5F*
z=1XD!#+<_Zsj(=SRG3dSRt2*P^Q*?PU|M0m)mRtIE6l$d3xkP;`B-CRCySYd`B`IW
z#?;p4YmK$R+`{~=u{fAqn9ns<2eS+FyT<ZhdSSlTSl@`4Uzq<j76=mz^TEanVTNIT
z*jOS=G0YbmYlJz5`D0^|Fv&2VY^)My8RnObWx_PWe6z7mm}i)OHWmsK4fD~)N@1q3
zQy6NPr#7|<V-54x#$I8tVIJGqEQ~hHYa6?T;f8r`W4kckFz;>b7X}>W!Ho^Wh{L?N
zv11rAEE%R8=F5#W!<@tXxv}Vd#H7P~I_#f$bz|2s>@d%6Y#YWM=G~2b!@$Elys>c@
zd6<_sb`C>_rNh+2e7&*ud&S(t{JpVwn0%PeH&zd`5A*xR@?rX6z906_yg%%J6c0ei
z12As@9)OS+VBP^d03lDnyajjwLf(LR5AXnlJOcA394ZfheqQq|g!}^YGT;FS`3B~7
zzyl!mZypG|5O@GWK7x5A@BoDT1oKjGJ@HoH0SI{u=DolJ5b_wzoAF0^0Q7m8XCve{
zn3n?&K*)D6uLm9gv48V`;03`05b`0+D}o0g<VTp71P?&SmoTph9)OTPVO|tG0C-cl
zKk=&I0SNgO=4Ii2#@m7iAmm+`_XQ6?$ipyi3?6`xmto!+JOCk2!@M<k07Bk|d2jFl
zggg%O=HLMcc^&56!2^JohxLrN2M<8V`!Meh9)OSsV%{J;03k2LyhC^ZLY|0ui|_#8
zHDbTf{$n1bkVj(Pq^=Xzyh`j>c$e@1ggg`THsJvXc_-$5!UGWUP|O>J2O#97n0E>f
zK*&>Je>IO)$XhY*6&`?)$70?rJOFsL*st+!;Q<JFF6QmR0}%3F%=?80AmqWAHw+Iz
z$cr)W7#;w;WSl2DUlKe3I&a9EG4C1Y4_-7p03n~oylQv=LVk^T+3*11ZR32y>xKs)
zK1U5N93Fs>k7HgrJOCj-$GmiS07AZwdF}83g!~=z;^6_no5%T#R}T*W-aXE5ynJ{7
zLcWiA{qO+9=eOVm!~+oWfy^t22O#7JQBRnsFysrF*ANdt$R9E<A|8N{Ph?(2JOClT
zh<e66jUnI2ypDJP#Qx0#i5C(NK*&d;UNX;Q$WJmaB_060mDE=uZ^^uucmVKXQjdjv
zCi80I0SNg`=H<i#5b~YO>xl;-KF0<xC?0^24`p6aJOFq{sUPu@;sFTxQsy<q0}%43
z%!^7riZ>MxK**~y?<yVuysXr-cw6xR;B}?mjnCN&d06I+r9KXMS>~O^0}%4G%v*~G
z0Ix0ew(4*5;D$Ud^XB3K2zg!R-NgeC^1P_;&Ep&LzRdfJ2O#8unKu{@K*$R-?=T*K
zkSAu|VmtsLZ_K>McmP5k8U2ZQl<_Llui#zA1E7A!Jk9EF%;SvLnSMw8k9nZ+Lemf7
zjm86jSDJna?=&8Okf%m}WghF0w`SgJJOE<<=E=sJjRzp)wV8Jt4?xIsGjBH@fROiQ
z-fuhrArH>H;dlV>iqkKue>4wy$dfZ~IUazJH%I?z9`uk$XWn!?03ol=yz6)XLY|#@
z+wlN|ygT#0;{m`6Pd}{wIKcyeR~`>Q$j>t`JsyCNuV-F+JOCko&%F3}0PyD1pX1fX
z1Aup*{ypUR(chcLKji(H_a6^H$OE+506YL8FA)8}W(Y!_pv@NG0SI}6HhX{vAmkC+
zYyuvDkXML)VKWRN&(LNY%mc8NcWAQ@=pW2N-~kBvh&C&M2Y}fL^b=+&@BoB-Mf4W(
z7H#$d{e@W!JOCk|(PlO90EGNTo8`a*Aog!F9?W{+0SNhzHVc9WAml^ZtOy<eW=GJE
zm?gmjAbrVZOr$rFH)*pc=uga|-~kBvls2n^2O#8E+AIqmfRJx#vo3f5;&VEgg~0>B
zYz+Dsvod%9LVl*r(%=CI`I<Isg9jkwZ=%Q9Oisw>M6a`%osi#YvpjeJnC(H|W7Y=`
zKz!a8vp{$NLOv*Zq0J11{Lr;oB6$EpzNpO_;Q<Kwqc)3#2O#8=+N=^DfRJBmvrKpZ
zLcXcZI^h8b`KLAug$E$yquQ(#9sp*i&`-tw$y2r2Dm(xoZ`Ee6@BoB7R`gk$(F%F3
zHoJufAmq8C?>amHA@9{@zwiKrJXo6z!vnyq7<w_YV|V~Uo~+H5;Q<JFvo?E%2O#9p
z+H4vg0A|(DtC?NH0}%3TZMF>$K*+nb**81@ArBXQ+-BrLUarl~;Q^4IZZmZuUl+Zd
zyj`2ULw^r>yy){bqsOcs9)OVFYqNZK07Aa6&HCX1h|hmx77!0W$OpDrK|BB<KNy~1
zGld~v*k%p!0L15;hdg4NO@vP{tB41H*+uvTvy6BELcX!hI^qEc`NuX3i3cF$BipPb
z9)OUaY_pVj07Aa9&069C2>Hu4i-`w7?B8ZInbpJt!0aacCgeH8cWlNp<UQN$Cmw*1
z2W_*VcmP6Pw9Ss<0SI~0Hd~4ZAmmNk>?s}q@hAt63i;GFtBMC8<X6M9Y^F8jTidKF
z9sp)v;a|+c;sIbb7Cy$TEFOT6pKY_WcmTxLY{vG0wY+Vcy~P8-EG|5b*<3sTA+OtJ
zckuv-=Q(&@$oIBcUpxTud4S9U;{gcy;P67584mg3HcN~LKzz|=j6>eI%^u?c2zlf-
zn~Vn_<dxg(G9G}CXKu62cmP7)xy?S~0SI~M@KKwQ4teSDQ=6d<dFt?0o3Rdg>o$9h
z2O#9J+iW%-0L%UtueI52c>qG5yUljv0SI~THv5eSAmqWrhiyhY<i*?UI39qICvUUm
zcmP7)yv?5D0SI~YHk*zIfLV2THM8q@079O<&9>tK2zmGLZ<~P^54V~4kdF^9x0(5n
zpKr7DcmP7azRlX>0SNi~@OYcaXEq-`&#XQkfRNvBv;24fLcYJv`r`qJ&xa%n01p7!
z0QdvQ3cv$Eb^!hXvIOt|=xbZX09gZg0LUJ|e?S%i9ssfl@F$Q}fCqr=0{jbP8Q=jB
z`?rh(vJUV7#OGp@g@7M|Yy><2WF_F2AUgpMfUc#(PeHZ<9ssfy@LTBGJ3IhnG2qA0
zXXEeyi2XbK8e})%0U*l(KL^<kcmT+H!0!>ClSvi?eh}Ro4iA9Xzr!y=c7%BVUb5#&
zShfTn0I`3E-$eJG!vjDT1%4E=DewT0Re@iH><T;pWLe;6A=?5E09hCKUBYwU@xwU$
zFl1xk0TBCl_+`k>zym;*27Vf{HShqCwSnJ8YtP{UAd3S(4%r-d0JK&e9ssgC@b8f2
zfd_zW5Bxo3ec%Cz&kH3B1P=h&Aozo{S2#QXWQX7ZAWH;45!oVm0JPUQ{6^Y)93B9&
zNVF%x{v93wvP$p(kX?d*i7XR50NUFe{wA_c@BnD<bNHXgLcs$-HVXbIvQqE>kez~m
ziYyg80A#D+uhL%Y@BnD<b$9^CV!@B4z1iUbAgcwx7TGO$0LXH|&qcNi9ssgl@O#DQ
zrjiANAB=1mJOE_H;1|=`;qU;EC4&cmY#IDzWX<3K5c_xd&&Z;|13)$n{xq^`@Bolq
zgMW=I8$1AH+u&~_>jn=%e2zR>ICuca#=##)Rt_Ejot+N<99cSe0CcuG{B>mQ-~kZ(
zclhsg7CSruWb@$9BdZ4w0NFkG_sH_W13<P9{ywsP@Bongga3~#AUptM1K|%OD+mt&
z*+KXR$r8c?AolO@7m_uE2SBxl!+%H?5gq`tiSQ?qRfGqC>>@k>WEtUSB-;oN09i-)
z9aZ}{JOE@N;fEv}2@e2SN%$pIJ2^Z6s-+x$O0t#AUpc#$xun|5;Q=6v2|p&;On3mu
zYQnEcb`u@|)p8C$C)rMT0LXg6?-`$?OBNJ<P_m)$0FV`hUzF@9JOE<<mMKNH6dnMw
zrtq7RJ%tB=EGj$zWK-b*P_63ltEzT&cmT+<!UG`o@9?*hb%h5&?BC&kRW0oB0FaG^
zKUTG}!vjEe7XDe)(hd)R*uTSHOV$=10I`3E|CTH+JOE^K;m;+j%RB(e?!v!ImKPoX
zvc2&4lJ$iLAU;o+EHFF(>J1$JV6wvS0FWJqf0!&WJOE^i;V&j@3=e?Vzr%k_78xD@
zvdQo#lU0TXfb25-%j#tu9su<=4u3OQXLta_{vG~jve57Vkd1~vnyfTD0A#1(pC(HU
z4*=O}_^ZiU!vmn+%i+IPFXr$7kj;h%fUGt=0P5Ww{%x|{@BonQhQFJvH#`9Gxyoe0
z;Q=5U4u3dVad-g8j>A7rmK+`cv44lZoUA!K0O~y*{&TYE@Bolahd-UHIy?aCT^;^)
zvh45xkZp&*ovb@N0P1}m{&%wQ@BpYccKGAT%EK>Db{-x8vh?r(sJFI^J+k)j+pG6>
zcmT-a!;i1t+~ENrs}H|E*?o8b$nwL_PqrT(0J8q@`^V=?lLg2;0NH?e0LThtUO?J`
z!vjE;ARYi|3y%2$vIg-0i2Xa}56B|K13)$*^9j-_93B9&3z=Ua%McF$*@k!kq;>EN
z0OlVY9ssfsnTH@75f1=aiOfroornj3EJfxi$X3JyK-MDj7Mj0scmT*^WFAA>jKc#!
zRwMHoWH;ggke1_^=OEh=4**$@%zKdihzEcyNajJvhQtFvRwVNxWJlrwAWM>Y60#-n
z0FX7wyot0YhX;TxO6F0>ro;n4RweT)WLM$=ke20`XCd1X4}i2To&jLlmv{iAg;^#h
z*_hJEVE;~<8S^s^4}i2Z%hV)W6Au7co6OrtdvkaI$l_!khipzf0AzJCuS0ex9ssgD
zndgzV=kNfK^~t<XeBL-&pv(hpz4m-i%L-*)NZO&p13;E2^F(Be;sGFQlzAhvM{WK{
zS)|M(kxhyRfUHvHmB=o|13;E3^Gwn<9UcI(PVoSU{X6ELq=h;>0MbSs9sp^jj(I7v
zQ}F<Z{X6EV$X3MzAg$FgZzcBc@Bom-iU)vfR_3$FYQ+N}?bb2BMV2cb0J2?~?;`6J
z4?ukGI$5xI0LX@AK1^D%!vjEeEc0Vz$>ISZTbB7UY0VA~fV5|a2Y@VEJOI+B9UcI(
zYViP&UCaC$S+;lp#Qq)gZDifz0TBCl%)gO^iwA&gT;}7*%Ebdfb}sXCWa;7oAX}ID
zI<j{00EqoN=I_Yj#REV#FY|e1_2K~_yO;SrY55Kh0NK9G_mTCB2SDuKG5<#vFdhK1
zfte2^D;N)e*nty6uq<Ib0AdS{`9iXW@c@YZJLV6`BE|ziHZk*wWEJB9AiJ3PMY4?X
z0FZ6Wd?Q)McmTxy9rKT5A>#oM8*$7>l9h}Hfb3-EC&^OA10eQq8OvfV4iA9Xi(~#$
zEXLsh5Sy`#X0aN_ye8SrcmT+9W}Z`Q$Ke4G`*+NHiv2h|0Al}+c~G*U@c@YZJLW~n
zj>ZEZmgJZxC0iN~09n&`0K}dwgIet0F^@_%H68%6s+m_6yK;B{$g*ahm27J~0AyV=
z?<)4?@BoPYJLX}<#+=Q^?z5JeEq3Pc0Enfzn>A0{b;4T4Hd))u+iL#S;Q<hfbIjwC
z&5Z{@?B6l3D|YAb0FdR)JTKYacmPK3TFd+<`x_5{*uP^Qm~3!70AhuXd111{@c@YZ
zJLZYS79Ab{vc{P=7JGDf0L1<s^T=Y84iA9XzhhpR>~cH+V*ieLX0pxk0EqoN=AFep
z9UcI&f5$wu*r>w;AXe&_mnJ(M4}e&z!vi3;>X@$<Yjt=4#Qq)g*JQEd0TBCl%x8<$
zIy?Yk|Bm@>vfS|iknPTVw^%RF0I=+LF<{Gr#{(et@0br4D|UDQ#Qq)g<6{2~55OOl
zEsqC4?B6kOF81v30EqoN=F!Eb9UcI&YRjw_`*+N*i)A}J0A$-U-!9h8GXO06p80pN
zaEAv#?B6jTFIMjG0EqothQ8Rp!vk=rvi0!*i2Xa}?Zw_59ssd_XPNxU=Enmd_V1Y2
z7rVC%f3bhZJipk!W&D%%j|bqTmtGoS{{OnG7e_Yy=53Yh_dadp<X?Qa@r7e=-FRN>
z{ATWyYcF3nv)cC5^E+)=|DP?lIk9~CWhXUuyy2BsUOD`?J-2z|x;qcJ<cJ?W-?{L&
z?_BuG_Ph4}(F1=R8oKM9>t5CLlXKtwx`z(<{KUEM{qvJsy=|Kh{Pc`x9(9L*HUIQ!
zH$J$>k=JZ^_~f5|{-4L*eCY>I;Q#!Z-{a4C4X@?z@OSwdd@a5vUz_j2_u_l<z4;mV
zS@@aw+4vdxS^1gy*?AAV7v2-^jrYiV<vsJ>xdvD4F!LY&`}SQfdWJv0;UD|_o!8&@
zw(4K_`&U-}yu{c0>@yGlmaqS+2bO-x_xt94rJwTspM3P7AM^8Ef6$li<LCSIV{cCR
zdAEG!<1_sHjqP*a;{BYx$Ae$z{q1^U{g-*aXIypp9lZZbuIRX(YjE^`n{MSAEN$%k
z6xZOyGe7nTuEF1)-s@vrgZ=j0`g*RxZm&A@BV2>~`qFE-22ZYEe>K<O^Ur<oLtKMb
zlzx2$*I;h);tz5SieEnM16+flAKyC4HMn4S$5F0<-u@`pfdA$i@aJ3uUe7h)?{f|K
zdRzm(KG%Tn$2H*la}D@;xCZ=uTmybyt^q$k*MRrKHQ@bm4S2s?1KvOX=hyrmf5vNg
zEq{l<%h%v*@iqC{d=I`C-;?jn&%n>Z&&1Eh&&bcp&&<!xd*HqBo_KG(N8T&%`D=B#
zT!9OaE9G~{=W>lnIhT8J?RRp8d}aHR{ybm%SuvL@?xCxd-)V2XwooX4ME@$jR(~V^
z#$NlK>UZ?g;!eEAoxtyu%4g_r6-w2w>q{1D<=^V77HZW_y{uF!pLO0v{Mn`arM-DU
z`y2U+SMmL}@8*|V@VmRbgD+Jp{c!C|-Nb+8YcKMuT4|0~luBRM7cL*nU-?k}O8u++
zDt>)!{$_rCB|rI%`Fr*2$~^zLo`3w3e=O-A)&J8!UZJ;9`>KBNQZZLIsxMkP@b$d2
zvi`1Km(#DSPwH1)`b9mjbGe3F^-W8EN)FrPbsfC!U;5*LO<wm5U+$mDg`2#tkJmk~
z*Nw&3ZIi1T(uFJCd-EnQ8;&o#Grr8_>OQI;sr2~0o4o9{__ANemyP5acHyUcb^foL
zyzWQwb^nd8dnwoOGyN2$!Tc-q^7w9_im%&Izqxi*^0|gB`SG61@3+YdH`lN2ZS-X?
zEan=%t^X)B7Ej;gg)YAE((HxRT*HgJlda1i+2n<T@r9qwUf7ar*kAuq+O6(8o4oLb
z_`(OW7jBblc$PPFz$^Z+$qVn|g?uE>=oj|UZINqujMtsGZACvoeAAD|*S%K1X|LNY
z*KnGCv$SE`H*NB|2L0N;-huITr{o&G!?pR+w(s2Jb$i6uogH82a}DQkEBs;Gjhnpg
z#Q3@!^$WY$Bf8jc)9qc_W4kYI^1>_P3uogCUn=Ap9_1^}Z?~|?3%?p)_~-0}<y=F7
z7e4a(|7`NYU&R-;=)0|b&JDSS6L~LBzhOK5Uc5H{jW6uVUZ{(>%*CnheAp&0+)=-_
zbuyq|#EX5seqGvr_X{_9U0;0NSbUu>_GfwBLA!r?lh+N$*G<RQ>0;lipQd!d?)Po-
zy2<#u#rQg1>>@wkZM*+%lh@71*X4CJvWu;oK?`~JSLyfSJ6?$|+&R9Gi+wR)@%TNu
zH+kWf`nA2|qq7(4V&BGBeAAw1Z1Tdl#20SJUZ{(GB=6<Ey{_Nng=fbX-jTgf7rVr#
zve-4V$qR4PuN$u6M>_wYg-w2+U8CV}eu66xTHfUM*(Ms^$2a`qLE6%?_sX`=umxY|
ziG$iU`F*y5hG|}Z?!ld#{64F`q51z~?^^)tD60Nv@7|l-CTU380;LqZKnoO_SDU5}
zN}Duk+9I^2<xw!w=Gg|)CQVXWN~NK+fLOIC@=zrGc!&=~KtM$lL_|T<)=v@nP(V?!
zK)+T+i}IKM?|1ghy>mA=G*G?@;v~DjbLN~mGdnvwJ9~C!FDfY7F>AIH&x<_wVcO}M
zv&4z#HJuxSvFQ1yta0My5@zT7QAA2(8ESGzu-yLit&ZM@KuaghtIS@RCo`Wx(|_RT
z-D35AW%VYS+)~;roW9G^`;pa)WvjiPnB4cFqM{?F4@Z=31Fu-UVnj+~`5LawDXfsO
z)2kfC!$3;`&$NmUK=B47k1m*guA^9M6??2=HoCz-QE~0`PdbY2R`Cl~@tJ&+`+b&i
zNag*G;<Z-sr&jR+^p|Yr(PdS?a}>X075@%GDiN*kS?WDKV{klm&^xT&k%+Wc@ZGG$
z-^`fc=nVm#`*W83k26kj;**uzVAHpo+!Lv{d&Vk9Zvkkjvn#CL|Dx+*d0w0GSx0ZJ
z)%z+4ISJ38ZlB>vIH39wNAX6h_;gYc_o5{%d0F-UI*LEEiZKj)#Nq=u3F}$J3#*4C
z&Yu6jKrxqBX7u2iQYT)jk~i;KYXIY?T#loomz{o=qc{Py+$!2##T?Xd^zWx{a1_s>
zB8L~(x{7Su(R0uElB0MTXyX-nqw|O6`uT_E7eFO4%H-xw1B+44LB`LYl6yk#oS{gn
z@i>Z@#>W_+b+jR5d)}O(9*Fo6;7f3rgUXYsr{_g-aQa1(i&{_#(gza5@fEH>1e`J_
zl;JXunB%$k{*gb}cnA<<^BSkrb#%5b?W|v(XlZS0?n)fHW>UqNx}_^tCA!<&+qx3<
zoy!x=%Nv@Tnwp#HCKQ(^#+8;;tQ=p5_@Wi<E1HX%>l<3@T30l-t!iqnTVCI|taU}R
zd7I64UC?EUi%al7C&);-h3%_48=Fh2+m|nIUvXM}0}jBL#ZApE^{d*t7k6LK(cD$M
zjK{gStGfv!TQH~}6n*jX`tD`m&|=9oih;%5VxhQEs;_%>Yg1EOb9H-j%i?hpDi*IS
zn_yOsFI(Kr6f;`87c`$gXGK%<8p*b-B2#Qdxj`zVaBX$Av~(|qB!iX3Ev;*sn--Uq
zjw?4^t-%2;ZW%w$bS-P|>`riK-qpIcna7o8k_n`I{o8~Qw-9CHCZ+Q@zVT&gQRStR
zE7BsQ;1aud@hX(1tO7?iYwqcZ>awx~T1Ii1w2jiqWs?)fb~d*)*LO9KNqnGc!6_xS
z0ToRsYUr$A(YP$p*?fL$S8Mx<#JKX(^2rq+OcX6|>{xYTBaX9qP0{j+;JcTtTHXL`
zL3~Tc`4ft|I*OXgDj3t&Uf*4Wc6Z{k`p%|A(bA^X^_?w6;}S*l#wUteR<sv&b$7Nl
zLZz*>9u>J1ku9rMG<GAyqONAaF2ps}ch|doOGi;-`-<+)`o``P+gn=Fjvh58RqWQH
z)Ck%}nj%iEt23^&d{U-!9XcW7$Mrb@6Uq>WM(0|S9FY_!dO>qzYlk$xQ=uePlBSB}
zX?##vmZq&8H6lB<DAzpCu9TyCO5Lp1?%Asv>Tvpsy4qX1QNzuPt4~=tXW`-r#Wf4(
zuV`LfCu|*<y7`^$=b~P_>Sk3}XFA$&C9ziI;4&6NipnM`M}?|MFJ-9eDuTA}9)}oU
z1&H~k_EqQ^%&HY#txH!lHzgX;YBCj4FTZfb$>rF`x?ZFygQ;3gW)!Yo=|*sw^?#YN
zp3;&hFEqCRxbngcgY5^+Am}L4EM&+`F5(RFw*RRxQblQ5N*9B&<Cx@xWJu04X8VPp
zx6aT%mmp!E{x&TqUTAJ5NgIEII+LT3+D|)fJ?k0DDVL<1rCe!2md;g$2v;e%HbU1U
z&)4F`woZhSZZSiywsJ!~Z*V1q^2&TWQ49U`DB*U?>jHL@Hxjmw{>zp5j+A~YqB(;r
zd`jY2_WP&F0HLM5Gl5PbF;fQ#3G@Yx&0SsXon2%0`L<xHCSjmb&oPGaib2MzgFD12
z6HV6O>{A9sa^gdx!@L8%gZ<&&A>Ih@P;aDnc;rZqZ^FTii<;f9yK<kS1Sj}9kg`!e
zhYC*cF-ADh;lo2N-^4<4jOCo*<5@2~JqC?V@J)6|jsdC@d=n4JF`{$=9A+Uo2dSyx
zo1BmwLrW)Mlpc~}#OVaz<b~vUjueAlGdLt49FpgU<QOSC!8Zql<OeuX+Aj#n3qtb3
zki0M?9}<!e3CV|s<QSAY!N*`b{rqw8oeDmr>GE{WHwT5}2c;5&^3A~^`N1Li@Q{3X
zNPb92en?0@A|&TCek%Cp(2)Glln|6}Muy}gL-NBy^20*%!$b1JL-O~9<nIf~6Crsb
zBtIe~KO!VQG9*7TBtI%7KPn_26_Sq%$w!CeqeJqeL-M0T@?%2sV?y#{L-J!o@-ZR#
zn2`Lqko>ri{P>WZuK`lQH)BKcu_+-a-xP)9MIm`{NY36p6?{_?l9!}}pnOvrlGCS@
z3ce`|$#Ls)f^Wu!<l`JE?T-)1$A{$QA$fU7J|QHZ5RzAf<P{<L#E^VqNIoef=Z!KI
zd^0&DpPUkc^39Zxd`d`uLP&l>NIo?rpBj>%7?ShdQ7ZUmT1Y-EB?RT;U5*=kQ{}Rd
z&j|4~A%13vuMP3DjO{Ta@RsmyVXx3AZl#6jpKXf>_(ZBim6Q)Qr(25&^10?b%i~s5
zXeOA8Eid*;&DEBd{3^_sEDxVVp*g`kXn71p3UUAbnesirLUWjT!Sd(|3vvI?h8{x?
zZjFT)Pw+h<!-E(q6yp9o)AAU)6yj(am46mki1u-@<&mZk;~Bc589J~PqJ7-2Jg=-m
zGs*l?dDdGYu8+Se-y`KIHu*RXh6mBr7n<YE(aIO#)?R21G1HXqk@A$8)0OWKexhkp
zek<%2nyKazD~HWOj90Exeu?mho3AL(p05!1qwgutp<E&Qk0+Gx5&2m22P?+`6`G;u
zHOu3G3e8cb5ap17p-dshA4gjrL$gA2jG>cRf|U1YGgtW@$*<frDE}ao3eAybmGVo3
zFEp1cAJpdv^BLt06bdn(pjTglly9`*yHyENz5?@<<)wVbnVpuG@*Rs;uBwmtLR?=5
zDIb(?lo_M^gHS8P_;RZ9ON2kv%(LlxC_m9Gv3w=@m|1E01o?x_2Fn+aA7egYd1>$Y
zhOdq!01M3#<}S;l-V1Sm_>SeJ{)U@v%J(2qp&4SHv2wA8MwaQ(aa2?K6He-J$9?vp
z6U}{?69<7jIQEI{^K=+^Bj}UsqZ@wY64kJ;BS;^5?32ilt4QJk=T6wasE>Yod2sLV
z$<RJ}@)-Jm0_4H;FXd77FXf|u|I*CQmRhPeJmAa^!u?f4f5$IRu^Ecj&k^@?sQnyc
z=7Y<8RKek-`xsCzCnDru$n12m&NH_?@)-Mgg>Zm<;&60*;&5nv;xf3^)X9{VZC_(S
znL{28o|--$&Y;X8O(}CIPRbmLlQM_m)aBt8kYx^O(R~(*k{0DA>(dKJ8*(++cwC;X
z#^u>uTt0NMhdLy;p$85xPH@2sn{@_va^QOQi2?FSl02X2A{QBxP@Yc+jOR$4$Ppir
zBP-(j73V8{P_apo;}`06D)uODQrx2W8O6^lens(K#cwG-toW$n&lR6j9D;tI`Mr;L
zKgz58EaFyl_sX{udyV<9@>dhTY0MqUe~WmZF~3m$cf@aC){ydpaleUt-I!yE$ghI<
zHDgXyelZb+U#tA(#CwdnN%=d8cN_D#@-kuStH%6A`3UZ}k-Ll;Nre65h<6%Oqx=Hm
z9mcdNzm|wf`;_uG5pOr<+sZ#q{IW5BQ2rI-ZN?Pfen|U=6ES$4tURZsM81gnQofz|
z1=N@F*AQ{C?o|E(;;qK~Qu#j+KZh-b4fYF&w-|H0@{@@-8*`fS4aA#_`H=D-A>L@r
z=aj#j_+L04<sT<*Hs%TCpC^9An4QYMM!W*;9SxrO4<mjU$Eo~S;^jDR%GVGtGiI*x
zb;L`JX;HqLxXGB0DStij24n73{$b*0jrq0mFA=Xt{@Fn0PedaxQT{~Yr;S;pd<*e9
zV=h+y<HT!?`J(b)CthRBe=GkS5rhAKC_f0}naHP%If{t<%7|APbAs}7h@Uj3QTdg`
zPZ;wN<*y@NY0TZqKSadE`77mLBz_#nGYH7zA$|<?sr*>tN8!m;{&eC-jQf?ph<J%H
z*C~H1af9|p7vkbA?z&)kcYOn}yEDLLmcrY+Zd1$`Yo@rN3vX>Z+sPDXxck~s3HnK^
z<@T4-16x7=$<x%_^xE<7-GcP}R?W3w$7oiTp%CcQt+Y?dw31~=Ymc9!vVM*9TR7fs
zGNnq61Ns-@-j_+JclS&p+?_H-2X}f5S^5_`d8J0?PKs2dqv=+q+;=nC#|_j*XQ<qM
zlj*xNn=~z}U|e8DnXG262Rm?ogOr&{8{Fq@qGV0*S;a=C6|bKQMF(n`lCTNNz%G+e
z2TPemLArj<h#f#?N@xe1nPhelmr2IKR6p@DR<p7U=OlcYr4OcULboEFi#CJ3v?~sB
z$6h}bBB$Ryf(%yoBG$fOU|RiLjdl>9>5!#}{azCybvu*{2e21$>S4}ipTUMI4a}5t
zmfVvU9Eo!&WXOj@Z(9sEZQ7}I1@>8@7}HjYo0=O|EyX+CmUi68gsyLBz<d>$OiJr9
zi)AS$8>vDY=R7HmJE1A&gra6lt|-Qv(c=1U%tmQg)y>IC0}Y2l5yMw`24I?W?=tSk
zj6^sB8}%?mln~aVjNuq;7#8eRkIxQFW9`%4v)F9FP*K7H>|MQKWGY1@JFCZMiZs2d
zz+Y)KtsaIqX?j=TA>~1<1hje>7N_Z*b}H<>FQsVpeiqXES%*fbs@2;S)>|3)KUFQ6
zZ$1vfJ&u}AXe6vws(fR^dN?rpV{NecE)3~KF}}=He=Ea!PeG3-QiHX}XCwS4&s+32
zVDhY1s(had>+OUN{EIeNd*2P~WqD?aRRUVQUx)OXpx2W@@0F0=^U%X9oMf=}hM?g=
zl01&*E5I#DswML+3G3mZFzNq<y0upm(t80bIq1)~!RnnA(tGJf<eRWsDSMq^y@#NO
ze;cel&H!gLK*CF?Q2N1buzFtz>AkkybE_qJ9Gt=J+8g`R%;)2okltqK9cwcM+I+c`
z$hCJj^m;Pr9fFR<)hqw+%=u0X>0JfAOzo6DbJyNg|C9NAG=}u9{Vh`2!aK)tVOZ}E
zUdDdo>X6=|7ho?#yZ>rf4`;B41=e7T@Z*r)lO8HGLwkNPtXBp-#Mxl&WrJ|*<;imB
z;kncXt9Mjbk1KyN=uHpnRYI@8T1!>snPELH8p_ab$T|@uhg8CobrE^bqipijd@^M3
zS~yjDtP&7n3AcsxhF=KF*0`f5>q)>{(eMw!UWWeuw;_AiUXK(R&f9BYJ+2qa&>wIG
ziF-b-y#@JZIB%0edc$!+KbS%9oRHp=w?*9Mm#mjdLVCNPm#O{rhV(kP*e=8Q{Z?4-
z+t9No!Kvq`!g>!y4ByMyV3WKW(t8#!-JE8hG)>=)TYm+QM9i}p&If%tuHLTiBVU^-
z(B|73(p&Na90&ewuzHt<^&X3utr_y=vJ^L8aqjh4YpHy{9o9P;m6D-e=u2|4F=n1`
z?u6gO1}l3CdW^1ALA1*^TTu8p;HP8baj-e=2-&-Hk#9C4-Ue&$wUFL~v;4GnW%c%i
z^1W&`XOIQ?&H&ncb1_!2X_(h3us6Ypu;jt2XV3kHvoT}I8Rt-s+mRu?>*{^ePQx0k
z-to{wwI)w}94}MpzqY~VTZjm!`pxw?juS%pG7a^e=3#1JZ(FW0Cn0_VHXd&QHl7RD
z-mn$E*-4=Wn{P?^xP%+Z$|p^jTwaF1M50s#!M?1tw4$OSk(f|6X;PrSBxn81lWT(&
z7lBdUk*!_EY-B+&wJ{jGAB*#Mpjo`*6M02{+*N&L?Wk>LcY*Kijz@oA`^=uYo^S8=
z@)z!j*7=BCxM$?pS+(Q$9Ml%u5szo@h-8o7b9mkC9a&j3cVx$+e_VnEKJn;px0@I9
z3cME|_YT?RN8;NeljrY=p5RTHx8tblBlbk5|84uXUf6Ysd4Ma<??l0ZdW(8PLFY{Z
zM+bj6U=8wEh_L8)3PgSmc9AhNxR1o56hyM?DHz76=^x-e8smC4zlU_ya*4^FM~KI`
z5DjaP;Y4-TAj3s${Fk^(aPo`)7w*Q+=blpy{L%)HSZ<tPcG2wD$a(QyVk&w8xoET)
z5aR$Sy2;x@nw1>A!h?I)WJP}_`)9Gw_GE-Q1&NJW!ySSbUkcOS34a2ez!vXj<Wv@^
ziYzwco%lKIzl3d2$D9>dV@>5>V9S|}omWZeU|1d0x}wZ@GoJ-}ZorOH_KJWVuk05C
zwp`iAz~&rIQ?*RXQsx|$WH}6mD7E(J^sGW}f%leHAYqA`EK$lX_NM0rE0&JQEA)nV
zm08!!z>pvwORhwUus6Z-qj<2aiEK`4of26Ite}YbkW>`w6!geI66_ZMJTsp_an$_T
zo8KFVg8e}N&zwrA#O9msHN7NQwP4ouk~kTgXHFxW5yY?QC2@|#pGs(x_?6LK5-S3R
zZ<JCY$Y}wg6PstwBG^(bNb0hk2fFhKM~m)4!Wr0n)72q)Ga-%)dkLvjbxb9v)0{&H
zj^rXwQk{*6n7P1=AJI!PIDiF&CTzaxT;EF~FwR<&V9OCf<}3(Jf?gs*>>PQwBc~+^
zj(m+HUzS0>j`FG4Jaalhvtq4Eu%-?$UENuQJw5A2baiA^jy|H-+J&G=1xrL=Q&xgF
z1Dhv%iDgrf<}IDIL?y4xfJ<Ge<d@^ph!{SA_gUqZwi;pKs*Vm!BCpj2L0xb6VzvFY
z297f>=p9|$-A*Sj)~(^#`>cLL6{c3d;a0~)y82D-b1|u7|3uF}!1GrY7yAb!{J|}L
zSFu01*dKI~zj~_dPx1#9`{%a!$1R$B+^AYy;-1&g*4}vDLM%uNmO#kDhty(-_Ep_w
z2D@>(1}<2kB*jfFaglW<4Q=OD!&laK2}g$2EFCpn-A0#o1k2Fy+M+vUkV|g*S&6ex
zYntr37Q56VxehOt8MFSkUJhs1O*w7OS((U{N^&lwMpzj_=(%#2UcKSfDC>jL8g<9Q
z&c^+{>_i@c@%<f4A&9KY&l_wKw#Nao|E<X%xiNcF)}^t_qL=$0j(iMP-aC4&$`Ggg
zywh?H2}d(QkdDAIxY6Jt&k0<M;)dYKAr-^5ByQl^5I6Y7aeP5w*KQOfmC{S+WA2|D
ze3|)@is9Oe;b2+kJQqWFgXq&2j_Nj}nnKZmt0aO!KT8-vvG_beWPK11AwoEsI9TV>
zAfB_oDW9Y`Q}JX)xS>VPn>F>&Vg)-CS1VqmxLNT^#p@MsRlHmAn~D!9KB~A)@#l)q
zDgIs2L*;NjhYYNNgUI7F9YEx9Du1~0{6-GtMaoZ9zE+Xn(_y;Pm2Xn)Qrw_;rJ~Hy
zf&NzIZy|!`H*=T|1Ix#jN0jpcWSbzLP#mRrykd!BmEufAIS)uTU-`2XWsVc#Ta-Un
zai!uaML93f+o1f16){ah%5$~irxiKiXF2(3M7&q=KE>}Seov841l0Q<#os9YUh!qc
z-HLJ^q5n_i`3S-Eg^I%!M=Bnrc#LAHV!7gU#cIWq6z3|QsrUiKa}`%8p0Bu8@d`zD
zd@ProZy-OEME;A4w=3SOc%R~9ia%C-Lh&iZ=M-fw7wqx5hjw38<O3jizAqs1L5MhB
zF^lyUPqinoBDd{L=9)o&7~|3C*q<={o0{9g$u6AP;@%LQmxOQp3K4^+jBgZEFB$DS
z##BuI?-^4%E%=rLUPivf7mtUc3Q)yKmvT91H=ueY9DzOcFrbtW)}xH!7;HEVd(|5Y
zop8SF+il=^W0;A}+9rP+wtJiiOI9JCzMV>J44ZR<&wB9*g{PVJST6S4HVsHqj|04l
zga#{Pe{N}tUV+{WTN#dQF=#j6VYr7ZfgbZ^em37uCk;q55rs;S&|vdg0p7LOeL&Er
zX^-8gwYLehO#{-L3482IZLqS75#id~=-6W)Z0%hG+NPn6rLecsiLfN5sioPw3if!M
zEFZf2q`jL!GfgQrh9_}>wuS1C^4qbwdNn9)I}>Q2j2rKZL>umgp4$d_91LH><{t0$
z&hc`TVUPC*pwX5)01{q6qJj7yZ-c!jZ6cs86VW+5GYTiG5|IZZekeBP%k#ss*=q=-
zX+k^YHDiOd=k_uai`z@~>VL$vn1T8quL>GUAOGX7dk&@VF?K+0OYMQLdM|m?4%{>N
z<QQTO+;hm(njQH~2ktrWrJ5c7QPn&0t7pNd_@a6mH+w_iY0Tc1Q$tVVp$B<;yc4dN
zv1j|PZ~X)Z6x2)9I|Fnc8wPK7;UI&A$e}!^zL&*I$oJwk<RUTpBw_wMa1mB!;9vBk
zvG+s3nV2T<FZ$7JjsyI7Y&Np;<JrFjr{6e)><KECQDN8^k{t5{{>2C{?ZCh2$D^l_
ziDvT_iZbvHgUBnHE*hN#h;7F%+7tK}r;*O&U%UhYZwhQ+A}MzWUYwVJ<6q<`B%^<E
z0|btLk(HLSfXd=u+)Zi9zc>?_fVKX`=76>S#Z3Wg{foDN%{h#wYJZ0P_sAZZWPeAN
z?J<zjSCAuJwJ47U3sFYzqx;b#KlL%Be!qY8_In>?2mtRRku?tQ<1m)jhQN<CpFnY6
z?;|e@cpnLsLY_&OE##>Lo&g`-VlRm^f_Utcfz8!33kWuclqZo|K@Rf?hhu|RjZlfr
zH>*0t)p@eS&nE=gb*z)@XwdO6f|EWa2KVK-(Y>~N@k||!vp0rkjZlHjH|Kj|oF!ul
zI2=g^hsJCq*kVOc7M6=iK`#*@c8<K;kvC<KuW{tdGRW6C^0o}}E=S&&LB86NFU=so
z(2=v-kl>Vmy(3TFZZbI_S?z9c`Ll7c^z)gmH*|UYdpIB`zCHd&x*ziw`JKgne!}nk
zlYhjbxu;=)MIUeDBzXNYIUC_|98b4nIX^{1rMJ=Vn06D+;Dvm{vz+GGVr8wIxSt%C
z;+1>PIxJJ)P8+y~@?YX|?BjD}|6>FDnd<yu8)KWIm-?5z^Zkv5w%~%i9i_tl@GtUC
z&;C6KLo6XU5dR{_>FCbozTL;a$g8)ndvPL-TfajdX!;LX4@B`V0>!_GG5%=AL+Ln`
zGcon1Db7^neV_5CDxRarn;_#m6jv)=q_|n}O2z9HZ&kcoQT&Ur^N{k7DsEF0|03ki
zDKCC0@EQG!c$g9YBIM#<1TX$Y@Zw(tFaAaF;$H+W{zahp7ZET1MeyQZ1d4wVDE>vD
z_!oiVZ-V|--gCio7|Z$)|04LimH)QNzpMO@l*i$u`Ge$q=`%C^KnazPQaoO<M6pUy
z&J*<IJOSrx{F#a$P;5|aQRE<l`E)66P`p&}ql$9=pvMtE_2v8l`J7DtF2!#seoOHY
z#m5x4E6Vvqx?d~*8^zs<uPCzd(|%MjS5eL{;tx`OgksqLI8Ng$6lW^VQ9M;q&Nu8e
zE8nU}Ujy@BrMO9v^PCwk?Ev^G<>mZ?|AO*&D&C{`J;g^Aw=4c!@pp=URNSrjiXxwU
znC~FPLd63W`6xvB7)4I=BtJn>`i1PEPhva+kv$`kpRgyg--^JeFkIvJ%^x|@^)S90
z-I4eTRnQN!{us&wNbXU+5{|$gRftEMAcXZOV>kv|9NXUX#zKc_+<e`!zP+Q>s2)H9
z``!PxnSr)sC1`X@hRD!{d%))*<RclI1MRU~>_2Q8kcMlMuOgwr${N61nj(Hje<n5?
ztc>>yH(&ZAJD|sWnV-#fC1{%lq~W~Q1PKjRwj8``&-EX={>Y8cvuS8z5$qL^&|qaf
z;9Yz4A5xFyW1noxcQt662BcXAd*?V2miz={uDzRKkH<-Su0Qfd@Jv&Rjo}fT=#`=R
zqx{R*T)l}f&c53Q%DC~p57CCtL(ke~9FK$HUTkjp=s&c_%TbCw-tU7(8|?r{coK;Q
z;*Y!^_I_a#0d1Lx&f%G1I9Ys0bTHy=zAOjJX0Hv9rbfpqq#3Nel8Vy6y{P-W`6J8A
zCyyJbKk{+3QG_&qWXIiC$4j<(yRily^ByPE_P%`B+J!Gi*Lo*%9%K~pdv^X|?b4l>
zt*v=E4oUXf6rT+~%i*)Y#~ePk_Lti$yt10o8hR~rxAj7M*Gt}7Z;G|?9Jp7ucii7G
z3*{=ULL~%s8TFn<L>?Q~gSKWs+kiQe1yIDK#7`p%6C=lwi)8;l==vi`PoGagG$yCJ
zhICbf#AM3=0#okD#j{%hsUK&VilqKLMEPT9a{q1aN`n+pesu}6A?Fdi_~#+Q6iK=5
zN25L9VsjvYhjJ6?OR<Yy<$Vp16{VT1C`Sz0p0xXEa!l;f7`*s4?x#P2J-f&Fbh4GK
zfm6tCAzQ`$dDsGPWi^#)Am<yf<<(Hip$F)UUc;25aA03efBU_Ls2rT!56KB;?SRfB
z@*o)Rh88gJ!4W9#>p|q*93Dg}bOa>!$#5<xxCaR~dAfTrNIsu%I5x~K?CvE|957A2
zB&G$-vR)E%1E#Ilmg$XMgh2*p5Jq5w|B(<FS>=flmQG!SB!k0PKsX<p%t<7{1HiFh
zFM*G)tVvdi4ODT1%LlHrVziO>;M_g&Q0<%d>^sJTzidry-O@`g@h{lmk2tBac2t8u
zC=rR`Q7wIr+JL=Owp=pj&Y5hNHqk5Xo6D(;(xL+wob1IHm6|x1RFk=7;R$9zy1s53
zanI<)vVZFtcRDk2pJpy*m_+GL#!LB7)28bse{djqhB%`yn7x^FCGO{MLFb|OaOdQ)
zld*xFNmYK{Mt@V}QZF*&k?%d6|BjxI$1XP&qB0J<JQ<PdG#Rx&{AC;m79{iMh%glf
z;x7wsAHjVf>@TzZNFSG3aD4|pGYmX=emO_1Q1L)T@tHw5nmopaV>N!f;uOUy#ahLM
zihORP-Dbr$Me)5L{$k}XRlHL12E|(xZ&UoL;(dw_DE?6KdBqorF=PH$@z2B@%wbZw
z&)XgNI1%L-qWr<iAECU=<$~S>jhDGx;2B&W0;))Oo=3)8AA;PB!ArdXOI1Em@dQPV
z;+XDKMX5LNb;@&CM|ry<@B8G}DsEQXqIiwsXB2N%lrbsN-KqRNir-dzNKxt&dOuPA
z*NVSUd|7d~;vU7<6s3NVKAZIhEKuaP3dp}t(fY2AQ(lH4kc*EJc!I`f(Jme)ZT*53
zJG@$H&+75oe%t1h1=q;Cd{&uxNBMEsPHnI~Eg$S~nv>x{P&1tfOI9PE&&ZY77z%J5
z(sy?dXf%Q3^E>+<n+Bwz|L`gj8mz1tyrn7PH*QaIA}m=CnVawIT#UsbWWH#U$$Yy(
z+cY4}Z}BjnAfds^I>5X3zK+g=?V9%3wXj}j_cClY4M<FR3G_%aSlK0@U3))p?14<$
zyUs}i(hP;YOn#hCLFU?f5=K}amJeNJ(%vngS%y+<3@dRG7NHJppp4rcidOH@?96@~
z`p@k#fi#nlsZB%PwwG^!cFXsybG+7{!ty?b4X2<3AYmCICtC(+^C|=ly=2%0dru{~
zlpgh+!!tL-UL_)V{~n5s<txC(vbpx2N5t`nv%%(DGU?6vaVC@wd|hjT1wqp<7YNq1
zVomETtZmKNSo^WsBQd)y9)(ZGKeP6rx!!boawgOc`y+l^1M%~Am^oQHOxC;|-t5>8
zFIK%Laeeik;hU@XjBKmkGpz1++w)$0%;dkAb2z;=gSOqiJL;9b8j*Faes$HJXt1vJ
zvS3}Sycd#kM7`5+@Of<HyCfog2cOM3s9?BGx*+g*u9E9o<-?JYY~I)WY6|SSR=QOD
z?=YrnIrq`*uMpxfdA$|S{w27S`{r?QK3|0Cx>nxTbzN&E4cT?A3s{b5_K6UqIPyjz
z9z9ngqf22UR!_6Ku9f*_oOgCP1Um0*4M+wrPFJUQ!b_kN*y3Mg<kUZ5PbUJ~t*&dO
zK<AxNnRn!ziz$_PXS~7Yrskb_^PO2|OCZbPh{CIV7JI(O3uded`zf+#CZ+e0<uD^q
zei|(3cb<ocKe=buys`l?@QR~jh{y^Cod6`ma8U5V5GclstfUA;AU&0kz$ObwNgN$8
zOJwCFPYNVW;^N`x7R<8V(?Fbq%`@i^+9ZBu++E`uO|DyoP~K(3N3#edOG0;5%HPDp
z2?`@cJr1m_uq6>>+1)K!GO6QLN~JrS$w!LxOhS-qwI`_-Awu0qBpXC+0ig+7e@k0g
z3p`Bt(6E=lsA6m}^r@Aj!~+&+oE6A}sv8F;4h>m@+Dk4_I>S|}0E4fZ(+tT#gQb(e
zjQC^`helwAT%dHiXkf?V#HED5(;tL2mdL=Li<bQ!T%*b#LBtx>@n!qw<>DIEVysc+
zKGEVYN%%)j^&1oLc9oQr9A8>g>Yr2WPgqpfcY*2vd|qxDQ$OUDa*w3ev!<q)Vb$$G
zW|+ymv84S>Khh>HHgUkD`CA;PTUvZSeztw`6T!bDD|oGUFX`n;Wkwg!zqP+j9FT8i
z!k9WE-x>495>5xi&S*w{Vq<($_N7^u#V(J2*uR3a$Eqel@DBZ5HIAQC;oo(wYO+5_
zpG=mF*12RDx96cU-ilw0r<mzxDxR#!dnw~NY9KZ$@*#!%YQ>8bH!EJLc)jASigzo1
zQ}H3iM-{gz{#@}n#lI_hyeZ<jEv7h#h;fC?H9~o0E*bd484q6Ol7W}GWZ=b51HQkt
zsw>sr`I^2*`Ay1yT=}b%zd`w%l>f5wD6W)KMtmr*oEIP;b6Ea_;wVKvZ!x|^ahl=`
z#W{)`B~y=s6XMy5a$dl5tj~BkKfrF~`7)C67b|k4PhQR!kk8QMuT%V@;_Zs}D1Jkc
zqkHOGf7=tvKc)Cv#Xl(SQv8b|9|xG;`rGoA7r!Rr<vaop)A*wmt=~=jn~+b|_)5hZ
z#ZwedRa~Ojq$qO*k$$!EGG`F{rONZ6L+V5ER>dzV@+pM!Z!6llVn0%zk0q2ptGH9~
zPl{Qr2RuC4_5fD&ZF{lDHH`648m{uUIL9m1Q@qQ)gYTp{Uc6u0V2AWG5rI>j47Y*$
zsuN+!D#W9^HkH^ImgE|<1;T?squIzK0-vqf|JpPlWscWPBs5qVuYXHZ#NV0VXC`g1
zvhbQy`i>INW4_Ff$3g7GX48N)J_?l}p~1>lfOn6h;DDe_(;m9nq`gg`Z5oi~DA;4$
zx53ITMuclG;n-szYRgBzicLcs<6&=w6Jg0uLgv~lg*_f0%ZJ-R(jM!SX-cs%{1-0J
z^F#GVIr~Fb?_d~jX95kBapV1sXv5{uE4K{LwwJGgcFQ-(IbM!!?D75pG)`#;K*Ie<
zG}$shn^z%d=q1B!*n2X`rSz!p9G=+&dzFYh81Zl98=Qo8dQ1j;?qkb<)|{4&uNdeY
zFIn@3%Oa@1v~S*3iC-}5W3@|b&)5^)>`gyoPyFPp-SMm;?|<LlFMlPz!}n+Ih|a9u
zF|2ytjtR~FuGdG!cD+8ddPmfsi`AyjV-4!##(Ocf29;jHLx<QksQA|1#eq-o9@I@x
zUr~?uki1W@5?G6&z`=+~u0>seG*}0^h;gje$Qa(hu`IQgf=Kpy#vR7p^cD)DF@9V)
z@;GCv*uP*cDZO=AmU;#<!?M&rf=ew+eVU5XsSqqnrT@=Q%wR0vNcdwvK$72S^-BXg
z(FQWnY~CPIvMO@%==W$M8a){h`vrE<9{K8Btd{g9?{kb_K>7;rPC!<4hwT4~eYVH;
z;PHi4s(pHK{y>g5m9Nhdh>t&rop&Pd@>OK98E@MC*l)lVcnvG5%<C|RRpC`px|>q*
z8rDW2<uL_*Lt*(+BWD7YXHm+rSq>d90sCFBpfh>~|Me?QSp{?j5_wgF9u7zbo(j0m
z2o(37FUH;hzAnOiA<rSOr6HEkfK67Ml8`D*dBzZ<?x_W*fwVcKTzpgra+ps@V8fzN
z0&~Hl&^5gz>ad}dgdn?)i+V}WpyT)hCq0?7;xsT`N8oXL=1c<Hn~y=67-z}U4@fdN
zv<09f*kVOcmIPwt#GBIyw1Q|BLV}~ZE`b=9+!K2u9*2F9dLdy3wmh@S<h^cQHzT^u
z5xtBF(kuiefoUqR<-t9g^ZM&hs~mNNxCR4DrxQ4cAC$Bt9$A|5%tC9?kwPG0B=!-Z
z>^&l=&OjRMlSc;jJT&w7;7U>*(eC3)(rNl7J9-HRE%H}mpYU@R`KyZk+~QzgR^ivT
z_~W>=H2V#fmWIA)mv%qo8dLqg9o%AEXgWY=U|%m^h8bD|_gAvA`uQl{ep_JrAHU(U
z`p&oXDZGD)!!Qp$On>v}*bCL<58s%zDRyb}GXL^-y04I9<5Y;s`l+^LM5?!C)c%-9
zHw^g{B=hG@DisDYkB(z?j&XP%QuFAXj?tM!XJeT|7PdF@UAyC`kB6m+isG9BU#<Ln
z#WNK-8lZlw;tItJ6*nk;Sn(Rg>lJTRyi1YuENJgB#qEkuDn6t5d&L(O|E4IuCZw0|
zp8=2J9TU%s$0#08#IU`L2)WG70$-^-=h#p_Px-TyU#7TR<HeT*J@Fv{#fJp^w90Q*
z{Vym_zkob0u$(9lTOg6w9Fc8<m{1(0c)VhXVwK`dMUEMnPR<KZ&I?eU1%M4IZ&Bp)
zEA_h+<@|uZRQZo8Ua812I`!o|0dH4c&KG#=Bb4(7{t=ZwrYPqR@#5nJ{#xUIqqtk~
z6-733<`-4`zg}Njr}->V<YNZ&?^ax=*rO;uVaPwJyqs_F;u{9uq49Ss^1+1mzOVR8
z#a}5tulR!E-xU9$7>NYwvn;Zn@El>=3)rB(6w}s=LWu)y=D%;g#Q&@pMGZ>8X_3I^
zU_Q=S|4Vrgo!nc!v4|m^r4s6OC{3_;q8iXP4dZXd_6;Y(l9h;u`^FF%I{NV?vOlnC
zsP{p%pQ}h{u(Ag5mZoSo^bW&jgO#0w2sd9d7-fJSeQT@-9tUwHHk$^d$w%8ukkDXd
zbWphVDji=Ky3wS)ji7BBnka@nwtX9{tOpUUz4?wk_OZ5nSA(``K$>Z=*X~4E@)MA`
z_LjgNkB`TT+eXsfji8yP6dS{raiZ6U>W}g-V{`TRTdVAgZJ><XeTp{zdgxi(jN@@I
z+>6aE-!kWTIl8dN`+d-8qa6SVk0a4Qe2Hsd?-w=^kY!^aI)`WCI9Zj5JQ(qB<V)nd
z)X_Ac!P+aCJSlJu>VB{5MJJYOg1!HK#?3rYa4Q7YX5dTgxaaElBwa5Wm-V7Yt{wks
z{3Wgzjmvt`?44V7*!7)UGdlj&{Fl<>vJsaTipxS=PAD$6cKdek#jHZ};v<H05eH)h
zY4+M+E+Q<Zts?#N_72`cCsm<hg8Gem|AUCU%dmUE))r_RFdy*%C}INO1&H!_sLA<=
z$50T-evP)GG2W8>!ziz6;69pNNl30CT>vgM39$@m{bLcOlMq>|<QmdLX*jut^y^|K
z`ZGc_+6suVsltc2i8Pyc#x<nVV8!Es8ncx<1TX#*?q@uKeF9sY_bspbY3!@WR*<dP
zg8i4U1wO=DDnE`b=j*WL&7zc_l>nX55BSbnL%J2^gdebg<+WiA2zb&6Te0=^0}c~~
zQwc|6!$iF9UJ~O1rb%YB)dtM6UJ_>qOj|FFZomeIA>mqy$1h)y_;e7DeKM>Ag*kzQ
zt=Q7%1R_Ens8CiG<#246dAL^Apaw<h>U4^N)v2kXbe%6nxfE%ToUmDv!<k58E4DXw
zCI)p7UYi;mC)TF&I9Y0SCXx&edja8cY%-~k#8zy3S({1~H*9s7Gtt%}rkH#0ANhmf
zFY?&>uz7Fjrg@it)-8Ctv}?C;v~Ts7B_6hGQ!nZ5^)I-=AF&8)Q!mP}Ff}#nF2jmb
z@i7H1w$$>`zP_~7WVN&jbHOSa*{A<rgv|JQ!_ydiw=KOkB-MY`rS8*w!wg<ecU`KS
zNc-avnOCDa{@CFBCZ{a!=Y^^04LJ66eQLv<4rD9ns{DeD(M|rP?{t3}d)-tB)}>yb
zjIg89AYy;`(>UHt-8(trO@)E@(?&p@z4caXVSk$K+xocFg4Xn=eQINo2YpTB6(=dq
zR6JRcFPx~iNU>S5O;LO{kYB7kZ=Tc_Uk&gE<!@2EP4TOW_bEQ0_(R3#6<;LA{&nk8
z6Po`h#p4xA6sr`a-cU}dH{g7YKTGk0iY<!gDoXu9f3@;GiW?O_qWE#eYZckfSubBw
z{E8x<!5A;~3VdAoZHjz;qMYM+qSQ0+1?9uOuYYPh-)~d@&HBFVH`S(SdcHxYojHp0
z6;D(AfZ}3B@o_@GO?mNgg1=Dt4T^T&T-X<u#q!7d_f3hf753PdL~!x4FJ$@l$u|{T
zlkf7GZttvhuv>9TY=|l`3y9O73_k<K_GN=5`JTY_ORRx^U?A&Y4~b;<Pc_4ywavV~
z480qj2us$7^1UNBn2&i7;?X3N{*Z3aHVsHK4+oeap~1>Jz`Mt>1^zBHS@Hk4{wY45
z+cY%M4tvzI!OAW{glliBV=oUf)-%g_9X6W=q*)IEuTvW=`6)!W_U?c^rswhER*<xJ
z3uvY(#m2zj^Bu@K*l{q{9wd=HZE&MIz?Ojmt}`7=LIaP3;Tzc8@_pSoUf!+k@jeFH
z^-pbsy~&8P!RA$n2<Rol4`A=9B$p}^_0dF<ArFP9MC9K5Qzzr3@_u83%~!^f_#ktz
zN@?%EuTVa@R2R<f-9OcIfaI3upTauWDy)OeKT3R58*5kB*6}x4r}Il@^LC6s+TXQ)
zHgG1k#;jfIYh%0C&#c)qY%}7kYxX4CYW9q*tJyPrDu3JcW0>uhUr5hWd|PyKq^96i
z?}S6Mw#?uf*ggDhSIl?Yf&&feE9%VvoyU{@q^$)9)91RKj5L^0#`##7;5Ld}B)bk=
zL^^d@|B4B26CsG)%xGEvim7NPF-1I9j;t`j?K|L76Ws2m;*nGcCb;q4o&N4ZF>{dh
zub9AANhX@jS9vJI`^d$kpJlpebPOQI8+25EccFxIhTmPFLp(Osm+5XkbBecjlriRW
zNC0}ArSTJ42STh%WmiDT;N|ctN-dSm8OlgmDq97LU4$-`r3W@Q_zBpTK)!%2kG*8D
zRF-ZqER}_G>siFz0uGXl?yG&6#wI`78apO$&d@}zhl27KTe(~{HV4e0ety<9C;ew#
z-6gKL(dT9OSyx`uoaRPkJ%y*a&E>I~`2>ply0_Rd=rlL>V{mVE^pY4EFx|Z*Dg&me
zmqbm#EKB}O0n)U|?;xBF32YJAE-^VS+Dl?tz{Gn=oNFb(WH<v9+(HCf%zo#}v2<9u
zOPGz#H|v7mo?Q^c6P5@$pAh8Tv0n0~?U1J{jwqcrM>436a|pbublO~y52nr0I18zs
zE|NSz6rI3B%i>C2{DuQa2`nZ%YfMTbOu`mHi2)KuVvk0Rz%v*GmeLI_zaFhMVq{eL
z-f(~g{vhnD+dG>}=B#LJTh)XCO8PzGt^C?*<MOW7uEk3m8;h6WbRzJxAZSjquyxIG
zHDzN<#+H;8jV&qh&oB0mSyVS^)N%d&_<{P!>~c+=gcb~w_w`p+2jCD(-YXk3{1C$a
znR%9WKKOGF|M{VV?gXmA^z}@pdDB{#u4rybh!0cdpDkXzU>-V|S=H536323V?`iGr
zZC#0$_Ra);MJ_ROc|&tk6H?6YY;SDt>T2)o8k3k%TwYw37*|?WQ98M7a^hJ0{#<i?
zSM!*}2au$sS(6k^C~Cm3*flOobT*&g+SS^=A~CMKw0v>}AKm--%-Ap4!2V~(yLcX&
zJr3gj@RRXbJM}!mTS+Pm#81X?GY2KC_mrQ^xyT(SnT=%*))$Zmn%`#Q_?>v5;vqyl
zqm3p)={Sv_s5nh=rsBzprz)PK*r?c{xLWZd#m$OWDqgR6tD=lKQLb+)|B&LNirW-_
zuK1kdtBRv}4@7$Td2w{zrR0Ge;Bwxb_+lWhQC@s8;1?>thzPzxd0CT+bh0KD@jV*<
zF-2r6_GPSve58JXJjcv8p*TvB&oqqZFql}SI8#yT74h?xKTDApBK2DoIh-Khr6~0b
zzDN0uiXT;!`iA^k<)z-i-=h2%6z@{JSCOM-=JP|vpDI3~_=4g~ihox8o8p`Gp&h|`
zMSgM~f$};JXn&`G<8#XC>mcsUht{Hc@<9*icPVduX&aQcKD3W2f2AUy0GN-=8wB2=
z{N0LjU1g`vHx66$ZF~5j>hZdN8-6b!c}c(99c+i9K2SAj^RU1sLon_&<_N@4&sRx#
zQX?QJV>kvI$LM?08w;IqzU-@P;CW-H!DelfzZu(APJ|^Z5s&V{5E)*}fj<XA4(-ug
zWaQ3r@p`stKpOruBKtZUtgHbMmZt0_=soO2Sd#s%o9}7T@dWuYKOP5hB{rJ|q`3ov
z1PKjRwj6w#z5Jj}^EhxwNqZYX+cY4}HrQidXM>gXAi}lR<k(|TZTYSSZPS1>&q8pC
z6Jg0uK<3)(hCLo1%Lg)P??%u}Q;LnD5f^A9>d*$txP4jC>OBHubhX%E_4qD<v<;I`
z2%Cm+JPw9?vAN}2=NvEZ^7eSypQ4R+03<9!qJj9=HpAX8Y$Bj76VW+5b2H0_$b%7Y
z^DO|)ve|0`r1=?6>Sz)gtUYI}UN&JMzh7E0aa=;e-u-LKSRh;$!8M%x&YbwyM!~-p
zk7d`MUwbC}Yw)IxE&2QA*Gm3=$)696c+=+X$UAo4j-fUFU)ER0;c<)pWqnQcj=aX%
zJK(MQ<8Tv0+TW;$?Z@()rtxhN>tTy*m~q6Oh<eysQCUHKMZInublx>6(I9*DQodj(
z{x#qJuIWWc1K*b1h5797+qI-;P!P%9h`0#bg>ToAN=A<}rfLoM(d<q_JjOdx=C!0X
zP>2SuHm(qjCT1WaayrRiE$I?u7PV_hJDGDdn>QGg>{N2ewWJ)C$y(Bwt|fgxBXlk4
znWQtUC1sn6T$|<H54q3#t9alL!-zq(lzv)hll^hz7J;))R6CNYQ+-B=vkp?yCdWGx
zdyi{lQ?1_1y#fZjX<U+;KzuITUiiU+VPLDsVl!SP)AKUT6KCBFD*qVl;PWW0rj&~c
z^60FS6{$S|SEfr)w+1YJT~!vS{twu}Q<!vi1SHqz59Z?CfThPYe+1&$pB&EUMb(Hp
zfWycF8&}8|C%CMrN1Y?7_kp3*;U@qKY@F&rxPKjo>H-umVopC^#N2c*BHf1eLwV>a
z2d8@x^AGdNh8B85yhXWZiKFs>m?^`#D#*o=@oOQ4<-!kf^)T<0S`m(n7})b!FC@FY
zuorSZ;^229Q2d5o$m5`ZUtC?&OX8$}S=USAw15ddeOCttzD5G?lkhc0dP$rcFwtHT
zZB_zIhDD&@up`*Q?8Vo3CR<04`|5S_3B3lfF`p1*2nQnx8XT~L@n}&#gAf?UFTs*v
z$<)C}l1GK|5_mje2O~RNmM>yfuOrq5^csMK!?8aO8(gM@3T%V0sJ5`@pO>r|k^I<R
zE++6z8l{m?k-)}33LAWvOgawRAUutPw5+HQq8#)3h&5QMTUj&eeIt%YIzdw^5K`1-
zDo0Z{So_O^_M{F#IM<z7C_Hu}vElMVU{ebM>)H)2FGKvd;wH`PZfu-V*U{O&w6lJB
zqNTO1xhrw(nn@L7>XxopmFO1#3~s3j>u9NiKSsPUE63L%zGy}Jisqu``i9oJ*1&sN
zx4gb_S?h}Cw|i1z*9BcBD1Rn5DQ@-RCUyOusM0<&2{D3L+|}I#-xVCAsBMlGme+SL
z3%N-j#7x41;tQh@|KYsisOLY_)#7(0{Jexew795bPD!w+cVJFanNOHDD#`eBvg%gd
z&ue>w$1$lrodV~432?y9)y0b!E;?;SS%ulBd3v4AU8~x<>0bTMGT(h#=KC*kv+|k9
zotMZ?%?5T}|M9T~wc(40&DIR>?R@%61s_kN!@w3Kqk@MH%f1;OE9*V%W0h;YkB_yC
zFW%oaA8R#i(FZwSkpp(}9M2G26;~);sJKD#!-{;gq5k!Xw<_MH_$|f96t^orsrZcI
z?-gHE{F|bW5g_d!syJCu9u*MZsr&^*I72?9crg(Vq?f5&d~M*bR(`9>#rFm~Ur}DZ
z_XfT1s@{(@o<n=u+oAZX;y;N<AIGhX^1(##2P>Z-qFfyO6U!Cpn;}12k&`RPpGkzB
zI^~xrqB=w_BVFk6TBbhRATgoH;S%}d75}e%z!$0g4T>L8{J7$^iqbAno-ZqZr{dQY
z?^ong7t8%q#a}A^O7VHc7Zi6ZzM}Y=BF1rIhmYH|H&~I6aZ*o;vL+nz66M45D62Hy
z`he#uzd+IYT<et&&!g<o_>GF26}Ko#`$PUWEB_@$X@`in-yM8N<E8x}{u$+euPE&i
z@qE_g@$n@x(YCi^m7lK2Cr--cd-6c~7RYC@{`R+z8C}|ce9WkL1e{I@`@_e)9Ov8y
zn{Oo|(Crwa1oUBhAmkGrnuk30&=<=4g-rv}6k@pUIT4m@2<Z($$JLx6Up`g3`R>83
zmVF-cWq$1Mh%2#K+aS$qG}r_Q4OX@sylZb!VbDj?UJf>EZzE`%2Bf(L_Sl!&U}Zgs
zaP2K~?6D8F_O1qP(||O$!XEEAHdyi#h;Z$#fju4{%g0fMwRa<ErYXh7z~3JERH*(a
zXTR#|{Rjs+5Fhi@+>~wFXTA*gVsp#a;~XzXIktRZA2WZ$cpyIJEwJ|sW~9N^3(+||
z^LdsJkq0B*=F9WLvbjEH{uaz=#Mxl&m6Vm~n&E_my{<8?m{<{L?%l_{ktYh5MY%v~
zjqya8zv&;wU!*;1?a)`Fvcfo;afR{FSF=MahqI9)D-@T7xL7DIwZiyPSz(;NEmFfZ
z#+>QN6~-H8*p<xurCMEMJhciH6V$K%PAxAK4qCz?@*p*>Px@&v@ce!jTA1_6!44eJ
zj}oG>2N4-ba3^bw;U}I32Ht1v0om*-QWHH{XOSOM5_q4FCn>*E3zzbr#A5bLln1$e
ziK5_lYB9TWDY)2NNTNN#8e@JoBjXz5JD}-JgVdO<+#z`JN4b~ZsZD^2%R52&o!Tn0
zJcYsU)G|}&cWNI8>-<hFhX>GnyM3+G^JJQ4?lF1vbyj9wGXu?;Gd1%uQ!{stI5-ET
zyH9h{-KQ*;oLIU)c{;ZWpT5TUe8j;kNTB!)-Jc04$Qol3?0vvA^^&Lwm|))JqJU}Z
zrO^%82Drv}t*9;_Y{k}hjWI8Fl$9_N8`c<qNTz@WMd`Z0DGF8}vrIuzx-OKWTpA=N
za0u!fI7Ufq#TIgmvMbY>mn4IX&masJ<<kj^u)!PbiE)-%9it>U28Lsl@M&ye$0&=>
zGs2^^VXGw+UH%NTu}JVC^Y_NoN@o(KU4Dlu=;IJX9i|+D==&Xqpj52Rn+$&T_T1XK
z<kI4~4Wk+|EG<r33>;ovoSZKAmKPQebiSlL<YaMV5}xc*uE<~tr_9*nWImaqr*6pi
z&~M(#VsL&|aWCtHrM6_^XWAUc<ci^a@_i;36pPPwf6tKQSkv|0v2U_rD~NZ?nqt0%
zO@*k8d#_JMq&iAQ?T@*V2O*z=Wd7{@Q(+)}yhEVQvB6esAwQnIz{8%r;F^X$9udUX
z!*k0uy%-t`%6v)iw9R>vqltJP<6A81O;qG?i~LN*lNI^ait)U65t|j;6uT5JR^-i+
zdRHpmpm>YoZHix2yif4~#UCm@ulOP{_MbJy{rSQ;)MWj9Me$xmsaM25uKYGdJ}*)K
ze-x#j!M~vVZbj=0`=|1pgTQp}^fkqD9pL$v*CETxKxA(~v}>E`bB{oYeV^zRcU`c&
zyS@QyiMu-kTxO~6<~7}>xT(Io-V`@<;k_gyio-Y7cf0rLoxg^-7UzonqYXa;L7%D(
zmYjhI*YB_lehf~9VgJk~!L~p@$pUOP4M@}98sesq9@h|m+DT~1CD3#8-I|N}hMF()
zv-z^mv}r(^Sr8;hXs|N+UR-+}=(pLfc^t0)iG8k31JW#oJ?hzDWg8IT+Us%b<w0i4
zcP(g}hBj71aJCa+$*Ul9?QxAWkCWxYEg)&{X3$Jiij84APQpUep$(LAV;|<~je;@O
zfelvgengPA;VS5jwG5EQ!SHo#Zuzctj+b|5d%TZ=#<M^NK*EEtHxU2R=V9-cHWAR4
ziRc`jc@6d|5lR2kP;AVX=Z9rOzR55ZCv{AcOW7+a8$U7dCk6YY|7m<8Q7TcvzO1yg
zq5__$31tKS#$8^}P?G+qLvZ%=w{!<>sm-cAptk7c=ts=1%{}+-#FOdng4jQInk(?z
zy3xnrnObzk=`Tmu7L*rESi1A_wXf`aaP97$1%Ln919$9Pw)T#lbJnijdCb~_cW%jf
z{crz#y?vLde(c~oUwn4`B|9Si@CSz1V!d(R>F_qawX`FVHtQ{>9geiIx0Lq2-ChpX
zOXqFaK5xgML*~}Zs~Nt_j~~5_we!r&!>;%?YUi);l`Y-*`Lz0&J%IZ7`fe{iYfm)y
z*W17KQuHHOUoF2eZ022owiC3csP}%*c^u6B(P=1_#5eugp@?t#or|bQBsPm&B%6aV
z|0G6DpU-_Xb~XgQj1lZN{nk_G3zVMK&3!z^IgpWf_D{j3KJWKEs&NLPKXxWbna3Hp
z-Z<p+C$(Z9iAOny8DIJ<rwuPIZz$tY8T3V?r$HswgdNsZZy|j&w4xsmemUesB!oxq
zM~KggvWL%#zJz@?Up_@&_B=-UM<79bjfw8`o&~G(VLh&q34R%g=;d69B;HJpU?yS9
zxtWo*d$4ETIcJld^%?9xiY-`SJ%`HQz?QcLJMSb)e}io>CvDDUIS`xCakmd22Yj=u
ztFNYG?@g_)<}^v2H7SRHngrTOj_e9SCy1Bwe3=iG66N(G;t`z;>}KKmBCrwQXFdqj
z?CS^&bWi1q81{Zxe%u3KV+NVDNK0aL0b!g-7ZI${)O^Ogr0)Eb(KA|-M$dp;LQ3(h
z97q$`e6x0aFA1jf%-ICy62tUCtZ*h-DUwCBw+@?c)~xR(5tMk5HJ-^8$FjP?<z+U(
zd+sxT@?dH|d+}D5G~?9Z^2KTRJ|^c4E%uie`$HGqUG)Cj<HJglo4@pV|BzyTX|Z3t
zXvv(C+x_#O_j8K5#(7FYeu0C7bhjv+ZdOqa@6X;nYi=^kHcb6sZ}7~W^6BmCqUh9u
zYbjaZiFrw{9^H20jgnnj^gg+xR#uEhmB9LYccF7zYsX@#2Ki8n5!b1l=%7lHZoi~Y
zH|a-Ba}S1>K<{tYUZ1tkQ=M*!y;6qX?46Zg8k?UNJ2f}9ASbqPP~^U>1z8KT=4YLn
zpMWorx6XIy@A(dMj*T}Uj;}d4CJ4O6rGhUWGMC4o+zGyn##0e~u&N^&;q!y#PVmhE
z4#&Giq2wP7rzzq{KNb8wJa4zD;A3U;h!iW&2b{mb!{K>L`U6AVQs59=yjV`r;+Ao3
zYvrAWt0m95{JzY`V2k*eVixR@Z%`E9$snB%h6gwf=;+Jq&xgnxHs#|Lrzln_@_C)|
zg^Ij|l5bX&K`Qvw%3q|oS&_q5>R+#TtK!{?-&A}^@lnNXia%F;PVr^M7><{A`PClc
zaYQ_ma!f$vV1Uc1=rf>vhVrwNKUH~o$p-ln<=YjxPK)U-QXbigT^V%2K8GjFhi!#8
zTv0|A;72KctRgQ#>hW48Rx8d@oU6D%u}N{6BA=m|u1j&PqSQCyIsT<w>Kk~i@>1{M
zZ&F_BA3O)h)R*~~z=xIpf#OdT|67qGXzKr7QO*PS-OB%6k%MpQ$@u}=d3RiA#rWZh
z?^BfXhj<P_DKAx&c8ts0)-TM8+}8gIs>lB0E&BlRVTzO=Fzs@C*E<3aMZKVkl09ZQ
zXgA2X3=v0Qqn`C)g!L$6U_XY_u~)rP=!EliN76ih4D5H%O_@q;3{hNA#{${^Q->S#
zdp|Z?29UBY`D0FmC3zjW_Qt~AA_!@ZZOPg@6SPeO(k#G%e}{wyD{BRBX^Muzz;q|V
zlFg90`EJB5rUOFe%Xpjb8qhWkNV5QKJwZZ)m34!6?fnIP5U&B+gDWy=?<1gX8jz+F
z_NZrrm0gAi*IpF2JZld{P1@s(9-D?XHozX|PTOF~>k#4E8wPtkPb?qEq`fbIW*W8!
zhSzZtdTgTuPZ_tn6|LTS7;i_M4OZ_vh#+mlF6hm-43PEA!2ZlF-$>_pheBr0$B#kd
z)OP?RRN`JS*)l+z7w@0;+MswW?ERXA2CGMO4$rKEz4?gbeZl5i0GefU?LCf@%6o$i
z)?P{3gg50ctSGN24?K%|pRd-#!2r7G;93vntL?h`n)r%sf8B{63xIzR9<Xz<Haa@3
z_L-M!&ZU1a4*%dWJ3qJfo}_<p*Us9tyLL9iKX}>N|F`oG^bt<+|9pTyYEQvbdISfm
zoe%A-0c+<$JJyf3H?413a;ElTjdpf{_u}_ujrQSkjJ+=(a4vkH=k9`+@0gvJrX5v_
z9F;dEYzynTPx$@zUH5metC=+iCp$RbQSTs}w7e6*u`!1Oeieg#9p=aJ$q(MW<Cqfe
zG(<+xNbrjtY{zi)MJR}5FQ#A^qo%iVAB`OdL39)8stYA1`xHVv7DvYL?(y1%pKc2v
z%KNdOm`U<*l4H*ynFkAgDH}W7dWSQgX!h&my!fBRM)V?Zv7@QG$-9R1IMP>mH<I21
z9r*LcfKK!0d2KM|RYDrvxQSl8f{|7K1kD4NpC<8U>;cJAv#-EP>Mvt|8@6DEo%r{D
z1U9FZ(ppL<!YY3H7Y@9az+DS2mt)hDu=Rq;c@>1WgvGlZ`Q>yb+3$cgxy!IygYAb&
z-Dc`OlhhUVPojG@1fRq9x1{d5)Gfeu8rT)~C|<U?k6`x%wxeiB%Fs^Ts-&*4r%^X=
z2<#o1wE0o$btd(M-9$Yc$KKqL>X}64Mcq$8#*~rO*I5UcTuc#!o3)>1*l%hcVQ#S8
znqP{{vn#KqtT=9C=N8JK8^2#dlz|)O9J=9IFz_@IDDLZC<Y*Za1qnxD!_>kx@>?c6
z(_lJ!N$^yH>69-f@?3%G?j`YXz?|RvJP76hTcDER1yGofN3i*)JdxB2@}Ex_g$)z?
zx_e1*G!CYzm&Ce&S=LM9iviOnS#r>e<0J4qV{+lTUJ^l3cv&Yy6qGZ$Fv$2!0$UV(
zu(o00r<Of2&Qj~-LXvDuI2PNc@B=1ZFQO$Rus;@C#B7;IWUYaoOPq!+ZeE!;=9Rf)
zj!ga}F*W(9aYmpykGL$L=MvknrBacT&I74>KySoG3q+m==0*H8wp1!|Hw4mow*&7|
zn)q-)&m}&FEtQHKZ_c#;cOd%_(!>JP0rMiV(@mu!$4?|s6N(bpRdi#+YVjZ<s2EmA
zo~@9-mHy2ntC9T$FH$Fgt&7YF*lGMUJ%O!;%n6==^7H8lYz<^iz}9puHm6AT;4>#+
zi{d59tIY;BM>n|qd)>2bSE0YvS*G8mXFE~hui0=+(fdoT+**>{{MIf0@PxnY2ES-g
zO%cA`S>mtR;^XJ0SKr`IO2|Cal>a&P^EN3Twe{t`o$JdNFRofJtE|5tg--KE|6e$%
zaY(XI9Lt?&E;Pv*l&P#ZM&ef{tINvv`7@G<qUDVpt4?fe@5Ef6qU968cQ0GDyaCvP
z_?C|IClqyc6g8DqFs7}&zPkt?MK}@bxSJA1OPf~LceWIbOBBr;pD1cs(O!g^M6Hcb
zX=|<TYF)7uku9rMG<M^=l|^06f?bH?3?r9s=_qP!U(wxJ-`IU(drQmP=9GRj?>?lB
zr@uwv;^BY!H$4+hr^G%fIcN1UFLKrQANk(H`H15<`Ca6@rXMQ^ss5Mz{+PSUXYhg`
zbL@vCDG~#jyE+1TEI!Xg248h(8G6cJ#>SL|bX=#LN5pyKb2E{Tn#4nh5RN7e4jv5{
zKSkwLinWToWmA5(BA<%Lb0|Vwsd$m1JRTu_v+|!*yjJlh#oHC%s^6LZcII!_5f_q=
z;W&vox-K2^(aOsZ8N5uQfPAv1uU7d2#WOX&UimaXH0-ZoJn&-G`-tjoQJ!<znEzHH
z^z1s~FRT1(D!*U(N0fh@2>oq}zf}2eRnEm#Jl;Pk&qqP(zoy6+yp$h6ME=8+mxoO7
z;dRGFDwkgcfPAX*wVEEMN9^<JVLsBHfNa;~hbziB2mDy&OBE+7o}hS&BA*MGevx9G
zVzZ(=YD3<s{P~LO6)#bg_65By%3r4_&)|r^P5C<%zosbd4RSu^vK-qLpHzHW@pp=U
zRQ!|TUlm_h^tJx;6blp&R+R4}AfHjna}ddVCn{S1d9Cs%Dav~h=<y41)UQ)qqS&gq
zT+y~mPO_l>C5rN$1@L@uXZ-bwwq1T+`8yQvR(wcN+9%TeSoxnSKBf3;#osILPz<-v
zDBBh6aA_m4KvCK$_>syd6!{|))ElQbMRA&<v{T4WQa-$HzDeVkDRwA!E3Q-QQM_Dn
zv*M=}Z&0LjgXOtPk=_mR-&3SRgZyt5>CqtnS4BE8$PZJb7lZsUiga9%pQ%XC1^Gpa
zbXbr-Uy&XQ@*h@|em|bNKG8fyZm(b4&cvaGi`ZVjZ|(P<((XC`c}K&_MnKb-Fwl22
z>@%5$=Z>KqTd6ey+Kyc4=yak@6PQ!bu57TfYDD1HZz@&5@1)L#-a+8eRFXb--qURw
zs@{n<^m!5*tgIQlr71cK1-c2kHdt9bBHVoMNBg=1ddwG1GMR7S1hA=b@5(kNkz$j1
zbs)~Q*M>$5lVT6Is-(TkK-)5aG$XbBlV-58OF+B!);ad_AY(nVoV<tFG$74bL}q&T
z@+rt%dz)d8>3O`U@}#|6K+|3+Hij=C(T76kjq*FNxq3&VP?_Gn@STcVzH6aZjyM}^
zd-(<;-11%J94|+s_IMuyjnl;Hmhd?2O|}fs=EX6jbK1?#u=i93J?cA$XW|%NRw9z)
z;i1@=FV7>(=GvQ$N;@8LHrRYi$|k<KcQ2F24fx&5$t)Bui=h5e?_M_Cv5NDL&&Au9
zDBn!v9ySegvrk%k8s5D`#}||@#aout-0WRDTh7M&m$O&xyj9-4{ODzG?YCZy&X4^$
zJLd0+*PSLavIm|b8!0#sd*CUukb<+XGo|pRWiD5&?izg;bD6x0IYQpW<kawO(=&J@
z!?!U@@s25VoOj?I(;f1T=@|DoOZ`7*``#Y!gezw}zddq?zLTk5j7AW&gQ(YxlbJ`)
z9tTR{fOj%e5r=m!GWD6)cI40*+<RFU(1;f&=d<xd#_%%2dzlLua~SFA%ejxnc(3<=
zLb^(ZiP7w(Wa2Ry%*V4|0+*U~{R}w&819B~km|FA`ic1@i@6)y!2Jhkv$Pu|-qi5J
zEO=8h7n&>*xp?$i$YQ(<qCMV?q$@~o^1e)(lf{#7YIYzdD;h!SY>)YP!3*r!S|eV3
z6STcbPR*!+IL>D#uPPrbdtmk~#+&h7>>tJ!ys4?7^6$XrEWys3N$EU9$(x!v%<8My
z<W0?7i0%QC!~DF(Uk4k*)t9rG356Zbi!rwiyB=)MC3Tyqdv;P+*yW;o0|a+r8;pVn
zc3Y|Ym87n)4~gziA^1JE$w}Q6)QzGy2+APr!C*}u-K-VK{5MmNH=RIF*f#2+;Cp*h
z<G!AWre53ptKZbfFb!{Nh-`RxgEO2sBcKb2JWqVH<Az;4W;35a@c`c7bm0{UwE0|*
zZ#AruH#j`SU@qt-!E-3T6i;GXz+Bk-7ZB1=(%<0hK{Vca5N!T?d4q#jL!+R*02|&D
zHOVhzZ48)Yy(I1pm^R6hk54#0!W3-s28TpY6kasRzy^@{4Gvox-r(2<CvR|gJS?@o
z!66A99t$CkE&O?i1T<J{e1$=rh7B(`-aiKKZqi@e%z%W)mv6e4{58rKJBLH<$lfy$
z#~P*uVh6UA1#;4_KuTm?z(SL2;c~?Bw9o?aMr<hy<UXfTB5M*Bmbn)0LmW>kEfAl;
zma;(ZDU}l0L%~9uYk}v2*CQ<ukH!WIbAx&yCq5NOi9A{Pc<)9Fr=TAAk_$#9um@U)
z%`>M55kUpBVhe1=@&yn+4}7$|8Dpg$lwPSxxwX&(;&yC~QCru2jk3;J&oJuNb04F3
zLFYH=Ms4-?HOkY#s)tdx>iZb|J#^R%os!x!($^@@49^CPx@V)0QTCGjq>l4K%AO<`
z4Ng)r5l<FR&_U@ZC@DvN5=LSl5sDXC5O@W;!R5v2@SgiJO6uWvV({hUxBAZNA$e!z
zFUO~m6UX{%y5-H){djYwn|*V2AKzS^Sp<Q<`aXYBF`oN9FZ9leU*YKI<rPJl-eD!*
zG9|xl;vAW2XgjakE|ExT^0iQgZ+&EVoAqYii?ABs%D0pEX`RM@UV;7Ftjjpo>7Up=
zIq$FV>Ey^~^9!o<Ef!>xp!^PfkHyEFR0zJoQj_d{Q(ZE3_Q!jygOE=_vOq(U6p4Yn
z$2tUhEI!XkhWA*!>{H)har+*m;Q;xqyvG{Pbos$tPU1}EPga!o4~RcU`9?*K5U9UO
zaf9NA6}KpII6%Fd6mM6g&xP?1E6RHX@J}kwr%uW_7$Cl=_%}s)kAV1*s4L2kBF5k!
zRy>}F2jnu9i$529rSkIL06ZT8nf@%*U#2MU2@t<p`Av#f5Rnh(aucs1Lhrv+{yF94
z{Q&IWt9th-eplr`B0?_j2ax`0<$t4kzgPTUBIK{C{GZCpdjX`+$M}Qg7@~M65&ENv
zkRPYKe6JaN_`QI9M;H3^k5XUW3xJpJHiKuNeO^t(JVmy1^1~HnC<K0#^6X<MFI6m8
ztWlh;$XQR+Td3Hq*s3V)403q_0P-=9`WGu+q4+VyYZO1Dc(dZ?74KBMNAY3BA1I1j
z1or=1`QIu2QE`_d2dFH^|5NmMUcl!l(i=hkV8#C4Yn7;cyy8?vX{Sgp?Gw0A<IhoS
zPz=A<>ehJseoNlFBE7U<;1-o%rT7^|&P`=`=>{QwP4NLmX}5^quKdpxf2Bw-2-Cfy
zDD4$|_<PPn+0GCz-xUYGPkGKuWxTv!1#((4d1;?O`I-Rmbd5htv0kxRQQTnAqu-e6
z=_(?ASn(Rg&nVucc&p+!6(3OizTyuRf2sH@#osCZQIW19<~K-@z9RA?6~`%7DAHX-
z`8kU87m;77c$wly6zMXe{Hu!e8IgZP@oB|p73nsjJg!K;5&1(E%M>Rl(tSkv2Nmf*
zBHy8Ssp1uia^Hyu_dV({5Fr-iV-)#e<k4x^{$gL>qfLC*e{uVr_01#qF_q_zp%xoX
zUoxx%(};F%gO$xd#2{>yDtPb!yoZGz$3tuqw1*}lz8{+gta%1)l>M>|R@Q_FOH+0k
z4BT!D<;a$RcJm#MAy)!=%$NBw39$>CYi|M)B@kzWm9-<nwKoZd&}79PZ-v(0rJ!vZ
zkmhtGqMi*_wgC~Yz1faE-bbyyYeCyIw9$-2tZN%Ac@-jDdy8O?$H(KvEjwxNX3$Ji
zijCnp6#fdF4;v`s_7z2|cOKq9u?}podiNuOv<*)~Z>nX0JPwAhV{^;5#5rD$hVAh_
z3L2-r10Z2I3O|tdXdSTkOPdI2%S3bz&zuH(m5AgktD)GKFV7FlhJ2IZDzwuvNiJni
zrX04mwJpZi74Wl;iM@UEsC?Y`iiCu{uVLalLxi;VXr*_5Dqg^EZu?_vy{XlE3i7J=
z<mLI`tM?2CJuL6f+r1ZKg+q4v5r3OEr3&Ba`N#HBuIPC{=3$A+s5c77oYw~C2NIFK
z!z&`Wr+V?DA;2r7EL0g@51j(eXYC}v&vP^c{&kG8-{+A@N%7c0u#aUs973gD53#ZN
zF-Y{IJclv0e3S?8d`g%{G<z@;dT|*G#G}nL9gU6v#1hzHwaz9$R`lE0XM3FK;&Ip>
zcs+?;oR^<BjtbuVK}!hZAH#kuHl9`Em2biRB5e4sG}sEVbg1UGuE38RP7P9m!A~5X
zm}JJ|Guug~9PgO|2I=?v>k=H`p!Dx$hdz*<oBECp$LSJKQ)u|X_p&Diw5-pXqVb}n
zJGMJ4Ga>L=#G8!nUJ~p)<b?+bo)a+ZdPy7}Fm1iZf}qLJDiu~f-U|>Y?fVIAUU$x$
zhoA(f6WCkfhw2DHF5RBwLR<Rgfn>3$Eg+O)!`hMc^4aX5FbfbRA(I=HDsFIjnJX4}
z<KIIcsKyWO1wGn6eG#YJ^9vK_mb|~jzo6J3F?H^7SQ&r?fUbY_{Q9<4&3(RE^R|4c
zM!!!p0B33HU>#3snqM|Gc|R?BU!A1y-Ot#h|B#$}6Ey?>a?Spp-Ot{rzwc4A&#20e
zZ;Wj6KEO%+?_^&n@8GGxo;MZthwqc)tW+6zV@ZX9_&#~};XR*qp7MRBu42dWsgdgQ
z!~mG*kaP136%SNAgot(Oqlr-BErojH6`2?LDn&l;kYA{{NKpnXh;LKAOYvewJ`XV6
zm5Mhg-lBM$;#U>#Q+z=2r-~fg@>%&;iq8=-y!nI5#pi^4{;Bce0|hU`E9ebD1+p9?
zi83q-?6Eb_E~-F~=ZXAqMeDnh`awMJwUl$Z57Ev^uTg%s;;D*!OHI9V6dM%JQ{*!R
z<rgV#Q2emsM-@3<qux!5w=3SI_zlHxDL$;o;V#o{SNyr+vx?6viVqoj|Ev5S#n%+G
zh}l6qracCtt-pz^SMcJ?z_Wv`zqjbiu<iIi^MQk^mg}D+C!682#&|CX9MQW0r$GYS
zD`}oL2I^&cF0DqqO+&p7Y-czTmYj}wUN)837}~%jAY|Xf=D>Eqa?QhL(||OOfMJ`p
z!OH3pVQI?vGxxbpge5-+nVausjPE(GnfWq5n=i|4(||PHsGtN14OZ3$-nDl>`aoXu
zw8uvWYwr@!HVsH~73@*Z1}j^S2-hCJ{bB8~PqFqs1=^;ejhkWbbSJ`+>?d7&Ps1LM
zljY+hfwlKvpqZu=8^fy*&<|__W!!F4w0f1ehS}%XVD;F4khb9t=&=piz<e3*!RD6l
zdFOa}XS3yd1T+q@10dmP*qdw_pv|igH1v|;FR=GSl1u4P-#I)p9F@X$KtG1fm-WuF
zx%Orw;wZ$~VDn84!LS5wAbyPUagzq>$JmVf3__Y8qvP&PcU>Kyxx>uNgEu4Ymy0(e
zURS**TIYlR8@w2g$PC)7ZQgP59)FvE-0U8+{qmj;@ny)n4lx_`*lzMRfY~h(={xu`
zWX>$U*#UviHXRu=gZoHKULZuWc}@8v7&ZL^+(%<v`QkrBx@x(^WWS#fkIARi;@MAu
zOSv_E1kNu;A^ZeygFfdE`D5pktfHaP29WS@@LS^WaByl7JRIZ5#iL)LEE+uy5F3RZ
zX1Q)5T}t{2kME{}?~!DC9iY|QF%2Yx7v~Me8}~Er=MVZ2Vf;(jv#s*n!`tyW?61a_
zQ$x0b?AOTNOLpqB*pEhuK)>@G87!7GbL+Wamkm0P$T|qm<z&-`>w&;KuJ|WNB(PyR
z7vX4Z;=~}qYJxstoW!q;^pcnqFwtHT9Q*lZWfsRA$-ol^j|PDS>Fd$RLacf;NU}(n
zKuM5OW=<mng@i|gg^@OZ)p_{NFG;ol<Uo+7OOFPLpg5fuC5w}TNLC0Y!P$DrLr+sV
zs>9^G{`!a`l8PgtgjR=OyRV?|5~VxavdEsomiiube(dW<6X5*FPmCHluC8RJKYZ%k
z^Foe~)O@nA3*_zm6oT8U2OmTjs5?XsUtK62^^NB>H=Uubn&k6&nk(f0$U`DuQm_;3
z-m~9Q2&M&cf?%@prM?*>gr2A_=d-^1**TJj?!xtru&c3wT}oAc-bQ~@<Wld0@BD8b
z6xf0brn*Y9?<W5U>pkQj34h-}o-32zHozE?=aGH^jzftDDjq__SadWIO1xuIZv7*?
zPm-Uhc(UTDisvXcDsn7C{nd&WDQ;H0Qt^7lTNUqC{HEeVijOL8Q<Ud=*ndv>zbO8L
zhzGRS6~!-tfs%Z~75eht3Yg%n5Ahrtv79pZ27I~lGKd3Tt-RbS|37=*0v}az{eSQ7
zCRsv&@DNccT?OSKgzyj}Mo9=P50OWRNRdi-gqHy#34(~Ch^X}iik4bxP^sE#D_XSv
zTCDg+YyCmBt+m=>+rJMU`C-)>#n%7#d+s^AvkO8LwNjbS&i$S<k27=U-km%5%*?sq
z>0CVkno4-yQw-+=pD2%FptK_}U&A?oWc<mB9J7%htjPCC@}hSFj#s{1ahl>eiZzN0
z6faS{Opyaa%DY+dR>dDGa-_(3X>Z_D%0H{PMN!%t@vkVqRq-vwor?8}A1O-vBVQKV
z5tysUJy_(W{ehj8=Q|F=<vIX4wED93F#iRgaQBWvyP+vl^dVpqE*K_${<d>@zo(a5
zlqfYhFfGw^7RCFR>)Om2*$)By+ZAcV6JWSLr8Rim9*OtwbUn<|NV8J&5KP`ghi3R$
zXo%q!>BOb$VRFznRv{hBrGA1>4I=wFC%g9}yo|>XX3pX&5#XN3B6J+=GboSady{u5
zXv+iAdj|5D&YZ<9Mu02tYDXT(guEL;TOP{zBjj<;)0~m)k6n4IA%y40`t3^((*+md
z9J`s2mh$NDQDnbIcO&#64bj6yP^jf$K6^Sp0NSnJTIYQE&SmY#{tKsA1rXO8@*1Lt
zSr2)?w@g557ou}|UKQ(yz{3%4<?{NlZYVe5)*zsLf=kLvj@VD68fO3NNeWKr*-$-9
zPBSSmp@-o&w5rxOi9d0_9~!XDn{ws-;Yd!&P0{eXi^Bu9;oIh$JI8y){gbhV<h0#e
zGPW<v;Hr|yW<TC3UbO+=%6cTw#Vo}625k`Wxh6G-3x~HlCugKAMo4^TeJ)br%jf+O
zi|?${m=3<Pz7SkU1{<P_fl1jOhzRj^2^G&`(n!{HLNr4(F43%Kz^N_<aT}PB4XdAA
z{|4$4=wd>hSc2$c@S*joWFlF7yr2$8kc&pX$9$1UA3z2le36R-T}&bAR9y^T&{Y@H
zA0(Y$31QKeq(mPx095oEvZ9gUEr*)}tY~C@0jkkRvZ9gs6WKLn3%BCPCFj{3zlqSs
zerd)#erc~G(YC&SJ%Z1K&+tfng4)L2qZ>|s^yxEh*QJTny_i;YzSy39<q{tXq#OI^
z^g!Ci-&x{giTH~C=(=+9ynZ=_IhPkT4ZiRWg4KpYqr(SFQu+pT4w2{0aAHwF=MdS@
z=?Wi?JF&Tyz~sT^T~bVp2pkiRtq)}n;TR#$Amjz11Qre@3gHwXM_Lt}{e_4ST@h3>
zJwdXZJ(WML5UR=_l0k7}2p!;|i6V4@hbGFeW!aRa%UMVU<(Cpz2ir)SJhM`SiffBw
zQ1LRW_%~rXtf)iu<Dw2np6d<naP&L=$SCwc=XwPl0)<fWw91N*o#)U_G)9uAig~I$
zW~oYKK@xE+E+iDY)W9*n>s<aU+{vN9B-7V!0nKOI!&o?J-i*qcZZl@{D#2w)bBBBT
zv2c^vg0{o4j^^;faHFvp2D?jXM5Dz0i0KL?XbBkXJXt*15ajJ+nazX=Qi&O}C(Npt
zRb8QKh7^s@UiK==7os%7zI8|PJ@FKAUyuUn&=Q-P*xnUK4b=qlCjN>jneb=8Ff2vS
z#D3HqyPbrdX?(UQn)){`7A)oy;w!p0F&LKFStPqvhI|>{gKB|tI7ST|2QW$3knceq
zhUDnw<uO8i)6vQ7fn2BSN!^zy>ZcPu?K1fIYKP+GogPnVUTf-Jnk%v#^69!Lj>Q;$
zq9XfE@&grzDUMP+TXC`?M`lbvU-2Tvs}=d~!}!&TU$ibt*65%-*$;;I1X-g4o~8z<
zlal?4;7?Fq_RWCjepbd0A%d5EVBp7+$9vcu4X;)_UlFGz@x1exPTC#FdxCr$MS1jt
z=YNjj9KR6r6?-cVP#mntcW<T}t;lz0@)H%M{lV8Le}N+3VVQ23;&&9~dLW$du8f!K
z0$iiKTp#dvEB_0{UnxGR_>3aQ-jwqf#chgpitj0Ypvaq@=_87Ay}&nDUalATnDQMJ
z<+>r<)&|KwQ}D9C6i7V-<#Ilo_$|eY6fvfj@GBLsQQV&nOzsQF<481w&c?3ir&^1Y
z`W-3#;~w<Ok^W<PF#cz7`BL<6{NI@4f03>$JpRI75j@>SyiuWR6#W9z(36kDQ=Yj6
zAb8)HGm_6pSKcPbqu%Opg!4W!d3?RFJRrS)f_adHI*XeE-e^YMgTd<mH~~hMBhD?i
z0G-T6M6z6lTe;PsEe}Yq0ueD1>MU*!cvoIM`aAYllm}H@LLU1L%LCH84Dy)HoW(6c
zfGaQBG${|F6Y^Gpwmg(^BjinR0*qXVI9DF`E!lPB^WM&PEokQ9{Xq9F{-+nA4b3r*
z{$52(Hy6U#2Ief?1_Y2c_jjZ#Fb2qS=^lc2>lbs*mm>hH-!q`0x2gh&Yl}=L83VMk
z_>4xngv*D#KPI?jI;M9{&l?MQMF?zzaE?P*F0T*k=E_@z`?M3n%vrgKp~ci*JsY%c
zsmDnT)|ai}gAngue6F$dHkb{|U4J$9U%`T5_?WogH@q{F9o`wv=Kibj&P>o5+3&#q
zUnIBruCR~&S0}C6;b-sO@@;6)ss<IK(!se$e6H=w`2)lrEy7a|ShK|c0Tv0}MF?g5
zMj-1S6cEXH0$g}HgNo1OF_I-uN+@W^MddT<$<;~h^~1m9A%B>}%a@XnDIaw~5&TzU
z9g;lEA`x!M%6Jpyz{1|Gh{=qw3Ryn)T>G5#N-mr9`5(bXD5>M}qDF0)q-Z_Dq|@Rk
z%P(GtBga$Oe2eu<$kxIKTdf9b)?lyIkR*rARzs5<c3YjM9Atd;Rw?aoyA{W^&|5`_
zg#nFY((yK<fi?jD0#FHks_j-3nWpLD1<++pjHP~R6q`Na_&3XdmZ;~kwIqWYlo8~b
zdZmPR@bV3wP9P|fIj}g1WF9<9Ah1iq@~B|DRZtm@w8gc>5f>hg#RQH?T<7w^7R4^S
z&%bWkB6eU0wB71an7qnO?6*2f_gjUbBueU5s0s-5Ln+Fa1KP;sTFXkTPjQ!`NbxD<
zB`cH?oM6O!k{l8OB@3&cTny7d4Mxzgs*n1w{_u*Z^_&lZC)$(k<{BL{<=lYk8r225
z&(Y*ZYrf<~MCcXR1-a{pI4&^9j-t3}WT`)%Urhncfz4M`r^7K!(j_}Th8;|6h}h<-
zYlwosQ`#OY1b%wG4WA>_Q}j}l=Op-I<p(RCt~gF{qT+PL^AtsIfc#e|f1Tn@ia$_X
ztN0_u4T_HwF^GCv@z+EQM7L<X=m#MGEe)^J@OtI{rM#?V;Q*FA<nihgd2bVWZxDHJ
z6Wc0Edw}NymEk8Uo~$@PQQ8IZe9AK28HyZnk)Nb^jw0U^7|wARaf#xUiq|M|guwXQ
z6@RLDzvBNWKCJkJ;wD9DC*=Q~@>>=EuDD(C{}iR&kp3g(_ov4&y$MIOpIMKA?_|~F
zrSx_Oy%OUnv<FA#Y(Ki-eI=lI3<h9d&RQP!7v^~1)0M!pe&(t`40HmF?1ymvZHnOO
zMuN#jWNXm4P2_(R1&)BXJRrpaH}6?<7B>+AMl+6fW*V}msvPf{T*JX~Ssu@W$a=f-
zCWk#QhA?v$SBU`kJeETt!T&tvL3BdirJyYjNbgd}V>)vdw-^DgyfuzI_9<3B>O(CL
zW!wOHd)vFV0&%Xqb&$vNWBvGGHF>v!ro4Q3y0;K<lHE+;8ApGQqNO_~Ywx-V_8&}d
zZY9#O&ojqz=^lW0>-UgzzNRB!eV>BIDOLf*ZG^mr=q5Hn-tR3F(CS2VPEWp}(U7$~
zT~XQgdy&UpX7Ze>^BZg%rdPwivCsj}A-ELXM7Otg6;If9ee|aI)$yaKqlnN>%)t2C
zw{t^f^^vyzDG`KGSMkKNuoTm_q(0WQq`qw>EXOR`v1P=zXq%z|PYh^>H9lFJ?|D1o
zkF1ZJEEZ(?eX!->H+Nl9h6W1SC*o6=ox=y>ZBmca1N0XsAR&|sF+@OrL0k5)A2SGC
zumh{#NJd05Vu%QfuA_L8gk+sSh-Prz4pbReflI0~_y7yjcDCA&Ih?u8eoSYU5y_H;
zqkdFu9!4YlD`IyQpBNcOQdX+{7>+1(6;C-xIzP%iTYk@HLC4^u(-<fgWX6((#|ob1
zI9>|hD37dIkhv99wqrr26bvlL1m<MMK*a&2hA{s|!kihiq16x;`M-3P2A&j+U?av|
zzmsY*##Lz`aZWN8m8au>m1}W`<pIs%Ou~_YQi8zYjeO3S1pn{QDMV`HAj;v>G#5d>
zQH<p+;(Ox><Ke^Jq6kMQ2^S<SC6vSavZq{P*~td6V+qGdtSt87;|U)<_NDltU@|Z&
zf=YvAP+lovj3mQ;D-z}KSnPwNIGzEk=gT523F3+2rh&6AEXXB6dMJ08@w~aecKfOl
zUEu*~Ik>MXFFZF7$4VNOIs52*e06qSUih11$9L(_B}9FPtC7H~ue=fOcgf41T8h1_
zaB;iz|JWC1_pkSGn%d6)(B`R6v3aU$^xVnVKVDMOH`a+7qp~@3Dyw5t=gf^2m!2LQ
zIBQbHlqnTcVk76ynOsp_J!fup=L7zdFS>^ucvttqZpB<V2pHU6nt55qvdHD(D?-=$
zhx8xXIAIyJT1&Bm&lOvKxrrc-8k6qR*qA9twuJt}`CBFR9~Sue>p%FEk#!u3V-+hD
zWpIOWpp2h@muUDhMUL~C{}#m`D&C{`GsRyhKBD+rMb6(*AMmQ;YebB7-_ZECmH(&m
zcqB@E1`*{pQ(lH-;M*xbND<jYzKkVM4)1@K$LmInDRxjiUa`Akfg&I3Og~U@h@!L?
z!pAF*zqF*|h>q!JE6!ECRPl1fYZb3oyjAgsiqejdvrhS+D{``p@}E%Lr1*j&r~MfJ
zXT`rNZdWw@2nUKx7h-z>Gs$Nq+Xt+KTl;;!`jNzaeMmpThK9ps5Z4h$z6XQ@b`O1v
zrR$1#(!6eT)XS8UP{->=R|0Q&$ghOwnk{oi_Co;veqNDAtOsLy3fvxv_x5!C$PNhL
zJ!;P6O+<jvj9ZN{EY~oZGxFOAaLfHW#@ALZ+kxjntb(^ZAibZUfnp@oSzIM}S6(ap
z@%f)`4bP#w$-5M^<pJsa2J)EBoW(6hfGe+qBM)RkUb=qdRmdwhAxLLrx_+cLgz)@W
zzkTUPPQgXsw{y)=9{oLv`5JL4{=;*WCRn<3{m8pWXL*>;?w54^NTGASe9~F_Jp~%4
zSjD__9dHs2(T@y+yx#{|<Y?_ebWYDJhrEX9N0#H_wBL)o<Y2miHfMVFZm`Xnmv9bn
zDf*FJ>%SX4jMio%9xTk95+7Y3t@KZ!wV4RQ2Gr+Pj;_zC9033JmXE!Y1{4h7ey7aM
zp_B4I2tgBabbSb#5cv}0Bed}nv_-_{b24Wd4i8&Pv1oPBg^2dUkMc1b=KYhfKeLHU
zDC<LH3v&xn!u|}O$l-4=ws;ngFd9Qhtne5KE~ysjkF4QN2r~OKBm?_1_mMRFGhD*~
zQ6mU`ly@c8eaOQ;BGz{Un=^s^8M8S<J&w<djAe>E!1>X~dF-(j$FA^EzGM46$xb25
z?#u6W2aZeN8$F23{t0AnhX?%?&~`{gaAvrK!S<uU0i8?ad8ThO%0(D76$Gl0#I6j9
zV*;i|jK(lynmQxMH>xLM`bz95922e&C}<W4%)93{BL0(g8xhGs+L?sb@Ys|@2<iZx
z21}tV-9|)`w+%`l6v2yCToOT5OF@a-n*xJLT<7v%Ppi1Wi0D8K!}RjQIk5#@Xcy*)
zp~IoFFsr!9MG>5?Pa24kT{VtnTEvQ3l)zAoz2EPtzDUYTSqIQi?SY(UQj?O9v9Glm
z^4^?Wpz(EBbD_&B4rm3<UKCC4`Wd+uM2RJrR9iJrXt~c&FL8}{10@tb|8YG=%;`qh
zi#Xp9n`|EsJG7P~XrwPvm%+AA(`BUDgRvg&z;zk&ZjN{Ufhd!@fMJS!{*gahak65S
z;(W!66t7m~n4I}mE8eNNUQyn;5&xL-&nRwI{GH;PiuR8E4tb2*-zQ?6`Y(;QH5{C6
zV!5q}h?j3Offu_Z;AN>Ic(F$Uo{sYPxF+T(@|jJZV<n<Iae*8_k<V8=QL&+GJ~-lH
z{^^Q*uOKfvA>b0_mnmMODD8=Oj>(u_+7o!c@((ILtoW$nCdKCzrCpKFbVYyHaA{|R
zr?>M*8jn$ll$%K&?>W{!U?tqz?~BlB9J1fSRt_94gSd`3M&ZK&`>Avq!!!?p*Nv_O
z-ei-%7@qso%o&-k(<sM(r~r{1*y8pPd92q6c*_IQ`vsWGNT{>8iQtW9RKHN5hty<=
zxOANc_ZKuor!gE26f<E!E2|PT|NcerbX;S=dz$9~(TVf86tv|5>CJ{brZZ=8={k*<
z9C<lN%ywqG+z4-ZKzbKJUPJ8Yz6p8E&-(34r||*`;<_1gEQ|ggMfO{C$KyZDzQ>%U
zOV??vMmp-j%-Q|&00P|h+vS{Z3&h#^J_Q=5SY`P)LtaC48tjOFZ<&DBW<=-oyc{%2
zLv$L2sBHVa$V-mL8fd?z=ZSq9YQN=OUiiJ}G#YPi^36#6<T%!Noa3K7us$;9gDsCF
z^cPv!g%TQ&`+<M*^8S9kuNn+jfAI>0=3IdT7fqzQ&_*;-!e+}WU|=t09#X+(%fHEm
zvYufI?imU67qHo~5%HlI55==^grSu}LZH70N3({5OWJG^oyhY{(5f?zA>JQqv*mb_
zX0wIcUm$8AYKb~r%BX0B4<OiVsQ_dQM@%HJ*<$(&jt_K&2Ztnde)Jh0dv3+CD|}Se
z&-Eh9%0|z@A+XW13RENRW(#bz@LmSJSN+B3Yi|X$Nd3T1+G-7{2rriDFZu*@E>VVF
z&}+DkcMen&gmyxf5qS0pB~W(|_No>qtly?7G6DgknCm#nHHy$la-Hkf0u$~SP|!IL
zSe5;1H3HFR64(>MI0}J(dZ<|z%ZG=8I*%q$tSUH2vIZ!Oz}v>`q<|DB!z`h!qe<Nk
z$0)lmNC#%6#n{}}X#Ytt?Eh@mN^mtoY&qB`fnMX=osaDdwFXyW>|L#q@`{?S*+^{m
z_|!^`;AME9+KPtiJ=hFRFCN&w;0v`VH$c#s%GXG<k+3WCnY0v1Wzd0XNM<aos5!r?
z!V|+WU$RDnJ(IgGBgXq(9Xk(4pE2%W&}THW$_pktMzUYV-V}E2?BWAQF6kPwHsdfP
z$3s~<?lgS{|Geo-Gx$m!%$-N|eH`!W%@M};ddeamLByEzSRyWX7Y&#9am1gh{6NKF
ziih+WXs?Wh>ofYZ-H<-6c)FsrBf`fif41T*#d8%GC@xauD3J0lS6rpITJd(pI~6&G
zV|vqTY*PL?#ZS9N<DZ)ELq%Ep0{M+N90ukp${HB(nM{Xw7T*7irz7%TNR)9ouoZdy
zQQK(vr?S<N*yExP_Cw!4Mk@x6{RUk}cytHo?*hlcqw6ePR|Jygb)#cC_W9<l_vC$T
zc^Fp-zc+mc`w{m&cRZNA={xv_<jT7P%w-5OXL02SFq(14V=&gq2{3Xz;@omqLMbs4
zk*yKVcHnss`3`S+KzgImKrs^PERHWpt~~d<H?F>83DQ{}il~OXWZ$2RyC_W_zk9=U
ztX~ei)o&$eS04Aw(9V%LBbOt<tzQH}cz%?}_f3<x1~l{J!_)m95u?$D<`_qRx1y!%
zjQ{Z7^c@drI)J!UNax;LESGLQyj#B<)X&bBPeiNVlb~^mRRD3%L0&`j9c>|xug2!A
zU5L)<c~LY<L-ZX5sO-@u3~2HaBV}$2ZP0gv`t)w7zGEGpyKpIMIBbtgJ7<4OS$*zv
z{wZbkIXk$wrK~=>i2Gd1>RVxFOYAx9aM{5fF4*x>`Ihc-DVCKT8JiP3Tuu&lxOk7m
zabiLHMEt*?@SMirs31spSl2NLVOU79mJrII0t1UVUZ#LR0}|dq+H7>pW_)4=$Hm~1
zD>!&ZhJVh3+30vz#AIzD_|f|jg|!+l5s(X2%6J+vX*N2(i)gjc!N(_^>N@)Ic8kGB
zd2)e~4k`$uV{r(KbbKFFqn!{M80pvmHrUM~MmpG~1p8TprR6HH*wG>^4OfB1juv4j
zf`y#D>PeEOXv40`<TKi(#To2VPr~maNBcHDx$%&eA?v~U&$68>GRp8SY{UARYXt(z
z4+6tw=L(5-0kfc%#Bl+$DDmAMe4&^_#=${&RV@ihPgA1=!bdT7xWsbYlW@a8L772d
z-aR!Z__Nx25R!qku>>wg!FmuvUwGN$!cr(p)g>f@LQ4r{@Uk9+L{QaIP~v#L%#H0g
zK|pZ&K@ii5V<QAXXKIL;1qp)2SWsIKxar`m?+c2PAUz~Rf**ss=WDt-CfHh!^Pe!K
zV(P?sl{FLi&Rd-~oeemlx@HQr4`A>-V7EJKV$F1L(yFS1p$U*CdCR&Sd)jH(71KRj
z!)-A|wk;;PAcX3S6iv(ly__f2F7B#@1}{i)A0f$F9a?5GdCu&bxf3VXoHA$XR4fNd
zD90QtAEp)Ai)v=y<~|yz3=3|^FIn9p<2_g3!XCsNdx}H*V1m{NOG{bHus7#8BI!QQ
zeK2hIR9#DOZ=@+(5cuhJEnOj-I+$LHe1MTJR^$VP{OOA06elW9S3FPg0>vv7uT#89
z@dt`BaD&_*DbFzv%XyrLckrhbe@(>rcZ<gVN%^hHZ&UvNl>b2ae=8s56Ak$fS2R1W
zX1`VJb0VJ3)dl1z&-Vg`#}qp#9<SJ4u|Tm<aiHQ5MLymshmU6Bw-u!w!Ov8FwjxJ}
zOm~T*v?uthmFJL=@tpl3-l6zoMQKljZ&Y5|5&Zuu|9i!k6<<^Qe~NXA|4{swqVEUg
zNxMRxtkD4;rr}2@a?r|pbyYNbtNoNWd#hq}4Cy#-W%>%mOqPfDEo*<U63-_t(|rMJ
zQ~3WmwBLpe4TsAht|N|7c#M0*^;R^nbnHh+^SaS7T{#JLGExFv0&jU3wGy5-c+DBv
z4*~pJ7HPywVD_e~8G(4q!=!%(Lz(6*ZXyDVW*k3&QsV>|$^WHWZf;}GTaL)q2xmL+
zJcv{ZSRRnx>u8`D33V1%3Eq{r1|19UY0ArnH+h$WwmcwV`!PsIn$F@DgLdVubL4?c
z$h*<W1JY{^dE-oo6So4iD{mu&@cdXmKGCdxw}NK&e0aJl{09qyR}0}8M}Lo^rMnCN
z;W?5bI9NLBf=Qc`ZzvlBWVv(?z`OO^<eYB{#995G0*y<+%OY+tPNE^Y8tzqLUue$i
zM08HiTMBs%(baHYSbGx&G<h6opEq%?nIqZnw}nn9Xt=G^wk@T=gsz6)7J{y3gx~qH
zb>Zu$ZN4gcWqesYbi=gGtK*o%Zx8DveyjL5;-l(wb8>r(f^NoZF{-}pBLAj-EjqLr
zRo|v^<8H70!0lV-wc4JQJ!0E&o%~w{Zhzx~r*~(yKXQ9Cf{^1j?T)rTZTp+^?mXhD
z-I+-H`hpE_`#FX2f$<l%gud5wyWj4JU16`$=CkV~M>T3OrOl(eeWZGAo?r0ZmPT)X
z+$T4FMBHoNGalKU@gBZr^l?`Fiul^y5kGTxqknkq{p|yNh87+fzIpm~KjUwWOSTOx
zX<44J4z^IP^V%mUoDI)p(;HW#p@Zuc@%b#t>5Mk{*trl!!m!DkprH*C6YY^K8BzF|
z{7@FOJ-mUSP%0r8%A!^$%-bx~uY$)&#u!9|H<K=&FCkf%0YrZk`WA0`TUyf}l?Zp`
za4CE`^W;~O<X=8qa1oABDap67BUxgC+>f5hBBPOK7#E350c3Dc0IMm>Nf$z1<U0Qj
z(6+v2ENH(7;hwjP2RJ`^8N~R-J3x<z=U>_L`*XCw5mfY1vL%fD5WZ3Myjh+<a4SgO
z+u8G(H%@j9S&k(F_7Sj+X3X~dK`$cg4My@D{J|7_9CBs1B|Bs*jz0nm`is^;-P9ld
z+`VX^9F-F_P>z`uR!jN|(?GFtKyz!J_fkL?5MR-7;$JnK__~G@+2F{_VPC>^00o^B
zp$k0hvewAQq~ifIMGT+tq9JB_Es5y?Q(3zN#MSUHq(WFF;TJ8cC2?;M&f2ilG_6)l
zf<_UT!uP(FOqinJI#Oaw2}}|4R+JIn41x*4IjtxInQ%OrZ0{B}kvQ^w;WNFm8zN`i
z5aAgtaQKCwmpeR9V3WgJ<y@JF7Pkh+yWpF6?}hTu^WH!4{rsce@5~XdxHULZRBP|O
zNN4=oy`O)+cb?ZSJzYN1u*uO-gt0=NNnmAtZ!Ccgj!%ML3s@~=qOEXS$&*h_^ztFt
zR#J>6oG0XX0#6l&aeTRW%fMuK=hL1INuD;!C)^A#tGh_t7KFbJ*e2v?f;Rj}kO{Z9
zhVPHqOt18Y$mkm)Jhdqf&y$+%@T?sNLYAIYxy#}Abs>17A^70$B81d2p!VdiLx&Iw
zhWh(nxm7c<W=3_*jLFsUd9x?i%$PH~+MC>WeAV1J)8<Z`6`MMvvZ6ZHX+c4s&f}-e
zo)@bT%O7}h#wyh6$M_TSddGU^_vmwOuki@)Hha$Oif$DXC(Rf?WA^0Ac~dIJ&zd-S
z`i$8XpSRfR^Q*l;Z!;t)C{P316a9d!>O77un&I<fv5w)Uu}8v<3d8gB+V>7GjI}$q
zOSc~RJ&x+0pWm%pkE6SV&&>-r%j5CLp~a_wUnu-BdC}VNU5g9DFL`<4wTlbW&G10q
z*rzv^O(l0Sq1PWVb@aLOCeE#}vl=~T-rUI*-AC_vfx5dRmtb|4p7s8}WVNRnaxcoV
zYN^PGsi#*=oE=nBs#{fBQ4KAut@d(sa4E{uq+T^8_<(e(=l1D^_CmV_=6p@jmn@1Z
z-2ZB0#-adDE+0#%KcxwH_Cn}FJXi5N3l}kYZ~bRX`Rt*??Ctbh>}vZr?Xa}bWzl6>
zmuFs)ab@H?;j3WLr+?Fe(Ddx49r`yekt5O-7vS&}wQ=0cIVZQ9X7IuC-6}hUToA{?
z<0&GKnS`!0*}Vp;&IuFbYD}n{GUL2ibEe2ljCDrHdk=gzM(d9$W&%UeU=0Ixi_OUc
zKWW`rSB>AFE|fY4${C}0mLea)44<XQM=*K5vlCY+u2#HLalPU%6<L3#msbJcX63o2
zfZ?wxzN@&Ki1%^6?hxg>-gpm{bx=s(l8<NbZHVBHQNE+{J(Mp}9H`;4ARGD0ls{YJ
zD;3Yx@C%f`So!ZLkLsl8>^QPw{dm2JZ4_m=0iHu1hIdlTSLFYf;f0Dtih~u0DUMex
zSDdDJj$)1C0>w)dFH_`TkmX#j$d?=P9Dx$=P~>|N`JXBNT=7?ma{Um$MR~by;9pUG
ztKu7q+Z8`l6x}t_r>|#g&UQt(=~~+=A5-Kz9OHW{if$YHVCCgHf*-5=6vgR^)Q2(u
z0>!0@S17JgT&u{pLZ*LQk?)1%w=2pgQ^5aI`F|<;7+W%(*a-#ZDBn_%rbQXg7fWIn
zMX_rNo_25<UZglc@iav-vVnN+onpH2iqjP3RUhHh0W$tP#l?!3Dt<@tTE!a`zo*DI
zUFQFZ;=_uMD*i@si{h(_uPN?Sd|UBfiar!sl-oqHxuW!E(5Kn|2e*r)izuF??c0hx
z9uW5b`c&%|Q@%B3o$Eob7XM0pYit)UoH|}RIzD^Q)p|wnbe+&o^Ew|6&ouOSl<A8t
z2z4EB&8eR@XJmf_xbg}hkNq>{@jfznrJyYjNN+vv!IdP`S=<!xMl)(K?#a&Z<}9up
z0dBbu;r)3e(y?5ITe;PsEe}ZVTvRGXLY>9U0q@F-;`wgv0@Zv%-ZIdZhay%$9@Ck#
zxFra1<+X9-p@|amR)MxWlyNKM-QWZm$+mLkb%H!zC!R0IXm-A9K{HQ2JY8=jV*g@}
zarE~pTDo6l?_GbsLDK=m<)bn9JT%90=^lc2>zD7GFV)6Yzh^+>GF1V@Er7g+=+BEF
z?~j%VXzfCDPS0Bpc|{0hpM)$@F0T*k=G;ae_gVHpm^qV|cnb~8Rqa=Q-ltd3{Fu1%
z?8O6z#eLr-v5uV*^<+7l*kR&v+gqR$_9L|R{LWnM*gAgd<_X(Y<TQzA#ZTGn#j@Ux
zhF*{R@kqS1K3W+0@X~i9+uIL#eD~viX?-Mx|JB=m(-2Z`+mf~Yxvay)meq-{WW}_8
z-?jtlw`9Eiae>#qe>~8BM|WpH@4XZnaPkF5Zfu!<G3|as*DY8cpBSGKfBB7nqfvu)
zjrgl^N;#*X(mj*sCa1sy^xR@EA({berO+s6H3eXMDBs?&e)2BL@uRmRWrWuw-1%%~
z3T5yEc+h-5%ZM(F=r^Ac5ow(WhnC^uD<ve0_f}*Z(*&CDE08sOR%eFJL%K+8G|3A|
zcC93N0}@2?sX30|w)P?g%XvJXhe8=_MI*F>hss`tOsL-Z<f4&}kODgKwtx%{(lRa+
zJ$S|sNPow_k1z*0GOqKV293EhFj@R-hBjsTzXgW*-;K_x>cJ5HcR=?{&=V(5Ce4J6
zj$vfz+013gkUbw$!l7ShGIRF)KE1urbCSqwTv<8S3;iau91&g)<=qad$=^ZvUQ>Sw
zkqY}j5lHl#J%)4fPho!@1JAwz3r3lBHQ9H`_G9d3P`RR*FXrU>2Vk4CSN8jpZSg7-
z3dzJRc<z1)#c*`jg3as?;6Q%^d@fb?ac27{;CeuV&$ej>c`a!^gO8nj=9$Ec*NQTZ
zA;BSIUlKeE5{FsJ)@&HfT?nEG-k<su(=s>bIwW@m3Fanon5ER*hqLUl$T^<5&y$=B
zEa!5|N#Za|r8$v&e=`fZ%oQDM#9ii^p-jdQ^n01jyvA6Vin}BaHm$KrHKSwBke0E=
zK7u%@z*z)I*ywP?H*QRpaoJ6rI5X5P33GgZNJ}PZa<n(3Wp{LUP4oPIIl%-($DHPV
z3%@8+CM}w!E}P9wT_@W-Icb6GnPj+zw&gec9xW+pY~yc9Ra<3vJ!Ez5VU5u&Ezqc~
zdm{voA2%i1m<|HabzCU8Dxlji++1rA&{-2=LY_(B-GQa5i)u;m34=wlgyBK>f?5*1
zNU+IHD2ESw^Dn9;Q3a3iD*)FEIg-G_9SiQ@bYrw^ab{wyrX}znj1S!rf;?w{O1L9I
zp)!OZ&lp0Gur!ehL<~OU<<}B}lx3EZ!3Y&M6-S1*!^e={KlT02!4b0z^Dx6<vkdQ_
zm`L9OX=CtMs7ojk@@&EY_^@};;#v}HA57~ISgQ<g9w!M%vd6^<5X#}v%6{!~5Wy+%
zuaR&uQ0|lo`AP7Z-pCswqi%@U`M7BiEv^HOK_y0Oh+Hpb$9``Mvj4Y9Ob>UG79y?)
zK0T?0J4weP8BZiVsf9a9+ag&A9)DXo^1zmGoy*^cyFKKM;_*{YIs~eG982cRt>|tl
z{eyoh!tCQso>e`gdcw5HlXdxW`jTdhxROhn(cBze>5^u=cj6|M3lZ*zZRLKrCYFcY
z<(QnfuY31MD7-5tFXD%<ug(*0hj3R`=Y?C>6eIQ(;cKh&I)=}Wg`35ChlfO4@EZZg
zhe9b|2f#QaIV~YJ^@4rmc(PVZn=sFru1F}IQy0$eYpO!pA!V9_Dr_mw8Ay786~74+
zMxQ>cc-R2%++IDP_fO0th!Wgg%A1Jc80z4f$&dy{wGYi`)Wmr8g6Sl=AyOwd4wg9$
z_Lk<@E0!EY-zSi<uT|dZ?HP11&t333q|RM9CjLHg?gAFk;AX;e?t*g$L>a6_4}9)o
zFyv9^KSHrgaiZdM#aW6hpXnDXUah!7akb)|iuWr%thh<>1;wq3qU(m-I_2L}{78|n
z=Pb90qO2nZ&u?8Ze4^qH74IS9S+!1aJrT+T+9qTACzKcaNZ?;k{w0n7tMYFvijErT
zL^loO)<eq6C4xUv`EM#OU%W#6i5ebPG~F}zv9f-XG+cDfNMED8yxAiDLQQv#;tItz
znoe}g$alZ;KiBwQD*jsWe-&RQBK_YKcPN^U`8`dCW>3)_=O~}67*pink>_!|Vt2(p
zihUJJ6bC7Cz{z|Z=Mv9SoS?|THp6+}6RQ<P*#MqO0){V9yi)NRMY#_VzeahvAHm<P
zyxf=IA5>oMPw<Z_zgh7`#Xl+jMe%h-syA2<zJ?S3rI<c9lgs-E@vRj3a!$UJBHxY4
z+uX|p<tHo7RGh6iUs2}PkZ+0deEX)H6^b`1u2x*5_#?%iC~i>PsJL12Ma8X(e^>lS
zkwbEpM~wl|=4hxTAa8Rt)De)ERg6ID0mzS1q!xhu3`M@}lV7CBcYX3J6{Y{n3Us&(
zrz7&+fGBg3z*gk(Kxw1l2RPU9-(a5dD>c{QzOmVR9bYxkMR`T=bZeUi*O@wVrlH59
zZ;!c-=MaW(j3pdyQE~lobmgswymH(}l*jwX<gqWZJRrU2A?pMuz{n|S>B6|rZihT`
zmaZHDZn>?Rqd(Ge8E)mWZ?ilgy*qGU$4IENxH;fmdFxvy+XechguG>-Ee}OJrT-Js
zbQZS+v@7okM;;z&33<FmmItKwd&qmh2{4j+7+2nlkjLx9cE(>YA#W{c=E;Yry9$|}
zPHR8L-wW@iE5$>IZD5XZ^cxf{{0XEp*$iVl(>(<5*6$VPd_gAa_Y7!U`YM1p&N-Z9
z43K5g;c_xv!tH>NKPI?jI;M9{&&x;S79o&*QVV$2FBhJ5bLCaxKJ9@pb5^dsqH>oX
z%sT9UuA_Iuzs*r~n3R^7>u7`3Fn;HA|F~=YHPLfv*CCu2|I5x(7q*SJ+8J5spW13?
zcqT16oLG1H!m^#2@EJ2ttjk<Dzpf+v9SgT_>Fzh*6^?k@vognQZXbVehriH2c|KBq
zuqCT5_sECp1`WNuZs|C$+i;QI-R}(f#|>?{GcwaZspZblLfVb!Q#Wwt=$%<J=hqEf
zIC^Ksxby0soOxVb=FE<DcP^Y-cgM{0>N+eu0b%EXXE;kgudd_JKW!-(Fzmi{EVJ-L
z<n36OwXmk{@}ci-dB4tExNAf2x@kk7s9U=5v7O$+szKa0P&Ftso`V`>F1+gvw|+l+
z<1ah?p?`dXtrIL~B^B}c&ElN*aacz_&0$W0_dcdmWC?;F{RX*E22D9&4rKtjNJe+u
z8{tbx7gN=T*^QorXoid>qFLVqmo!IlHMlUJs^R?6k}Se)HpuiYIY0U)Wk)0DfXkSV
z1ME<A24qI=!ZFJ~6Gy)oX>iNQ5o~lMB>4T;Bdh?Pe_6~Kutrnh8%-uVfU$mQHt%^q
zPFWmbW$#R|&y(dS&>zH{BOyGSlQ{lh=4^!$8q1``5a#75G<z;%hmt)NcRfDBirI%@
zWN!*se4tg>#{w1xErhKLSQxYrwyFHP_p9`GHT|EPK?_Gwk5f(CPGH)9*S>{}T2#gU
zGR_q0_FQ6JKnu!95#b0*xL<*S>YeZ=JdIC`tR=<7hyayvRiL00C)B`)yye4*mT#1k
zZxq7C@j5dB5)VaY+}FGf-W$>Ry}_N2swEfH3bE?=jJY|;F^qTze709z{!c8uAKJNX
zE%~1YVN)!OJjdHeH{HU>Z-hr_rv*8m1;?9-6(_z3pY2sGvK(N=@w!Lhbsav**6{k_
zm9|2TAr!)gz4Lsr`!P(y%Lu{ael%f>B&qgm*$`|kNFgi~auneg@Yt8(*YYAfCE;a+
z-%5CmUt0&FUcyHa*o-hdLdX{K3_@_d${24hsI*M0bU+yL5C*`*yh&iJgx43F5ePv|
z&s!v4zh!L^P6#SJlCT6G)>&(0-vO@!m??=10%m%xT?sIiazala8SW!Oa6(m!YDokq
zG%|TYV~}ibcOB0n)4L@Ckju~sh$}dPSP;;|iM)Xr&I`cGl717&5-dMyz28QFOgN^u
zG^BZM$UlV0%R^a2%40Z@jc$4D0x%9y;#ltv@FBD{k@ZFVaN>X<yc{6TNn69TdM?AH
z?kETOcv|9|v<sM4Wlh&;X(NWC+(k}&rN#5cMJEXtks}Xm6W6)?ol<^R9zXSL$3Z`@
z5tuu`xqnvMEKk5TOST_AFE89C_MPy8JlMw_lHa{+@bThr<b_9!4fl>6-~RY;b}Za@
zYIx|_a6w_$<Kp@G`CYp8?Ao>0@jbidV_Qb}@VsNX9@Bjgl6C*)wD6k6vGDxDaHm-K
zTe0xTh2eM&-b~#uAXg2UT{W-93$``{(;JC7gik%Y;EW2rw9OGyM`Isf(lp7JxmRN9
zn2DA1Dv}?(`TA~>Xz=V*a5tw;J8(|ollD~nM|M%<pd)haz;tywCiY7uO>>t<E(<RU
zUG9fw28MTsCWE|#YVSk~oEsO(1TNVhlRubj^76W*%s&KoTGC7mm-8Zw=amUhJu$Cy
zsHyIa0P^*a{1HS%9!tdgEU!Pqdnxu+ELI$>$Ok&pl_^eC<b#pne7`4NsK~(#`Rf#K
zQv8A9TE!nJZcu!j2))eHioYgi>zaGW6MZiDtqcdhP2>Mh`HvJc(PqrY_dKRMO!*^~
z7d<ZGJ1gHy<GH<?`37mYtU~}_uHjsc#`udAuTey?DSAw4f1F3IhPP3a@d3g)cHnt(
zyh1EcEL1E}9Hhu0KhvF|I7Ly~AK}vez-kS@KvCv<5Pqfd*C?)5T%&lG;ysEoE<-+!
znpy7iiX2>$e_8R*igk+rPz<qMkWQ`xu(k5i{@_i2E+ZfCy*0i-aipT@*Y~GapQq{1
zS4`Kd%XLCIre9yB=}f;a^G}F3{rWnMU$6K}McW&(N%`j#WgZIo|DgO<Mbo?6-iiOy
zaN9faq4KtOf-5xGZhY}3wo#P%De&!;x4jd2%FBEe;!jq-zoN`vAv}HlYMjQOt(dOI
z-`^gJt2LkL_igXQ4>WwOqO3<n`S&URfZ_(ljf&JG@_cRHOXj=4|5?MgDb^|eQ}IJZ
z>W}4qQ*5f(Lh(q&c8XmT^AxGdVE+D!!xc*v$0?qzI8||`;#|e^6qhJ2Q>1Q$@^4nW
zP4N!JpDNz3_?Y5Tiq9+lR`F%UKP%QL{zLIY#eXYO-NN!)C?2WUPEnp4(PV#xzp<o8
zv|!2}6m)9VpM9!%nS>2(dte>ff5LXALpLC<BaXNX7@q{Lx1xci<8zxduNxiHahza|
z*Nv_}yc6sV0K;X^=8QZQ0T?!TMH<lw&&&mg<ohsgn}m*iIB3hmq<_Hw?{*UEEUp~9
z(TrM%6UwtnIdS7byXCHF=6M^Dj^(l)n1#san=6m@hhhjbXK~b@y7J0f1@|=N;jx{N
zw*<810qJdmJU*+<S=>bkaOG7w^7xFm`mF?Qc_`y0$h+GKFmgHKTzMBm9?y^ULz5@u
ztpUwE`S5g?BGVaYYjcdFzgyAL@tbCBD|43aAq0>%HyD*KG6rauW<6-Pepfi>%ki|G
z?~|Z$Nvi<ju7JFT%(bk7yx&<Spw)@!oSw(IpdtiP50B{?DK{6$y4imNq!&S>9Zf==
z$>Uo!jJr12E>oW#4WDaii*tZW%(bN2WtyI_%QXF<v&+=?NLXbGZ*Cm^UeUIaBC*Oe
z0{d1T+0!!9({Ff>$QVhQLTxjh4CZ4ANIiU#Z6;YP@YS)+bOLI<Kif>5kw$GZai~k@
zbL<$s9(QkGpJ_V6_?O1i%=dA8mF%Nr#XeIjBzEjGjRBjzlzHP@k>)9~KW1WK{~y?-
zeWoTz=GbQ%Mwagrfqf>f6l%=jxYQ@d9~Hi^3{Qt9zRxvE^pPjA|7m}_EDm(S1zRC(
zvxQ@$iQiiLWD8D>uUz7zVmJ2B;U0&a?_lsA%3jeQ{dJQ(uU}4K&gDf-gWViBJv#P6
z-11<(5oodY^!p&ZfGBS$2q(&03epq*u4#yG26P9ayt#a-mY-M~mYOyZ6qBG)1lApv
zpX?Mke>AE#nJqC7gk);1T((UFr@o@h@}YUkm}{GeD<uSH`}y01Vv%M;$|}0I%?oRg
z?k@O!*o2~}{{ov(ytj71V@m`<8-66ngzEsxZ6xyj;myWV9P|{2pALGq!!HEA(&1Nu
zX5(7^eO(B4Am|(5B68$`b#$G}FGrX3wX_Lkqly2pO{f(ohkvv<?=u>Oaz;gJ<*7m1
z?c}Nd7jLCFw1pzrLb2}&47r2Oom<0!HD-sV&90adlPRySfQ2Z$GNjCH6ghnuyRc8R
z4>gUJp`QQsv(Ib_W;_nrio!b<CI=iB4t6#tLc&-@*8&{h$pXi>w4@8mTbs)>b<%|~
zBf&WdbCh!|Jf1G{_~Cp<4~qm!IZpSL_$J}r_Frg!CEMSs?PlH6juZzN?eH#Vx-Z^8
zoD*rT$oi3&ITO5BvwoaA>8jzq6#FU`D-Kp1p*TkIEJZ%PDR-74AK&CfR}WmFyy)n`
z->Lk1#a}8urudBFW<|bVQ{HQe?<(#lLYc!?G-8;Ka=cJCAtL?Z%C}YiIOUI5o@;8E
zo;oDr5Dg!#ysUwToJq=8DT;0$;fs}DN(6tc^3+GMK6h#OJ&LHNgmYlRc)316-V5YS
z2Ps1s@EkTVypv+SVsFJl#Ue$yPDnpY`7*_^igKM0U#WbxBA4f}oQoBgDqf=~*AMYG
zD}RfkTt|dcXT$vWD?X_Bh~ndl&niBz$Tvymdrk38#T|<8D88>KdvB25_B8O-llj{y
zep9i%qFiUhcUS&I#gi5LE5;T1?n-&%6lW^hUWbLs%Ul`KeMfn@?%;1${uad_EB;iG
zFT<4otRmlr$-kw@_hItQ6>YAht@1Wk(ouPvE9t5HNs6Z^@`al6xU7<RmZI2m20vB#
znTqEs&QlZ<8%VcA`SiU%t2A6}VIbWPl{b4+>y%%wXnTPkQJ!!3tk(;QvKI*a8_K_<
z_`YHoiZZ6pQf#SsxMF+7j*7h$PgInCQT3vfLr1j#W6GQW^tSeY{8V!SDR!x><32Pm
z5VUsiJS5!_J_?UZBaVHV>+qKl$3BlVuN@uJy(?63;I*Uc3Xd+_D}twc3H>pzAN8$F
zL(lT~>S?k;%DgS-M9mr59|5ksU698)R?1^tOkOEy%LCGT1^4P>B-B~l6!1nf>K2^%
z2s?Qvt{k*m?iIKXFGf0+%Wx}~eYY!bCn^;~m^q81?%b6ZZ5cdoC=Ww`guG>-Ee}Yq
ziT+PW(^=dS(5}2TjyyC`Lf$GT4@mDDkhju=IB_dMyYf0g9<LMYhf`0;TML@mc|XwI
zheY2+TbpAX{k@8oZty3}A8gQc0C5i?U70aJwlm#B@NWI`o%02msNXZ7aha+B;`pu3
zhRh!nLC7C16VRH7=$xL%`HhhX<UP%iC+n9B&$>Cck+%vL;Z%f~GkJ-jW<%{#74+y6
z6Ssf6R1dY5(o*IR%q~?)!Y)<+&0nTnsvhx;ExmV|d9Y1Y?A@<Af5$@A@1XA=iiQi?
zIO0EuhRT_a^BAs;Yz;_+zF)=?(F_^VMY7r<QPM`$V-SKJ5BDHts*NgnK!&njU_=)j
zQf*YVq!6=F^(fPP$TWeCs@ot_ZB%iIhuWwrXR5$P)lZOMPa9Q3nZRsRJ;-`RvTBhZ
z)w_XQG{OaBW~1u6NNqN%?jWr;s;)wsR2x;Y%;`U3ql$wxwNZ5&sz~Se!-Z?co;I*k
zRe&(|6>6tyJ=qAeiJhu{f_3av6(FMd^UNFAsoKeWLQY0Zi(ilxJ5?OTw>X8Y*s0nL
zHfg7d%TmCZovPtr)9h4nL5bLlnn+?Wa&s%SSehcSA3IggT5b`;++2Vnxk;qksgknC
zqORjv-}9nqA1V9i%*5OrYDsPq>9(ra*Lq!%r^WY>)L(WV*uNrO^Vca&Sg+0Xq}lLC
zU?%1rAJ4rbeSb6p=`*%8U?%3PZSRVcJYR~%tH%BrnJlbL$|TVd&Lq*1d!Ho26CT}F
zU>ED^fNn$Nm0>vXHVp?P9D8R>$q-^fo=M;X@<8onvBcHzkWOIXpKLFSRmFA|t8p;*
zLkWDH#6}@PAmI#933ntYwVoA77(?JIDe@2~BKQifH2{($Ea76H%&b-*qRdjJo7H0U
zf7GlNU$KKm;6FLxVxZg!74nnd&0Lk8kDCV3;yU0s9NsZu#h!xMouIB@c}ti?km4-d
zNm_`ABKY*A7VadqE-5{!g*!>FfW&Lzoyo(tU_<b{zUFQ-0yq`^V)!NS%<eij-Otgh
z9kRfMua3Yxi7g}f>RI4AA>1L_B0N4XJh<?4vcvVshP47EDvT(Ysi}rf8%e``&IY+A
zOeiiLgz1Mb;tM0r756@$uZ@U}t_c%L2aZ0po#vpk(3OKu(%mo9$>}uNXQtWb3YBC(
zuaih6jf)GA;LvwQFl>^yjYP|Rk#k49Ci|W{+K=rnQ9+`olYT(vj==0`$BU2N&vWi*
zFywJgWP~DhE956CPFI|zxKPpNj5rcwdYO9wu2%j|#rqW>R@|icg5p-iHx%m>-&6cZ
zQRWmN-{y>t;8+2?%@Ivho@?S5E^|518LuM`r0$S&N59heP0Ig9`9CQCit?{3|DK}k
zmw?=iP$0h<5%Ofe1j5@XFS>v5-ISMo5lA;w`O!qw=S)S>?IV7U#>>(~@Mg#B5>2;4
z@kT|yU9x<t7l@)m0PatB&-X>9->&$s;s-?3>tBkE@CF%zuB`<T=hK#md`BzajfnKJ
zZvpXf4aen@aE=5S&wh+Z9T>5VqKp~AbJWXl_HRUXUBp7g62(D^93eBFZw^G6+XPNf
zo?}gh&s3~doUeG1;u6KH6t7dfNs$A5%DGkXhl*5MF#I9K{mq@dr0HH!{F|cO?~wCP
z<v&!E`yAmmcP45e@VUGXfrl#|rFg8O>?cD!)h0|=s3>!$;Hg|-_y|RrI|WZ=3d5%<
z+MMWjmA5&v+myF`N<UGa`Z(tQh2o=%PbzL!d{OaFihogjQ*nnP)i;#)v7-FXz_--<
zGJQXi{J#+2PvfcKVg6D@YIVq0C{m|G-u_?I+mN^YMDo7^Z~KR+nPI&Buc((H|AM0Y
zpTNJayuAEpCGU4!R!MLFhp6)QzexW-oUP~Gis|t9viJj>+rqQt(A*ZU1s$4LTt^&v
zJ<xTD>#b;D>G-})n%9<&>DCGr9C&T%y27K2^oro=UexPHy&cogv%EOG$p$Ikisim9
za~9Vh0j|6qkVjQD<*_a%kA0!#0qGrwh;KUqMovjfcPZ}M_aM)lr7K5(Tkg^p2tfT<
zF2k){_N|r&q_+Sk7bBt0;^u%)k#|_||DZfPViNL}fwnv#y;YFciG(_fTLRvdw-WMr
zjVKR~qJ+Fvpe+wbZzJUW(g`qfCE{FpPe2}$?ssnMf^4jbNNYdJyceFxI?;_srPv1M
z7)QTB(ZZiYIzIQzv7PB2f_LlpoYQ_#P$tgz8PK>)RRD3(rVX3hdIj<tGPgAV@<yWK
z?2~v)uztDltebQDdMk0C?rUy~+sGSahpgblo-uLzpWE6+wJ9E(!GGAkxl*zDFFQ{f
zm;b;u(M#7&+Ptf-VkRw;b&ZdvEwaLvJHuiv3|7I0j^3F$6!ynvwuC)0Sp6DTQ+MpR
zKCn7ArEcxad7$URVi+ui!AjT<K`(>Fuw%#lX^Xc#BNx`n!i_fX5<6wIF9w@p$Z`3&
z_h7GV`H?@b^Jdo9O<TAOG4t!5nt6HM9obL9&KWI>b%af^6YHK{_(0vpg>Tp8ewh8I
z`|6&~USC&~O|Hq7B|E+B@VfkmxeLayY7o!ji8t2O4a)Yf=eJ$_o3~+(j3+PaQAofZ
z6W6rl?842-fdDU<>oBi09X#foWJ!*nxdjO^^)#D-p^P7p3uS#@l4NWE7k&?PxVR$7
z#Crwi##TczX52Uev5%Dh3~3|z<0L-vB*jFsWJKXdFDDm`aN;Y&KanY_{jGpZK7qX~
z{vj4;;Sc3qlr;*+3$xBg$fB$(L0^!?m1hgR=r?hfg)Z>#0vFwmLnyFS)+n+AOg8^+
zp<7#v)Nm){hKVpQbX#ji=E&Ng+gsOz#yiBFDAVVRRq%mGq8~<BQx1#$5~gAU;eH1@
z;1V3U2CC^6vI7~*VOTS<Pd13+IjYK)IjF&8?_?~$l`@3fJB(Ze!XJ7GjwL7}_f?iN
zjIsBUy%I?Rb|=}NGO@(+({0WF4VLFj=iktRL%(4NZ^1F)bs$>4jtEvCuOq&HDIf-)
z;gS068*gB%4yMTLLnWD=@a^-q=&iGaKu;BQzkkxmzJHRv=l4$<yWc;_Q5$ITjguyO
ze$nK+!8V?zj;XXvG-m2H9)9A)+2qrlA15irbPYdaf_AZwn6$*qjn^D;XqVKfn#S1J
z!^VN*Eyr0IBEvxE5T6R@HpERDPJCX&iJLW?`1^ns+!fF%f4d_Q2Aw&f6TBGQB2g4D
zQ))>J3z+G(B*q3zW$jcDRq)78;42J10KTY}#7208vu6J<AaP8%ji507LSTwuE+?6G
z6tl3hK?I0|+XxEtGX%?7TAR#SYB}-Q_e!KmIG&%`&muhl9(JxyCyos0;l%L)J%Y&R
zFVk!Wz5;LgK_*<f+>MAqp3_(*<|Cb+pR!m_#sS2&!?6e+VIzoIzu`nSdI+}9tnra%
z2rmNLAM~&);Kczw0w6AeV-CDpl_SZjVgij26S9m@4i5uuzFf_jV3-3RZXr1r9#brY
z;Nrrv9PcNd03_ikj_tG>KCpdvIxOvx+X&CIaav-8bLNSfGWVJw?QnoNlbGwhH@q``
z?P$Ueg4>DYHAvIaV$Sv6&wpPd*COIBcodruMSdgvUT+#+8AMpMK<@4SF%cB&oXv2{
z<`&l$5~atJQ3x2gT>;3EvYvovUN@YPE`K-r(2&=c$4_ksEtrfr_`dd%m|Y6&`QY5C
zbky&)pi%d*iiT%Q%I94QC(WBtS<`LC>{HpCxRvEfgrCGi6yJAgnirmmZ_3BQQ)4)u
z)49`-o}K%2IX=Iq{JMv$5LsB<xnsBP;q&pu`PdAYNz22hUas$YOF6y-b7k4`@GaPB
z^jCa-o>*OoxYxTD!upMC3$3{H^a-aImkpjUY~b)gfPtl@BTDfd4yoFV*%LT*G&QMB
zrJ16Xc_#fZM?%c#A>#&4IDN=y$SfJGo0RryTrCjn<QqQdjA6y4`~84RB1hT4(Pb0j
z#Y2XjQ93YTc}<LUCCa1uuD#k{O9;V4)ETD_9A2j9osu(YGc6_ffM%5v1rIMCK4f^@
z<F*^GY6Ps&RexQ-XP;=2(PxyD3>=MFw&`=`278%oGLLuNzV|ilXDd^K=R1SHa!~HX
znt6CNA5>D(H`Zy;@H1j%bLLc5$EMDi8$*?217}UDm@)<1r$)}5Gr6L=dd}SH&ao5n
zdgt|s^~~?lC;y}#C&fBpb#%qV>Wa>>vyi2Gg=Xn?LbpkCC(fQcJvO)EycyLq=FE=u
z?495Hq(0x4XP`S@)jQ}J<jDSZVAGtX;mbnT`u&@>360Ngnp51k1c#>H6Hh+Rxh#o8
zy5a&H4wAVmz60-o4;)7VNq4Y(cLtrmJP$c{b#$`&@?M|zoJiVz<6M<=sM5!Je?`9R
zRvfqCDGFr(2SK!b)?5+l1>uh%BJx-w-XOYacrV4iip7e96*+{VyfKQR^9Mg&`8kT`
zDK1gGPVpwiA1HG8LU|7=Zcuzokz)_WKd<<r;>(J!DehGKSg|b{lli(R_8?{i-vl7a
zz6HEzlxY0vMDV4`k5_)8^5-bOP;s$_^KFs&L`M&l7jcw(hlb0T2K)oci*6qL6UskB
z1pk8auMknctwda(?Hc~B;s+X^iN`$iWh>??;`CE=+;aUPFIU6)9z^*vW&?ImzLR3U
zBKr)cD^x5}l=}eT!;~*m<k+0)<vsvbDv!=j!sjbqthiM18bz72M82DqzeVv*#k&>n
zSCsn&>GwD1LtO#u^_t?FiaQklsraFyukCAdKIwBj$7uX<iusDY6;D>|r<gv+GeN^`
zu1D@G)NhW4&sV%a@lwUh6|YkiO%C!=y}|R7`waMV<*8d`_~VLCEB>#d+;52gi}HU{
zq=JO`-dFrsktz*_H&(Q{pu?3vO0m6SN5$@ny%ec&p`1aAHa9dz`EM)QT+wvpD-~^@
zmCYS3)o^~|mU6FCyg||SS*=l?Djuezc8vI_qA19~|3-Py!h!#z@>CKrJ#|9Fw-u=r
zBA=mnl%lA|5MH2sp(2$<OwaG86VFsUOR++6hGLasjp7B0ixsJJqMREPzpq%Uc&Fms
zit=2DCi?^2_L84ZOv*u&p!FN+{ly@?AMl9rLg-X1{=nwM_y9XJCx#{!hb9(xAai0I
z=b7WRrRxgM`GF#My4B5s>&>|urlIHckHcFXKzbd(9ESVdoW=D=fGck;<kcgR@_3(_
zyi(AX2c&lr?nOSI%^5ib0Y)?K3<&ro(weilas;^LuEyXdhO{h~;Z`o6J(dTgmy45&
zkx*xG9J9FcHeis%=OyJqhnbMK47B9|>E%OSClcx`ZV7l-9_NVoT%|k=wG#4Hfwnv#
zy|IvYuM=S8O2oPHK7u?X6?tg#guJz&nTKW3QH4(%m*yBpf3KpY>w!wK4a`|Oj>Slu
zTZ43ijRCTq=^lc2>xWNsC)%$i;_P}n0~*z-0*HGP@=h`aXk~G%>Qvin1$hmb6YGHS
zkj;r%xw(+Vy1DXd&}jT`nX_{F#x{3Wb%X82ozS~aZ<!K{?SD?JiYJA~1jkjpYXW<5
z^(EIuo5VBYE8@N73p#z{Ud%iCc6^h^@5^uJtb8-K`4hV%{^<Hv!#3@X`p@mo@yYMp
zlDR#r^<kLp%Gf-nK61Q&@?*P0{s&vU_FdwfhuYZe*M}EvEB1c2ee2@T<~h5(qOnCo
z;t#)BUn0A@P{vlwQ@xE75B}B>pW~Js-r#OSOI>lmM{p(~A!em`yJJ?W8@W){2ykJ(
zd4>CpWJDyR2od267*ae*Lb5m$6DA%0Rt-a<8QoZHH0v>N$xq`vz!dBhB3%cPJQ0E-
z`Dc>EUF<~)X5ff9t04%-L>9XwR)<_PB7!3kj%hQFVY=`5%SpFps_XnaKxal?#4)Q4
zGwk$zGT~;3jxO**b^cbcUL(I6vHmFt4RpUmpNr43XEWkdju{K!St0D};hfxhvXx|u
z7|YRQ@Tr{sTS0OG5GTI;5|+0BTuvVl{s3mZ3TzYE4mE_aei;~iHYZ@lA{#!MBMg`2
zfW=31gxw9c=|7O;Z1~yCxs-!B*}diEE?@xb+}yStwebBjP<{H)7h(J@Fv`|3XGqJK
ze78R8PBAswb5==>!)2$=Dy4mKCnt4Qsfjb^gw}7$Nv7t03!jrrx(SIhOSviAgPJ?r
zgIc7{Ibon9jy)46oQO369V4<88BXLZ0O%MX;m{$Wx03BaZG;>{;QfcWq^epH$4Ph@
zf$!1?FPCYhp%OlZ!2b+BZnLPC1dGM@U|8ZpAx9EeI6`quxS+sMgdmT6?S}b+nIlq*
z;4#-k2qc^VD&bmzg4&-DNRWT#d<h*zFkz*&qyh<ih$mbdQ0~4N^525DJu8;YO=FpP
z=D~;{A(9U>ioixFLOUT#2|?4%^`+?sARxn=$C(<E!z9^gLeP?!sj-5cEmb`cUnEJ#
z<0vi}RAxcEWcY``@m>fVPuz7b&l&O0Y69(`o~y72q?kbalyeoheA33@jhLNimKQ!Z
z7H(D;ZZb8DPs}$d?9!{t3Eji9^THhqi@F@!Iou?M$%Y-FsogOVal?gEkM0)!)#AKR
zIA!Jm%K7A%=EZtf@F|u9wNW-<f=N#M9E<b)l?Lg9lg*W)|NkPU1<vi$3!k{R-8o;&
zsesBERTHEc=7?=FF-n%43D~#xU-b26D9W7*kZ-g&W5X|7oxg`ZKi}z;*eCUG8oM;Q
zH0!d=Wf_-8t_WWV&HjSy=L17#k2m%D^Bv}3(&am+hv#Fa%Yx^_BI&|1x_5b=ZPNWG
zZJ6=eeBwToWXBNb^7m%LOw%N1PHAv2(7p3J@_cxIp8HRVA&+wbamCS!V-+hDXDV{2
z!1O#%;?;^P6jv*X4j1w3mH(yUV~Tt)Wd6;Hzf*io@g2qHeC8sZER@3#j;{;US;dHW
z$rD{a;zbt=UUdB6OEiA4<`*45;zhR)oTKqI8h?@UqFY70tg8n;!f=#lI@K4Ie@pZ2
zR77<p9Y+#OpQD(o$T1GXWy}HWpuD_XfiF<LP_aaDkm7Jfj-M#!EX4_mQx)YpA--C9
zxnAJqdI6Vc_*IJ6Dc+=bv*N9aKU9?Ki2M&Jzds%POPcN##lI=Oq4-b54;9mO@CUl@
zVwheh>IT?e;}y#l`C`WKMT&egBY&OZO^P=w-m3URMYC0Qzw!?&KB~A$@j1ocDgIHB
zFL*5PllEP(2MlEeIu)j)Bij8X_c{1h42N#R?yt|TleLcLkWN+_8wXq>aUF5w6Ug*Q
zy@TMy(bDl5P1>GbOm{K7IbJ)uuJGtuydrqIN^}<NCk}^a8hVz;KG|f0l)jYv;mjG?
z9|5ksMUb}~k(9@}m^}6!mItIq`*V$)03)ZQrQ^40nj)<^OIMBnw_L8<9Eo%+m*G|}
z`y$H&(%XppHbz37#mxcl${UYHv3A*)PIfEgF`YS+w*&#Myh=wN9ubN9tpaU%C}S7o
zUFZZDxe{@%yhV`5>%{ZLUoatWEokP+ho_r`|MB9q_GA3L@NT*t5Y9F*$2j^8iWWXT
zJ6JbqJlmO$eY0D?rOx@bM4VlZXF%hURsqDVfxL$3WLH9-t14vO=!nkgd9Og8>0~iv
zk#dn$>Sq5TuwGZ(r>BxoXYvx`?uOdnI-%kF6u7qpE=4C>|G<Q8E1FU#+bZ5=vlq*J
zI~tlF_v5AY(Za`fKkk>-M+E(TA;i1`J?!(D(8Go@Huw1;bTU);eLvXJCGNEsJ#1rW
zVT+EA2UfM}ivp`!Rq=D<e~126_HRlRB0m44IUM+O0>KX4b<n@cJZA8jj6mbsxj#}s
z6+0KL4OQ%I;KE&a=qJO0h@4gUGKLh-V$w*~ax%Pu!rxlVkZ1<hWP9O7kPtpg25r$S
zj<J$j*$Cq~MIDKq$b6%5h;$uE@^a*g<WC}rOAG~V4M}QyBZbRwgj#kvlAu^omH5$F
z<f4)18K=5h*3@ii%_Ob1v?@?ysx7UF%=I6!rS%h3+vl3pU>_^dZ;d;*8FwZ6CsPq!
zfH3~&J-?8xyPoV*WKUr%M>l~jt$rN17Ql;5tN|R>aOe@(#2U!I&h7BcIXv^@l*EB%
z3yx~rf{8J>bTUe9S%#oKBsiiKJ6eTGw6c_kEklUr?f`;gOTX+^%T0B@<X%XExk<FL
zlx}YREBiC|<i9X2%f6Nb%f5pIbCYOgDK&R%Wb$Z#w0SjB_~+aQ_J5G>@CPVOSg*|#
z(ri!HL>3=*^bInR^=Us=vTuF$;aD@<xUucD$ZisRvP5=Bn2K7M9N!<(lB(w>M|(qB
zcE=;B=_jhX8*Cygl!+^ruG?;DTPRvJ#`jTLpeYaQ?NQs^+N@$7o>Z2j??};sH^4*|
zt_XVU3#HdSJD}STd1V+*<ew9CO25Qj96E3U!=a@n#Nfq57KuD~D4Gcz{~&xpEeYNz
zNN@KGbl?}&_D2|tML0{GD&$B43;$#tc#!7|0`mnra8lDH+bBXH;S5j-*9w&Czyk?o
zgvk;*ieSP@<-78M1P+=Kj%VxYx5@LSH61twFq@kOtT=0_5LzUL5VjELMb=V|jVEfr
zPnGENE+Vps5GD-(;<9n1INv*)ApdjkOhOm<us45kEeSR|l;VT}cvYj5WW%E+2m|18
zkrs=3eQ*$Nrvdp05NCaiooRYF&&t9&fM8|P(^@#s+S2m$SdH|w7VfmlI3z2F#|?<1
zIMym8R3r$%k?n7e4Oa#~2A<hn=cZeWf7l_*R|(5k@+$Z_TfRC4+W%PiTx>WfJO?`d
zk8|>%;=i<-8xQ^^^ha~^!p)}^gRc|*8cq=8h1=c|o{|?XE8N#4fLK}zCIKod=T=Oc
zFb^9MOerpEcQCRLTqX{ZT3^SqRl`kHInx1q?ivU*&nbF;wOaLw(+drsQ;<uNBKr%S
zQ#fS6YOb@VAh_&u1Eo$X=uVbTo<5)<p)YqgK%jqg_XDs$HpiZ?xM`b9GnZyu7FmW-
z{k8t=?C1Fj6wDlyG(I$Mpbhn9+OOg@+4sD`e(YCipY6;Wi2bUekjr_4a^UANZ@|$5
z_3;B0hbfLy<bZ+k98M9d6z3@}QM_DnrQ&UhcPiem_^{$8#TOK}D!!pur}&=YM~b3X
zMm?JF2@gC%@p#3FilWy={5|BM|5>NFo(QGNXSG`;Yp9XG1%@e<BWtHo&e6(uA)>rI
z#Zxpqt~f%mOykEYrmvB{K-0<EXq0n}^4Dwnn-uxd#`1ow$d@zL>oLV&D{j{K7ZtY>
z@y7EO5%qtEh<x?RN5bGC_Xr~5zoCfBAmJRJF&-)(LB2weZ=)z9Iq)1KGMxPtQSLWj
zq4Fh)gA|7=a+uEahvr3scId44FI5k07rw9)hbdA&M}E9wxgwPl3}2+URPhQ$>Z};Q
zQjyvV^0p^|Ygx(vOws1eY%jv|8va{Fn-6(ac`jpP{%wk~UJ*R?-VEn(pBPb0-<u$d
z{Se<)<J0#hP=&($eHE!mA#ZyUCMiEvkt!0#+c#dQ1|e_%tG)i85dW~I%Vd?a0{t}e
z(Gl(c5LMp(7wP|p&)*)EJtz*%^T@@(0k@X8jyUpqpz9LH7iZU5x_ktZ=C!3`x=Nvf
zgT0G(1&c1yD++?WTqq3L?{U6>Y3NxV-%?FBNN)}Nu~rGt7S|uND=!9lRk+V6k99G5
z><cXqNbgC=`nD5b<dn2@$Kbwv4)V-dx^e`#<t}fI0LWyy47YNtL0cY>ULEfH7zuS2
z$2pD^d99M|vaflbrf95ACJboumZZsB19`kgtREgliTbSqZFxX?eIV~HC&0*+h;!?=
z8S;3YD33Z{JKwdSnTKW3{TZ3~JT=ES`g;{E-FNY4XB(KabQ=&r+FTTs=X1{-%cXk=
z-mTwDPWwSen5f?~pmCY10OAHfUPI=2-h{k{%=26fd3=tr&%zK>%FP9`ZqDuNZEm{n
zc^>YaZje2yo;@49_I^6f0WM{pC$K{`NLJl<jo0q%I1YBGW+v@W9S8eUutT+QT3r?}
zV_aZODq~><Y)-+d6zoTJTzEp=o#XzNusfBtdEE|wrhhUlQ_Vb~E_2-bVspxCPm5ER
zA+=eS3cVaykaF!yWhU%P)$WXp`$LLFskh%?<z>wP3D}e3I+UCtAjg1k{{)Q2T+z$8
z@31)jMslHy`^kl5xjh!>bDx_md=D3&$@oatJA`P)eUOD!`TYRN`JbNP!W)n!l0Qt6
zMV_a$NEZJpC_-kXqLJ4nFmfG|WcZz#Q0+-^zQM~n5{b>8)B*%tD0Zk8Wvv5!LDuhZ
zggvQ$P=?x*lFgSZ{aX>!5PMQG?nu~^;uMr$gd#C;=K;>=h@<IFl;9WFgC7r%`w(pZ
zg*a{@yPd39n`(^2fjy~#I}lhxmW%k~<h~Cs_jaZo#H`#VDK?>|gQ4>micKg^(}+zd
zjtN@cg$Pywb0oh1V?Yc(!y|RbCe(gxLZSUI&I_g|WB>)5P{fOa@HWIH0i8p<DWKaB
zS7|tr_d@y<20JQfkO?t(u>(b-AYi7{k|+w8>4_!iNLE?Pca5>|$WE9fiC_nc#PT3~
z72wW*#4+K5*ii(g2qr9&X-6>&E4!y1s32#lo3pewnX}Y#rrUwy`I#Lj(gpCa-!qgr
zIG{%mDVX6Dc?-PdAx+tg1Bm0~URQX8olXp7R+kftB)obGaX>&%C(8R78gDFU(G9?k
z6LE^9saga`xCkh<<3uvJQfCm_!24bqft40JPLx~<uXdbBQpJx6143|dusdKC7@mw{
z$7wFuizKLY31F{H%q+o$+-nn?2sFiTlR?_Dk%k0uZE*|<#j^_BIwOG7;b+2|Ov+mc
zPg!m{uqnKBfnP_{NqmC|?5&`Gr857(O(#8$%?V9n;p!NUGrJr&q(`?N-MaMdlAj-*
zmlys9_a+Ps=WuVr-Ca3v@w?FhJv7{MEZE0|y<ei9AH6(0l(QOd!emmTl#L4sgEb8|
znPf|0WV3W$cT5$Go-=Rm<cjX2YbMsrsIHkYxjH^?_T(Cvf~oHAB*tfw6Qz9-mX#91
z|0|3s9kQb&mb~_~qm(+)!AUfkaN5g^hXy6~O;qFl{PL|J?K$t!fxV_WcBaLS9i$7z
z4AM|J78fA$AhLUOkDZjfbtM=)8aYr(y07Zq366|;Jvirabh5g^I?mLNENS;hJAQls
zh_>a#2KX0g_vm!gi}rRno*+(C<O7@hd5RY(UZKc$BF4+G6!-(>*D5}!xIytT#Z8LO
zE54}svf^usI~6}xY>UQZd0&*>Bhme4V@^TK`7ROs8X|N?vU(yXuw%gRhcw>S#6PR~
zME8q&zNkE^pP~ze2;p-TIozXs89)K~Unbv4F<-H_VxeM@;$X#LisKc_6{jhlqgbQ3
zK=BgA%M`Cwyk7D9inWS&DE?USXNo^p{FS0yZ=46;L3uuW8z#P@xK(kRVx6MQZ6VzU
z%JZd_`M9T@C|loweD@~bL9vr!cg0?ce9L9JL5ial&s3bCI9ZX4LYaP!;(Wym6fal2
zN|Eo)Okb;br{dj;Hb?Mt<*DOf`o|T2t@yu+e^C6B;@=eCP<&r;w_+wn-IOQxvVdZr
z8%Vn*47WLgnDU(!yD1hZ7Alq~njNE&%G=x=6#$ewO>ws3T*dPhFI41mTBg5B(dHCB
zX|7JRI!OPZrvH_q%-tcJJ%1?L@VN&2pS9BaDgFOu|Ff<dZ}*9$M`lZZV0%su*#ScH
zCLC^EaUF5QrNr|*aO~q;XX)4nlD4Nl)2(w7+AAloA@#CF8W%x7O!?GlGYviYIK0UQ
z>HQs^b9Cm6?2iCf9`}B*-={p*#pIQOwmcwZUX0Hxb4E@<fYFTmBToFcxWCO=TsZ>V
za-V1h9W>IiT!ve@>2ncxqf#-%n=^UT!@KfYL4nTy1?BB)F5=gaS75?`CT|I7S6&Cm
z8;LN=gStFXzg3_u4@fVZ70jWMrn9(}pj~-2kZ0Eor=F0vR`c+Fp!+cr{VT2gDDz%;
zqNTeNC&@N2$2j^8iWc4m4`=s$+0Jwi!MpWa<g_2iME#xtjmuO85H}L?8ZsAgHH0)|
zF5+s)v$+T>Hy0(bZuTEy!LQ&V@V{k_=Ss&RXVskf6?4@RP><dPC!Ex~NADiJVzK-f
zU2yD?pWmlXpIGdKUJd{5dxZ04P*er~;ZEo`5A(XcwQIyx(QDRS9nZQxdc(P!Z;9i}
z82)eSJ8blhc^5lLu8sfZt?aumjh|hgQ`z+G+@@#O$8whK&YX63eVbty@Amu$8jskv
zyx{EmRyp2{Bevao(%@~E4EDaaba!N6@wUs0TWpU)Avj{&${r)O{jhh*_D12*ivMXD
zy2W1+-*#D?`NJziH!W)%xhb;x)wjH91GZf<;L4T{wu!9FSTUja)we<eUwtd$uRY?z
zV(*9<#T(xCb3*aP@rSlVzxOI?*m%32+jdttCwKG6`p9W46D9RUNhc58cG=Jt+p|L@
z+Z%_Ot8Poy_a1%AYu{uYzAt~BcZ}Emuh;{_tscRx8Szg8opUQ%=PhZY)C1-<#Dq<{
z4We%&ne2!OrPv_462YP3NjyffPGcJ0ZXvTlbP9`&X8jgn$=MG6zrtM+6HeM73MXw4
zh0|;h^`?x34WcC!@7N%Us12gykSgNZAj*tvMba!^<|$4^tml2m1Dqe7h_>+i?EuZr
zmw#^0FXGs89odCsi~oV+JMfL<n-?WpL2`vhBhFC_coE$9z-9LV;SXe14v9cF_m6Gb
zvT?ZSQBBXtZ0?u(x#+b*`h9V9*x^sRkD^~r@ZE=wIoy>{l!>oJpo*zheHuA-dr(|<
za-%{BtT=Wa)bA5{zMwl0cfp6f3ttlAU5y~Ju_OYRaGgLw6;H^A4|^BY)RL$Qm?^a+
zRtL;<F{po6z*N?51o139vJ?IaFJE*Z!LksJW5Trt1=Bi&c0!IPY=p<ZY#5Q143zg)
zU8F}?!nFm3759YT#8wO-{xb+Buv~~607y8Vo4c2Q{3Q5Huk?n<=o=z-hQ_Z)+@GCz
zo)3$$c+xD#l?hf{Zybx@aqa|)4tW=qvjN#|pr;cz26QFc?Rj{p<q2;}a8jS24L$}B
zbv$96kmCugV;Jj;<RUx)CIhC6VBUu$>+5^t39rK=+2UFftT)05^+Jv&Xp0R7DUOXB
z5{frg;F!jBE`KflBq1-4$4~w3fysUUKYQN-UqyATKXYbIa`G^Qhk_LG06|0`2@u0W
zgd~K+Lmoj=KuCoE;bkC^goi0ADj-^0@mZ^0gI=`MTK`;&y|l$*eYDhS|6pxz`)_--
zS1XoC3O+%+_5Xcq)}Avb1PDT@RQK=9`PSNxHGB5V?Ai0po;79FORDBADPI(wyP&e7
zCVKvgf%!el<}F?ttrd6QxS&Lh-|jNF_ZH{gSN1PMe4oWti!1t6l+RjFwqWt>N=&;i
zTU0)K{({97)=4&7b5)I%=y|Bgg-$&B9QM5dG-CXF1Gswf;;0<Ew5)pc`6(_V_}IXb
zXcX|Lk^ORe_B|)R=Q-oL_3G8Pn^QL?@0@PubnDxzuTwW956gK@UACy0=+9!=PIPWT
z&XZ31kc*wzQRnx!%*ju}CEOz_6Xwb{J2fAircCKRvdf<Y8!eivA0J1|_NsCCYXT?q
zEr2ha{v4N+pTj2RpX$l@xJD*?OS*TULt=kal##VMWldyl@{LLB!Z*1$J6{t&{Zm7=
zsTo=D<nvkProEx9*`Rp8%NPe;doVco%vdlS&Q0^G5f6^c77pqdvjl>JJGFMuGyS+W
zzC^*1N67Iget$X`9F*pL8OKW859Fc`>mRdft*kkTv9ytdg<K2wE$2JaGVx5svx&I3
z>P|!^?sKO1R~)QZs2Ee6q&QWvLUEzua>Z*DZ&AEWk(X<(=i7?B+EV|q;xmf8A7lJZ
zMd2W!|5<gm2h(j{9kCl_dJd5OA~^3`I7g(*e0u1e84q2!M(E=36Z!znA5$z<yiD^8
zw}|`<Tn~>RqO>cJ`<8kKMY+a9@2+}J#lDIcDoT4I-x$>=Dt=k<a>ZGSS19scnCn}i
zxKeSA;!TR{74K9OjvwV7RDH9ev_Imd{ei}B&d)Uc1;v*Yf2;VK;v0$_{IgykD*jzD
z#CAk{s$z!XnToQ1kZ$IK%YK0_H$%We%{NYQq9W&u(r&rpBE>5euU5QHk@p|W|8I)&
zOaQt}8Ut?D_$`Xt6rWbyq4=WWuN4jFYdGEpjeke+1I7PUv@v#(_E5}FJX`S`#Vp11
z75ge)sAxFf0@X(<UZN=HKe{t>d}4RVdd=~Bk=BR()2H^&Q(Lj3Hal@xbGpyk{u0^)
zO(Xp$K;}*pO+fQX=z@RdGu%y{7w!Kuje%Say5VEyWB=Q9y&oga1nxJ6Vl2is^;{?m
z0ue?mKpML(BEx&=>&ZXy9ubGTe`{L;*_453eG41NKEni)HVY9(W*WcmKHW4%AdUT2
zaJ`(<yBYboUbX|bgLoyDpuKgdR1|S0n6yQR2-<rOq#}=L+T+#O*jo+Rl!0h%f<5Ll
z!KAH1M9`j#OvWDjbYt&s$fgWLYb)&C9*8jF?MMsSYX@W8KGu(;0b}nW$SjkKg<%ZN
z&ACn5kLlmT63n+5#+&0mf28>U5~65~0+k6|FT)S81nbu+u)Q3OnEL%3GInV-K*CJe
z8)Ouq+1}QW%`wm9-mv#y6f~H8#K7iR_ro5KRgP!OdQnvB7PR-Gj!D#<zurJEBVKoo
z$$t*)4;GZ+*nZH{+sfJ!_|JXfbEor8tDChylC(V5DK_~)r0n@a&*#Cnxu87^et44J
z#a!!OS@_1U9p0IHFf^Sx>_G>2UH?`GYu{5fvD(<a-7@!CR-rz1c0nNr*EGa^>hO_m
zvp#h=o@&OY4lmcfPn|j{Jdlp!Q-|ZDILpYZw8L&hed_QkdQ_h}BVqmMK6PXuq1<B$
zavPsIGbpQ19S*J%eCi~*9T1f~8F_rqI=pg6s;c`kW*ZV9_w(iQ*|RBgbdu7QiJ=#g
zZb5<6<@kC>=$A<>oVq+e&kDULnXELtfNzCfN}7uVE1mYf1L=%6AlO!hT|vB<Y1UZ&
zA=sW*ouPbM9fgh#2$92B^s87h|C4F~=Qh}vwif!ch#T>3M7Jqo+Q@XMyQvDjI*P}1
z8!k0W9Zf_1ptj}d!EU1?qbJY7+0$+sqBtUHHy(c+dbBH2;Y^eBEN-rr?hJvgU{8I>
zlzxqcSo#13mZor~$*HB=bKL_`atKS$ll7+41WR%#A|)xDX>w^vWIx#??kRMJBm8hv
zS2zK>7@bz@M7p?5B3<0Jsb`#a#xu^D#xu@Yo@bo)!JKGi2DB#@Zyq@hH^>~1`GFlJ
z=uQF;3h~QM;e3goOvv`)SJYGBzCnJoi$ED)Q_nq0+f69reiAj2z*`ZI8>Zyt<?V<c
zxc(p`OT7R~k_C#l^bXe)3+6$x1m<Ox;T~p%sXAT7n7Rk1J#z@fs)tZ*Vu2^G1o$Bd
zl1{;<Nb7I{L+C2v6hamjaWX@J?E)t=gnn3bHa0~$)~$(zp;#R2%4_Q>aC5+po2?2s
znK9>_*>Gf(VB)!vCeEB;P4k-gpuZfm!<yzb@qtF_1p6Ub2d~^-Fg;as`u#Y8Lzc{(
zIc^TwBNOpIylP2B&gu6Z+aoi}C)sz*(;%8Nqc>tw^&xQ$bECM8IVkcfxQX%H#_SRO
zHt5~5ou{rnDx=&ok1_aCM?RdZ>qkU|CvMhFOv2#FnpJtla5Gajfjn-8fcDdc(LADy
zn1IWf<6)rx8UA97+nvv)FZ%iAC*(2a6cf|w=+J^bV%YbYz&@`qqg~uX40ZOGpV2we
zyl;w!c;C&q(}{;>yEo;b1D;<Jdm7~BRr*ADXzo(-wj&g|e(D^c5HDApt;ic##xGU8
zUhzgnavMy4NRh*I>Q5*>rMN@!*NU$xavab6jf(FpeynKodW-Zk6oub}-dFW`iZaKP
z>!l8E;RlL8BI1VqY0W2dlcCETQ{?}>rvJC5i{A;Pf26vL!2!#s5Rt#F>f(0-dRNtZ
z5wTwLEzF@BFFYd3%iK|*%x^)y%QXK2#YKuMwcHxTZz$fO>EBfRw&HgcWsWH9Z>J92
zq4<)fn{QpBSrd3m_6e*vxdUQUkwZP|y%cj4<@iB7M|n&it~gSWx2B9QRh+KK+f>HS
zSFBXzEg$2rRa~ohv!WbdNWVvQIliEOSM?t&%Iz`Yf2sQaRg~ik@eQgs<<&pYc!&EN
z`FJBqG;^!vIS2Hv8qYgRrspdbDvnSbt4MB;`KBmNSDd3bU$IKDM)4ZO>lJTO{JP@Z
ziuWo$sQ9p=;oG;W&YN7;W2fS4if<_L?v?2uEAlRtdZr@pQK=i=T>78n`0;|~lXUjL
z%r{f*w4;t&`wkj^Tyut-^5F1n^#u=(hD1Q~O6Y<A2o}Tj<$2Nmzsc7dF_gLA7?_WJ
zz6s{aS&Rr%hH0y?{5ST!2_~%o5$IklBEw4bfd$CNTQ=-|pZ{b(V9G$WE=NWAY|sQF
z&O(HdnRXW{#P0%{VA6P93a)n>jxDoZwgb0=cqJB72BP&MHato}gGpNiJ!tP^3@F$K
zay!6M`1V#qHf11MZ^It*nPAdZAtGom9rw`29{X5Rzq=uuG7zngVQ)hq!icvcEoiS3
z>~Z^8zYHwK-b0XCCKn6C{mAsaChf=c?_mk%8=clN9(*hE8QZka^)mbbOR#=ff$fFp
z*YD?$vFob=65fKnmhj+tFwznpJPVCWvh7$rcqxw4?xqqzwgp3AfHi<lNqio>pP2!i
z3(h+l_2&T(>^D#%TEK(5&G6vxJfFVr$<901#^%MW^DaN&PM@&n!mON+R==C`(VF+V
z9dc%89dh&SVf(>@-y%GC(oVZL^PqiE+e6OWbwvkvoi%gcQ*&eR7_z-R8rIv@u3e1{
zO1}ad#0U3H17FgzoG<a*ckHAaQO2<&<DrFw2J1PF38C-|CWMmjV?q|AhRx-_>-nGG
zLAh{+#3Xa~JCX1#tjvid{{@<o-;SI7J7^(3mv`Isq&OOx+-MQSi4=Rwn1BNxH<zcO
z6LIOy4ka(6IXg0rTEr#A<hU*ihB<5uud-RSFozz7{T@ZxW51K!Jy4R|5R4?xh8WtK
zWN!mHUqOt=cyA3b-oD(QIhiq~2pK~^64^@rm?rK~6YG2v_XM)ut6A?sg+oIeZ*AZA
zvknnQ{2ssV$#`skDe@{KJ_c)Gu+uoYvxo9oeiS-R5van5Uj-@sajFIFkZNCghR29=
zBOgXIz9$NgCfx8hv1F7nXEC?sAXOfJ_Gsqi@WT5L=@_bacq%?cD(WLpTd|dR=JJrR
zCoe^fGC4SDZQ|N|6`JN_9ujZ%ln0ToE%W`5c}={@+Yyn5ptGloZ~0<GaZu8BApTyZ
z&|8JpCTANCp1_f_bXN%HaZP1yS@In$Qj${=r6h&cCYP2(_GU@+;PhuFJ}uf+5nX3k
zvxxuqq*hj1+GsRlayBMD(qH_MzJRJEwv<Xe+(*37;%NaM9G!l8K*i}9{Q4<UGZJa>
zRzb3x9_celi(|tLDGnN)dfbnEumBqq0cO!%TrJ2$uPHmu%L-U+0{6M{z-)X>wO(0I
zfu|(m34=u}Aq>R=Zro#gX}P7`xR;l=o_^rkLso7*k$V+R;myv))MC~l=EV}ct;ns1
zD1ntJ!V+*I&Ujw40)9ql8k36&v<EVqa6T3xxhZ6O@q~U@0wj07q)a4mO-a_f_C!o(
zHno9W#7dxjwj(A|uO!kKWOkquc&>O`I7wsVRPk0_YND7+&NPcNnIxFgB;YSU9_8B#
zw3;axkMhlTLRv`D&4t}-Ra1n>RyILyL##`279Rf;>VIAOdjQ;Tph;#gs##DoW8Uo9
z+4I?`hfTA_<vKpi8tu)ohfcHR&^h?w)J)r{&ISiQ0UY?x(m8V)Zb$B_8RMKYW_(Uh
z2Qj0vL!kt3BSIz*l&^zUFRktCc|=#2-iD-AuMJR{(c`v{`7zZQGbW82TUe|U%a7rY
zMCU@YMVg_%&8+LgCrAev?<)tOZaz_tx*lm#H7Yi>v<Q^_3C*rvQc<(CQogAwjb)nZ
zbIWH3N5lbl=q+~*B0fQ8%(!&IrKjEvy38Xz635MsZ1`!!ar6E$9^xG|<4y&~jR8gA
zUYFOfcxcI7>$8v@-J)DTnsVIiAP$>qJwOL37>MznnS3j5%LUI=Je!CCGVkR=$aI0m
zqp0NLScK(<E0!ouQRL;B=?fGWD}Gh+dc~U*zo~e?;<pu_P&EAZ3##u@l$#)|=T+6;
zRBTZEP*HeC<ogmYsX*Q#5ieI<sVF=k;-6H#>3rJf7>^rr;kS|R71f2`hW@(hZ)y2Y
zR6he3Dwb<QL_YD60KJRq!fQhp|H;77nxD5Z<ohNoa_$}Vg^Er6D1V*tD1W=A->vwF
z;_><?e?!Z?rD*(<e@q?g3G?0<m`X&wG8ED5qVsHGyc}mho@>;jidl-i6b=8)fgkg6
zs7aLL3^-Et@rvmCB>ghQuPDw{T&Tz!JleThakb()#oHC{R(x3TJBt6I_@v@C#itd?
zztH|K6<=2Tt)d*4NZ+G6?;Dx_e-$G<PN1hNwpDDe*pwgdrSUn6h9@7ay5Y%53eYZZ
z^@yd4GZp73^2U|v%N4Ixyg`w7vP}P`B5!4>KdQ*vQtD4BHs!;42g-CgKY+Z!r2c^-
zZ!f9K^B-Um+a)=Eyg-$7b3Dz^a_ty@viR=-r#<~`eF^P>rjhmo{8Q(Fk7WfkaKAC|
zJZAk&SOwur=rc?(X~PhKZpA9l1oDbAag6X<hr`3?JtsgmWtjCo*vbq<7_q!bzVD(!
ze70zU$;bX9xZW*C;J-<<nliNUEDqQx1q~*x5_-_yd$`cD59D^FVqv@BGHl&|#gu_)
zy$*ZKXM#z)77;;vZkxD0_OZs^U64%~+IScCZVN;h@iwFd?X`nF)`#`Wz+&t@2$^Ma
zu`sMgrU#m|AJZSh63o{XV~8pi(7-e<KUCCc>rUh|wi(CuGO)i5){p$WX+Ma5{eA`+
zyS^GA;W^kFWE3FR$$;i(K0ow^5%$q0n0&;*=E(&t7m@7|Z`R9tux>$nxj0U{A<hJ2
zFFxA$ymB9l|IQn5VSY>b?^n2^a9WUeCc#2K7`a=%9_j0Q<nC~y9=UDx$UP|Tk^B0+
z*0kJh)g$Zo+SB&#=9;@>W4$(WZL+B8vk}P-scFD`@ib(F!-wA>34XQvPzxo?LsB=q
zACb;frWn84cT#~r1cBs70P#8C+<50L{u#g8GNy8q`FIPfcwGv)GO@vRpMn-{j}+JQ
ziJjzbLQJy#3I6Q@*;};`8SKbM{4d;s|AAN{ytaE@t{;Mw@+{TiOtmjf6}or?ZT$*M
zs`$93Ms782KmI%)*UMxL&9kO)qVyl*KO&I`rT>TsxK<FaA@mLWASbC;RZ(*^o-E!p
z-}#;#A<CEvBPk*q3j}8b;0K-;pe6|<%)}Kmg?vw$Q%`|65J;IXQ&)>TrLvxvjLBF~
zoG=rMIFO*gRW)HeOC)L{ftB%Q1Dk3!@f5-87%$9}SqZok9z%?I@&ux{b?e6%Go}oZ
zB(%f-1z1pa9MQ8=Gm|KHMOMumBDX1o4J2~2AXiQX%AFCsH4|q^eB8SORO!(IEGnyt
zd9;MHL@Xt+qT;QYmP@cGbxM(E4z`^z6AR`C+x2E+jxi&bO&knCy#j~s=h&-*?-=<o
zx-k@_8=VBYQLbVf+G006i^;ZUL{~I*f_$!Vf}BIDF$}6vNIUr>Czn9boe%*Rp#F|y
zva7e<hZBkMS|-%cV>u1~IIFU1_7#&B)K$bcLnh?P-{DM`@8#BGH|fDnnbeWvzZ@Oj
zw{H{<KeGFZ%a7baeFsI)Us6$7QC?HgGddlflXHw;kUkgonYE;R@$C80B^ApS)WC^z
zv|nCs-k|)iMEfk7UA^?;*;Pw0_odIG0nlsbFI_YXI2ZAAtCwBar>45k95|suOl4Jh
zZ6CN3xft_L=S2I=o3p%p$=p8uqJ1XxkM^0nxT;T0?UDtvk)?7$dCh{w^AI^#y+-$`
zsqnl<BW_N4ZFx|iTis`N)#BPE<+E!qu9`d7Ol)q3#|^qzklKjH4rzMhD|kLOCCUTE
zCsI%GY*+8z{zzOPdyvA6$m-A<yC(Jd=Q6Cq)64Gyd;4mhzY@%-)YDD{H^}v~@Am>n
zp7GEUZjj?ujybp=ns9^Oncb8e<VlBsA%XBZ=|l{%IBq7MsdzRKiQS19^Y+&G{))oe
zAb+9iqZG#}PE#ybl<@`fFH>E3Lg?#Mzg6*W#eY-WsQ4X4;bl;cgER683A{|I`i4dN
zAD9mPH7&PC^}nf}#H$_BIgTZsO+>kFsv}zhA0h38^>JTuy&V)gDP}32ugC!<^9@lP
zt~gSW7jmYTD)PRRdb#34#l?!t6{X#f?|RkODoXny{tne2QhY@5dy4;|_+!QGioa5P
zS@FLW|3^{U5B3{X|3HyLXx5vvA&AnhK#q&48(!-?)%iXm<D1U^9IEj}ienV{q95~5
zR-C3dOL49u2j0wAr?^JZ%==ug`kjjRDb_1)QhZGDKNWwh_>AJu6#uW{uNCEdio}l(
zG>g=SJqqh}k>=z19>PInj-L~m&&gByi}{>vX|E3?_P~POfKjm*@)QkVH%MTAMw$DK
zf%$4h^8U<~pctwt!<0=}dIlnlSb+E-k5P+0C5l82=CS*I9)st-DFe~k1?Ar<XfSEB
zpc|P<wIO(U3q%<4a-;><D?AJGa=mN^ZU^y7ET#-ZYcdj|6f~H$MbLxxo<rZyK9BaW
zNxr?+kWCqg)-u>*J`+sZDntbBy%Mm;KGoFkZpfw#L~AV)76c-UcstU9_TGR!ZXfH1
z?%TKb5M-9g#lrA6?1TceiwR8Q@;yb9F9*h&<FkIG`2Z3&AfGA22yO?%53mI5_jX`=
zd3872%j*`7(Q1H%ov_yuKI>!H`!7=nXxfDs*gPv8l_)?Y#|M1=$n|DoVcpER0nr+Z
zo!Xs(24hd=R4iDmUR^P7)A)7m*Zh3WyaBnnE#<TB=Z<Q^XW9Ed8A9K#GxoqE!+tl#
zoj+=4yWE|z3H#u2xkt%?%*x02J82~c(#tY)A1T_peMW3c(c}9=X`8m^#YzrzsC=ww
z2jU(s%Gm$OMVq#FM_jwHPfFaAMVq!?h?E`Mm&YDMx|^|Sd+*rR{dVNnyHXlb&!$J#
zb~|5eu+uL);HGVW?Rl{cMd|Rux@mhfRzAXwy|XKG=D9QJiFHbB_wH!yL(CbK>y2!N
za$!km{jCy__y;a*5|Zfr6bazM<PCvP@&ss!zF7IHi^KCYR5*+OZt}&1NLa3^k>q=z
z#c8qC(46=A=Q&`d10K%-YbfH%+cIwQ|FXOtAw7l2h13$guC75;lKT_<C);yi!0s>m
z|8Ybx*fmfioX%?Jy#PImg$IyjU$~zC6H{1GJD+Lxr75=&2C$4hDRm{4AvB$eLrlfA
zs-?9mmLf7epD7p9);g;H$5&sc`T;FTY8E6^lo^jOCGq5vYn&R`)IICr^qTT%9=R6a
z+R~fh+HiW~{JdKFDmE|VEN+bnJU0WJnr&THhZyc;h}`om1QGud*q3z10ym=7054-H
zGjhZSO9ZbBTUtWA%ruta<<7BITw70pYqPDXgln*<Z&8Y#=`z}T6pL+5BY39EAo+pS
z;grL<K(El0Z$R|wGsTo=j<|s-erX8C04v9e$aKkIIg?oi-J-ZAN-E?l5LiJI<mEPt
z^J9;Hw%tkgEP84kmM+pBT&C51T4HN}jgMeDSK@W??4E@SE^*pER`1Mz$9cw@I{iMU
z&5$n6#%qT-zrdH+6X(%k-IL2J`+4){TIPxLa2Bc=&ctv}N{|FtFK>-~<6IPJlj_ln
z=TxjX($qKfM_&2~F>jyyxo)$omXe|JxvCcNkMV=^aHcSU0$VU|amAddaEd;IsD)4Y
z%s7r&gIrja>0^NGa*CVtNs9Qwf%yB3z60J0Rf~ssm&&+P!GZC*#Ot3IsKrA|I52Wn
z93Zg$eGV*sbj2Ak|Df^i`%dKj@4;9Xd9gypnBpYGsfrbfm5Mcr*D0=5<k*S!9#DK(
z@iE2kEB;7PcpKz@S@qu&!<O|Y#Xl1<R%_67jufeXq<S(MjO!Er3)n?<xky4Uq>lVC
zjhFdF(7&v@%+G-?^NWywvF3;Q1m1(^3+u)GON=V=yrJGpF-MUjLdHw`0t;0ip~%4u
z)1`fZGgP0gxKMGi;!?${6gkdh`CAn4Q2eIi2E~nv-&N$$l;x!Tfj?3GdBtBS?o@n5
zkpo$l+pYLF#dj5De<1zus)yN*&{Gs!D;mF~90@c1d_~S#pq{5lA7RvG{{fR|H#y$^
zP$ivbIr9zD{OzctBj}*<pN^L@C)nxEN_o>7&@>7B5L7?lo=8F${4<}qr_S@D{ePx0
zoCq(q*)t*krgtuaW^6Oz4J_n7O)%n6MBp^F3N&G3D$X4wk}tvT_xXtNkWCq8y&N0(
z1O*KyZ6<UhGbs}rJ~0qsMBW($*ZXlAJ{XKdu9x>h+zw(D7E=bIRgQ!x1q~+c3g|(5
zx1i5qpF(@sB;VfkkWCqg)^)JQd?uK*YY-8%cYnYh`z%wxJ0Y7gv~e2}t_VaJaXr$4
z_8x;hZXfHHfyLO{0GVZSu`qm$oluRoHi2ne*zW}MRl*qC$^?^dD<UYH@JHkuXcQpV
z%diDYuzp(t+siAiso(REu}iA~6563qOL!^rgugL`fTm8wz~)&cu*W`&yp&ll_Ydo4
z&LN1_D(uuQ6f_unJ})KSHe19?<wYeN+u!B}?x>^kQlXU12d#q9J5zmTD)(Td49rwg
z?!lyOk=%#D9t{A?lzT9}k}MM#s&Lte9outaWg|9iFN=|#>K@BIn0icZ>Sb_KFQmk|
zsX+%rN8+Yd9gUmfbC`5ePP||>4RLO2IFdXzs%H^I&{Q&EJ(MihQ#UN!lw30nHzgO~
zNH`s)@o}IBP$<q#b)~gK{EH6Ye{<ZF!-96?Ln-gBK{jwx7XrdL_;c6TjB19PGM&<~
zxv8sRz~`oTefPPki>Mrno0`Z>ac=5KUws`?Iw^>MMQ)1CdlYUe%FVVeWAC}n6YmGG
zP=K4_SRyJ>rL_PrV<|H}B(Wur0=zP%kR-&*Ok<f9ScIFRz_o#!B3zF}xhaaC=`z}T
z91FN9f@hjnAU{MQk$K|b>=l}FJ46=5d#k2AbHoiyL82d`keJNMu_D4v1<N5$0uPLk
zNT%yeypS@96*S@V%}p7HhbM!Znm}%<_AkfHP08zu9)poE)hYN|CkD14vjWtTuo1`O
zvGB;W)hS}AWHbFqMDgieB+34zr(emgYB?h%hh&_}`n22>d@Y^oiCP@D9*LV`m-7WT
zm1=rj!Ipd{rwwv)eCh>i@o+rc6x%<Mn`+{nP;Q-h(406o#qmG6oe_#-6(=dm&<*Jo
zs#hx3C|;-d1viCu48s>8+XI-d_ysrRwa015P5lda!24`*Q(JIOm|zCHMTo#{ogdzU
z)DmuL6T0V?a8t7|zGi=Ff?3y0L>QTA?La8Bgqz~a%PrxiDzJf38rERe)s&lBAK+Ga
z#WCCp?^sM3nplH`__ZaT#`}vPSF<5tkJor(?@q`;d-VC&5^icU>_t%aSlkrJ&z5jg
z)iBl)Zt6AU<F&~IZU+O8q2Tsz4Qwy3xMq8whm2k7b5k8qs3qLg4%qt*%9>!>jOg8}
zc`2o^*Ai}OHFjzjV+?5Q`P`Ivz-s|FH88)$+*Cm;Sz*FEfSfOdc~gTe%w<}C(5jxX
z=iaojJHxrZ$E+zk!#XeXpj(!Kc}$rHow082Q{bkS#h$`!sEcEn2a{GlT=cu`TfkLi
z9t;atl>x458)iv87TbndQcl>LDK!N1ta`*Yfz{el^vd?RvFz9n_uDDEc10S#7U{Up
zNj+=l3k|mYOmT;UcG}h=7deN-wqi{gv1dlu`)#{NZ2zuy)tzPb)a9|i>>h&IQ!CJ5
zUc0+?3FLG(=Es2sHDZW+KV<yvO+y)Ywc~v~ob2_Z7E1mGH8(s0T4*zK3qJ)Pcq^F@
z2^YaWJnQ`tTHLeV4rZLd44!8_ezZ(KULA4AQ*o2|U<7O9n~U(F_Z?<--N}IPv-opY
zCGb-V5v6mdwnAjEm%>1V?i}KCr+Cuo+^JGXDGyRLv!{53+5=b$v!^&c`)CZ+Dx{|`
zWhP;$cm}2Ok&>tKAWr|1uU-lD=(DFzz@b|+pSC{vv!~btaP}0D4cwHWVy}ofPlTw5
zQ&$0Q@x%uJECdP(|9-d`5?-St@WAojEu`e-CH*HM6aP^x;E9$2Jfl-+bd$uE#>@DO
z5zDm062?5He%<RSMzPq|begEc;#gN*TTfvX7I0^T)mT^pe$Xg-Yno=(6rqc>zMYWB
z6>^Wm9KoyaG)R7kLLyrgukd7=VL^C1Gv%2hZh*(OAEJ<$JPWuA3+S$E{q-^daS}S=
zAICU?EC2jsg@Pfddvuq0w>a+aew_YOvDCrYiLhPSy(X-2GP5}!tL^%E6Bj#|{gzX)
z7JS`lGqpuivFNePW4l_;iLl<_iCENo0njJPgj|VV_{_U*Cut_v;V#Th1zGmFCCNTD
z>vgJ`E?nNw!5oR}Vt>=@x1kaLS)PZL5$rSr{VAhQ#XPLmSP!pUUf|d(9$Lb6@iNDu
z2HQW8>q_)eCR7(549eUTjET4}$yagx#4{DoCSu+|cOo)fpz$aw`GzWvP#mjxy6{{s
z8jEwRWUddk`z-1}c?S`gt@?1yH%fJJ8;WvMR4><bc^3}ls#QmG2yewJGx;lNXCU`6
z^{8T&VlTy$#dj@Idsiy1Qe3V0HN{&M?^e85@j=Ch6**R6y?J~QIS?oET^i!A6kk^S
zgW{`-Zz}Fld|&aPA`f2Lk^KT}qq^)D=;x^3MUlg7<~MV%hNxbkI8yNvMcHr2KUsD0
zO$U9J>Kv!j9`6B&S1Vqpc(dX+6y^Lm%G|Djnvdt@Nt)Yr+I!HFyCSp)+m0d61OML}
z%X;_sXg=}{5}M{?8pDaq>k5vG&FHxhHjQoCe;donK!g!5Mm)Lzs{jkbd#RQ+6NzU*
z#-Sru58iH$!(z%nwB}<2pP-<@q;Vdlk(tyH8~#8b!idw67F=&BI+fRu$n|o4+z#Sm
zET#-ZYbz3>6f~H$h0ufc@^BGk|3rJ(B;Ve3kWCqg*6(01eyxh9aneW7UU9%4`#)2^
zJ0J(`y@iD4xHI-mL3^dJ$L(YNAo})rLqvPISQsYZ0K38*OwgIe<xxeG?<X);g*X#T
zzW+o7WfO8yiGfA|ayuBlk0n??y5lzO$1Awm-sd1=msSHL%txV?aA%dU_lhY5G<6~d
zHqY7!d+ZO}Bi^i+^<dr1IRw#q1v~Xz3L1<(a|=PI1^9eK3*I;Ek2et+jy<ny8+Q~=
z3-28E{AYnX8#%5s-ZV_#x!0<jvFEOo$#~yzM+`pf&&%BFF5I}^NiEsy07DsD8h0<u
z+#9MZfhVkaoilUyH)eh`YWu#%Sly`YlVk5SzFEhZ9f+A*w*ws8dyPN$V@4uoC}RGi
zG3UjYucD6cAG-TpcgL>uhLlcc?sKdTJ0l&py=~WFZIXA?_M{k?J!|Ur&5iTwt}EKt
zII^yB7rb)S37dA~_}J^anezVbnP^0BU%2u`g!CG0?O$b^6aO&ZYa%jY+SLU}z$CAp
z)I!PRIznz(Xt0MU8^2t`s6@izgff!+3uy64UQa@E`on<lmrF=EH~BnP$BuNQ?TA}R
z6E2z+JK$VIHSx>U0rB==ISO8c$Y6g3YUC@(YhSbldK3!}BM@RFOz_s>9Kyv+!&`^X
z5Qef0c(d<O8NLbs-dl$vdT$+ySc;T%o=0{uZQVlkHDCRJDvw?-bpWfC<TB%F`qm-O
ze#4uwc_Bvueqav^-i$yZ2VVET0l3=}Hv?Fxi7$SS@mW7%6_S_}ezGPoEB6EB@kDQ3
z>nA{zz!Q+|8pikUz=u)v*5~tHGTCc2;#mP4^n}~7ummVCie9x!X#ZzeK$;P}8kRuv
zgIB{`q1U`ZlOI8%94OXgQ=TkV+`weNGz4Q{736hT@RB8gb%Il_mGwarh?C%zp~yz}
z0_zqGL47t3uF&W8okY(y4O-ySGGRmUPGa^s6P9Df*W4Uue&{?KBv|dZ=bbiVa{TuZ
z9m}@k9;&=4T>X^$3S4iRrL<09YFCSCHLn#u3okH!ZW*t*)2-8(`-%qo7<Ms58PU~|
zHOXs}ZVaz;Z*p!9;fC?E%zL#8)IZpLGWt~TUc4M}tm*}7@z4_9i+mM_3T*oX-pf0|
z6W>2X9IYo|IhpStj-owqKfK=~PE#yboUgb{@vDlwt}#FFbBMfN68}wcqvCfIw<$hL
z#EqumUVcd(qqN^>`m3tHq56KszbmHk@`v>p&P$#Mp}cS^i06=y_J(P`(W;MEo%2MP
z&cJ%`qDxFy<o=`{Rm@WCrI@3buQ*t-P;rDJ2aL2cRdJ@`9K}k-YQ+_bD-~~1T(5Ya
zBJUSzmje^xql&zrqt5$3;!hMg<e>hN;x5JCDgIIMb;aF^A1HpL7-GA@j`$P-irZXZ
zYmM)q*h#VJ`-U77v%K+VCEO%*!*$92fo{02>6+j8bC=`(D4f;Fe;<)2+!ya7V)skH
z?vQXIycPR76L{V+6k##8B?8KvK!g#=+4Hn5kW6@vje8IB+Gjz>VdL`^;~|?e%u4Sx
zPf*Zc(q=+8GLy~%*}%`}nP9{+L<HB%_YpTEk?W0M;dT(Ku$VFsWsX*qf(Daz1@xdj
zzVF9AhxT|oW$axK*_453J&XkAGr^=?gNUHLZ2^1i(~P}4A)7L^@gx%XOx*+{vcC!1
zdlB}yeXL&w7GrM%WR}Ur!q5pPDCgIiz%(x3RW$jofibp~2`1lGL{K(iAM)iH1<3U>
zY{3$&U(hcYufV2$&qKy8tp-TQLZO!MR`d(TYmo`2PQ<|GSu<g;CA`&o?9?vC7|__0
z`-qBi-%-}F{A69&ujO;THf72RectM9>^<;Sg||k|h^>$Hr}uYzNDLpp>oyVou`>Hk
zJkaUw+s~eOpu>y98{VvG(~uFGc%WV7@P<an>7n5bZ`a&@HdE{&Z{n+{$(dlC?4+F~
z2i!~AApVUSd(eShnX$8D7sMLcfAZnqKiP2r-}`uL-*sHWTkv`1eYB2sa&2CZ(|Mrt
zLf<sR-z)qIlHxBDu7>8wm3CMO6ZE~p&6H){7JObUVV-X?=CWG;N5XQci6rlU7H6M+
z%xqmziNoAqIrL%W3|t_EjVCN|J84JG!>$J>^&O_UE@`ju6#Th2+v_RwqUYXf^O~IG
zzJmW`yBPmAAMAM3c8Ip;5$oc&AxE+Bv;qUgEBjScAEY{rsSjaE5zq03uR;7RmQ;2e
zb`dl4ab3!S#eLyAp6mL(r{Y_pqPnOmQv0i#<*9k97DI)dX1~sP5?x{4U4*`;sUxgJ
z$MW<u-_)@@PhLYi)p>FU*4G4fLZF=pokW~S7>fnY%&VI^iD%a>PU0!d!h)haG-w$j
z{{4^%33Iv#%mHuc@r>NterN~Dwk{=j8K)AKd9eh~_*6)KV0BZi2V{3Ml6qGxN!F!z
zxRdU1FMymK(DNblU^nT!^c4hj9$H+1N$2Lx4d|>9s}Wo$R0*sE*N;hQ1UX8rQbG(1
zNUCe)Q<`j2kXHn@lagr^xiYjA;c_f!_iO7Z%<<yQx?vv?61bjDSVGuEMBc_=G8uvP
z5j_(iA&|9}Sv8%uB?Qt}1k&d>lfE*LUTM-9Cntb^If<X0CJ$TA1dnU$gA?rY=KsrF
znNG+7*f4yxH``ef#sA`q`*iJ{liNGz5@+cUd_;5Dmz}h1=aL6PiCkODD6n|t<eQt~
zBP@75RbuYS{(Uj;EOEx!@z8T(JU<UMj{FX$Z=G*L#@~%hh&~|~VOQq&M+FXZ6ov??
zS$vhOz`y?Mn5PZfmX1CoIM0k-j|uEziZVK^PFfRQ>)z<B`>gY9ye!6p8y6ut!bruV
z9B)|TM>sNC_f_P_4OAdF76#mb;8?8!8tu0hKeX{Wv~7~!RBzKH{Y<&wnMm3>4-5Kq
zxk$!&w|KAO5pOeQh}*Rpm2(y>TU0g2`&zJO!h8snPsOT|fG3lW<7Jrq)+9w<=&4sI
zE>v8u$ooI0-=cV%;{A%>R@|b<@h|f~qxcKOor;Es`?KorDIOx?M*9;*hZjZM1DQE!
zZB-W@2=+O|W_k}I^uDSWD2~wh398GSCgfkFI_Ivi{MQt*T3J7jKGuWh7m@pu7*)(t
z?4@`lzHYdtk5nXYKs%QzPFI|vI9E~HANe?9XMWBbA+A<jr+BO49f}VrKBD+N#s5&;
zs<=(@S;e0#{#Nn-Deh5hRQyQs?~18xH`FUbk^Wq$cUF`e8|c}p3vUX2sOn=B4KF8i
z1d+Z_<D1Soll_JCRhoX2qTKr-{!Z2JQT%tsZ!12o_=Mt*6}Kz?Oz{Op-t};M{-pR9
z#lI@<Q+!X6w?)h!QOs0qr^x#xrk}5vtC*+A8z-iZQY=v{Rg``pIet81H%NYSyqflH
z$9Qyc9W?#8{H5WmHre<-O>K6<Xy>#iDZhlaz;5!dBzcg70ZlBS3;vl8ypDvX`IyGg
z0}F3-j+HMLd77?wCE`rrzGLW(1znL<fQ4Z-E@8Ca9t-nuq0YX<)B&QrHgj7b!iem9
zg7$8Kz4=I_JswBK9<KqW3`DCC4RI$04JNGux{;am8|0f~8ZD4k4mr5q_t1%MKt8UQ
z@n*fXfie)SK{)QC6f~H1RYMQjyA#JX`(xVURo>XU5wa-*(Yg%wn9l^0b^{`U_BICW
z;S%E8`xazVhBg+!UUOXLT}TVs<2O6aeuL=Sdl)k9@pxd^iJj22{g}QPOE6y^j90OM
z2BvX&N>QV|Ic`P)vRxQ{h$UFRZGr9OsK&J43y^UvR|6!xf<l9g0^~XwT4OQCJoOi0
zkJk$mOg>`Z@USvdacm=!eG*4cTrc+z>lU<Ef}PqQaV8jh@!rUDu68UgGcT{@KL4w^
z<H109=ejosZ{L$M_S}}y1w3ZNT^h5xl^%$!v@b3_;8wbbaXz~7U8kYPaOb17!1IRx
z4V>k#tk(PR8s^U2gQ4m6kY2?f?YiU8{&(B1+V@mVZ2xX~)+DQO?X$5_>Fo5Ml!(MX
z@RQw;gh^@_Bf&wlSs~;1><|iKO57YKv}3|B8A7<>43u!zGNy15|J`I6V?@I8D6^>x
zG>+e#clhVIK;w1Y>0QGAFb(C-f(R;-pQ?l@c`Ro~KH$nD?zK#F-M)ZuFZ{t9+Iq?Z
zDBo<~2Qd6(XUNJ=(l~=1$$?SZ=O?-Q!B0NI|A{Hf3BpdAuUZzqhNx;RX_qjqh#9#G
z`N-wS*B~X!5%Ldb8^75c+jzL!{eY+aV|~?<O#&j4`_T`XkU$#}*myFbi^6%HQd`eM
zbSM^NA{0q{^)>YrXs{X1k#ostaFirZ8ml>jFG?axE(-eT$0Vp;O)e*p5d&LEAcg4Q
z9RR7vKq&g@M~Velz~>RXYSr4pmU`8?9MKZEz1$qIcLZ(_m^%DR;4N%OB-4R;+vTNt
z|1@Yq84pV9bIYEcsEabPXVK-o&Ks4Jo8zp=b~+9j)~nk&PFmC%KPHsuGGCY~@zd2D
zAqL+iL6>AFN{jsy$uMwSvXzI?VPDW-9{ETTP};(L1+u9N{No^4<@i12FKF_<{z$wT
zJD0+YcB{i{+_lb)WX+(nd;5&~$7cr}5AjZuai?N_8pn|FI&fqc4=tIW=3QL8PQD3G
z*3=1^@M82r#_Q9G@L}AY<cmfq@{&k>q9U(V)MqPJD{^?k_-hnzQRH}v@&9Z-tUE7;
zs0SYjlh-O#{SwtLQ$%$Wcmtjf<Q=#liBZKYMGo^ApQ9-42Yra@BNRs~mME4g%7b>~
zFIQdK6MC)cydS3hRf@cqqy9BT4*00oD?Y0DxFUzqOy|80@oB~96kk%@rT9n1*A#av
zHYmQQctDXuOxl&fG_dKrmvTHN$J-CZBtOqamOClDOcPG#U%^?}m(V_FS~;Hq33G9%
zdjr8!^S&dGSrfS57=~kE{Y+R5fpY~-Fyb&o@J6OU6Lvx=KqC7#?0)|qdje!rhFM>S
z^6wNhn6z@}MrP7lGz8CW6O737D!AUvH1wlL<a)_La65=R-%J^Z)^~Bk9i^bbq*X!>
z+M9`vAro=5$NNxY?*_=G3`Fafu*ZBRm^9uh2JKY`?6J==_Q;`_GPLmr*qa%MFe3Ze
zpuJTv!tG=IGO!qX4?<>{Tr3P1VJ9@lwLFHjV7_{s!&Oqk`(qjx_A5jaGO<!)n{iw(
z1N)(1{niDx*Ki)J@6WJc6RQCd3J}>6uH_!s`>iPiG<71HbA`z(SwBRQBQxve{$bs)
zUOzmBh;F_Xw-@JHJZE9Y=2|Xn@%xS&aeYEa;99`6r0;w3+?~m>xnNqR9B`-GLx+E~
z=DiW`CU?U!zFTokvD46f_I|J|w~%EChj)gHGY{IAY%1zzc$VsYPtA_)OW;|G(FW-p
zps>Sl8u(%5xc@G3tcA%_h=czwPQ`-%uC>fj#6RI#;L2+d5<;68Q@Ds(-DF<F;L0l>
ztAZ=9=b^=2d2MCJvCQDP@*?l!@hl-y{~pf*2VO-~+~h7ywj*7rMcfBj&UGgN!r#ZA
zyUOEPE~A{tv+y~K@+@2%gB_tqvLo><-(rr#d6ugXoyP6*c$ObQit{Y|s0&h>oz-=6
zU3B534iGE2xTXYD>^08nItI@oS7balBeF@F@+|BvK$Q@9f`E%4oR7t^manX*knP12
z28&oiAnAhnUf0%Bpyein3oVjaA$E}DNrbK<mJ*7+*iitlW^sR2h?2fUX&81Zw1amX
z3GGCjOz<kY%&yOd(hrN$FckB#fUO}EV9^w_y1@IA++vnTX8cR&gnt}12&PN(Dk)L=
zXO1wcvv5p&KHn3Rdyy0Lm__o%c9vv=f*IGVdrnTDE?qnhX53LZ7&^K-j$3S2GS1lG
z<~{Bx>mSF`9PS${&YqmSc}s^;G=U3OV4@TWi!Wv^MUO<+oO1d_=2aYte_{7B{50ZU
z@c1hb;@u`APX+(NUYuh)FHnnzmhdlUB0I0_Z1*PoOB2UfUYAGfa&?X9{1}YqS|g6U
z18ot{CgNVCJ2AcGzOg21`7ihvv>WbOve+KLUW$f);k8|O1;yctBNfLhUaH6;Bl8;`
zX0GZB6*=x>`qheS6mL>ouXv|oQ$FSqjek^;14r8XiQ+F5Us8NU@pp=^D!#7xw&Fg;
zLyDg$n)d@!IsCwS&Q#?1nmUK7MEPDMP>$E5@H2xnKZjPIdfrSEe&)1yMuoQcEb%k!
zpG+{lY!M=`>-?|^Qgi$a$LhTIEx^L?29yF6JPR@o51%*Sc@wnvDwKamoCzjvCL)Z?
zwCgcu=8Hfk7_kfy!S!aLPpn2F*Ng7cUoSZaQwE~-lw(;@3K~q>70`qB?nK|pzMuAZ
zH_LXR-RrTKG7zml!Cw3t5l_1YX+e7%1NI>L_ITb0?d^p<&eb!)i0mhV_O`$X>%;nG
zU@`UE0GVZSu`o=+PMCo<G=XVczN={RJ#hqnhWFW~4iK#@tkjgDZjP5Nkc0Kx7T8{1
zIZgeZhm1|E21qD{y+K9+nsxEIhkSl`5%zxLYw>){AJ{x=J?n?aWAQUjqq1F^vF8tS
z`3^rEQXP|@8E|6$sB*V_J<^A7^f|p_ukJmouI*m8&K}Yh9;h6|4QRZvZqnW)Ea8O%
z8k6dlH}=5tNL>Tins6rA8YjGSGkizc7cEE5gS(O&GdpgDzo^`8KX1Ho;WK-!h1DZp
z-D}tVbvHM4BHG1kE7$G@Ii1{1eV`GHh<P&fe~x)FnTW!Be4M(1$uR?{x#14b9PUBi
zUsQK0k+57WBFXEZ#oyTbDm14Ri{y@#Y%W<C%zcqh2-*==33Fda4`J>L&$TcwqD}lo
zjX{*n$*q=E$v*@;LdwV<#zSu)79M_<T~NpWi78VEg-kQ^UBnU8T12FEW~?}ZdKnUU
z7`%%&dJ{yh04m<a6P1%?q2gUUQE&ECyo)F5qf(pZS(}siF5bzX9WxbM3f3k<oaM=a
zY*@wv{J;YMJPbiv&6-3Qg2l0Fs_QAlupkS8J6K-Xqd;>_C>)wevL295gK}3a^dm*=
z=gH%VUai(oAkvH}1JMsO5@2(@ihh~EJ`uBJ2>Dnr)5n&I7C=$XhT<qJwl#_1)w{+P
zzvo`Ped2}|xy>PLFH!3}p2*Ed{7is^K;Bx@PS`%0Z<@X$o?bJ*ne>%`bk;~hC;W#*
zGW~A+bntQ{>N4y5b328{bHjqO^wWBq`l-b^JS)i@r9?;P=Jd|Vah7H~=Wr%ZFU;h*
z<lIY~F;NVMgZ`$PbCiBOudM~IKuzCVi@Plfc#ldTef|+#P|F!Huf;#NUZqZ(x7$2^
z;Yd6YyPLv{$m-A<`-;@(pUbdDq@7mtbof}x?^68{s@FfB3f_q8=as+<9R0>aOL!yi
z`sMZHiM)|_egzy$kvKx6-iKoZl#W$}a6=%x5m0y|pzuaWl#v>Eq~4mZzak&Nuw0=c
zuZq;iDNa)?S7iG#eVHOhdDPb_-l}-F;=d_wRQ!(OHpOR&xL5hP;xCC94DQnOKdAni
z>U$N%XE*Z6du&+0yvGJz-d_XCduzY~Tn1=Q-d6)MaDBXv5~baM+;7x7D9RNVdY0<v
zD{{ced@=$64p)7o;&{bN6{jo8Fc<kb#AW$~iZzPM6**32`pt^cj?nK_{UOCi6dzZ7
zLh(n6KT&*H@wbY9R{V?N+lu=XKU6%VDD8~(N7#-)X=h-2)y;cp((Z`wrSalI7P@&a
ztw`g?D4O@vjBoU58qc9O*Rxo0nPQzH$Kp)qBtqidiuWpVaL)M06@Q@kBgG_cS0ui_
zp-O&pJPg)+?HG@P!W<9B^}bgkZ^iTUi+8=)&<JQ=2|e(S-GD*57xEMhn0)N7D09Ct
zFkhue-XHfH1J6TKhWZ99Uk*eVaTwxx!&rcYVI}$m@&;!?#$n_06%!zvG7zozq5L}q
z4JNG|x{;Z54~FS41R{*sbY9V8;H@~M=X%)=+zw(j7E=bIH46z*3K~or+aS0dNAgE?
z1M-<NG;uxbv9B}1q+N@MpuHpcqq+<EOc~m^9rk$6nqb7+5D~O@B!5&7A|K1-s)3KO
z6NaK)Okf(9#}rMz!DuXUd?uKDKSTs&6COi8Q-*PDXND)S1nYMse^ft1J{+UfEW_|e
z*lP)IMSoQ6b4@UHA_g|k;x`Qo5ZNB_96zvrnOImitk(}yah!JZwfHv5T|@bb8F=p8
zLO<#)e~0USTvrhi<`v=lgG2Zo!Wnz+PlY%26nFk8_)*`9FA%yJR*w?+rFwk7lU8yd
zy(}~L5qw>62EHTs`2JAZ*6n$*k^>zoAH%l-XT%=H7Y9GNXzTXwh-)|YNr~hCg-F@D
zeL22T$gdG@-QGJ!zv;i;mC}%UcBg$#db^!3HrVNx9dOe&!1lb@hN5(Q?{Mq(XsmpM
z8+&J0=FD^D%Y##5yLU(N<w0w^Tt8$pT$_AydRHi~N<`uxxUWmFW59ipK?3(BZ;XYK
zuYu;YVU+P<m5*%B2F4W5;=h~BlMytSyfPC>-VQBJgOPA`I$_P~xJo`Sm@DguxWl+c
zH#rN*STXrEFk;^lqb^4v;fb_$bHcX=%aF_NhZ4BR@ejeSff|{@g#Ir;k77w-Z(`@I
z=l{eMo{si~OoIpYt%Q7*fd}>ZEOilw3pm1z=y_0=*iuBMS1@G=ZLOoq1KU$yr+N-e
zNGdnv=wBW@xdhqC|MDPP4P2P?#WJ?CuFgV~A9!vi@M4$MA!fD2UUm<Fh2W|j{}OoQ
zkkJ7zRSobmmNMfb5?ey>%CMy+#LG-$nOZF3E}a6`26yQM9+_clCEcY{^h}r0-lJG-
zYZ}2bT?WYytPbZ>%>{aerhEgUSDz`SJafbi@ObruF~G{PBKTO~%KBhAlT!xKqPQl?
zKW0q?D`)~=2L61`ebOHMgxoge!$-Q!?*z8a?pe41p3)zycjmtXKj~Aa-{-U$lK8Q}
zMdd3dmsj?~_xq}5UomMxT}5C*lgDJWjQ#N|{*RmZl)!VHithm)HU}zBu6;h{J$avt
z{M4*gU`%3p$5~%ESr|TiaP)l687r--s;r65ty&T-ymVZ2#G+XhbLLdciIyy>nq5&-
zQ?;a~XY|7CyzIWwez|?~a|iVu6g?jfG%Ct#DtbnzqexDL7U^?gpIJ-F7tfv_T~e`Z
zLCu1y#nFCwxp{-~G1yK=pAzJ`vP>TXWS3K%k+nKyO=NBIjY;dmH@P=EU;FI8m)0t<
z4e^nz7kMi9Enb&+{qq8~cxVZ~MNWzX1h#*i-|~Bq0KMhK(Rvb=6L~LfFw0{sUZ@yT
zoTNBaks}=Dlc5|?cp2bz8oySN11aWvK=ENk-k&i3`-(qO<Y18TFDw3@h<ltrDgK#=
z!G43Lzpwg7s>^#)DBlhZM?0L*PLz2#z(VRMAJg~})p_sBe4M+%^f{^vufm%P+DAQj
zVJ7l?A#(o`ql!FlsP|ILQOsAA_C<Q3>LV06m|;0-U*HVYXDcpLT&%cM@hU}*Gg<x?
z#XA(gsklLLqaugd%>REBrTwA*MD^ztf1$Wj@fAf5WLcgM%!z+fd{<HS2jc&(dYJ7A
zUHC^}Yt`jZICL4(1I@fCatzF$r+BfV>_5cIah@D+f2>CGoBeZ==TqqkcG}ZYpQ-s&
zo4M08aKAAWVZpBU!yAyuWtw2bp@`sVS)d6UQ*rJfk^B%251$_z580Gq*2{74^#lbC
zCT%8kBQq(}@#cY0W-w{IGYGDie$v+?k?ZBX5VwO^g~gPCXq6)&N<o83y8?R9-Yw{Z
z*r(7QHp#blJ!De`qIDhYF`o%0?HWV`?cE=+$3Dx{?@q|33~k(ogew9OMqH1ypgr<t
z+&<PX1B<b@0W!<vVqqXJRgJbbfoWXW?*#Kz!Wi4i1e0$oA}E_c9%-OafLt%b7A(Q~
zZ3%2Iuehdu&qKy8tp-SFheCsl0yOJt4H^0T@Eq*@#@FKcm_M+2RtfB}&uWi&vtI5W
z)-7mn6?SSD#F=2$>yH6F*Fr6rPnDY&m2m9u`)%NkIw~&}O4)qSDj2;p)n}%14@Szs
zOeN(WOxhO7eHiS~0I*EC2h%IbGJ&BAmyOuEJtxNhvKZN^?y=m1smJ7|UIsVyLQ0&Q
z8gwvpByMWe(YPsI2ZWpYi)qOK#<?ld$Q~PI{1+)rwHgVSq9xqaBa{s{wS-C}+#mKs
z2`|%uclr-n<C7b8TGSjjbpZ?7k<K_cz)jW5YFyF*9yhh-NZgd^l#b0!@sjRyQ@mau
zA2-DwC%{ep(N|xGluiobUy++)^Ma?!0{DUFr*czK5ieu!xy}>s2e43pn`#F&Dp94i
z054-HGd?7-C65BUGNq6t#LG-$nH5-so1(zAftw;+k43pDik|5*+It)exG92Xx(t#Z
zqL9cuEd+XnrrZvZ1@S_mDbE~n13Vc05QW5KR*n@BZYo#~aT0i7;Fv}*U2o!rlqsyB
z37>Cn>O`F)1-YpS<fdx>a@^dMxDfKFiI#IyQt_Z0C7(^2J->Vj=&vh=8{a#A3P~Q1
z{78sup#!B;#863Vd@<w7T58xjA?dj5L^#r$d4X}sXOf#@m-7WTm1=rjK}Xn$c$6a}
z^`M?9V^m)MywJu7g2%&6vHcUdsirQIc<W4$Nhi)tar{q?W`yEc#Yu`&6)O}g6>Ai)
zQ~ZLPLOX`zzLfIWF3`W=ro47I4Y{d*1y@X;DQ;>D&IuFDfVT({xV!ViTaa49O>IK=
z+!AhT7RJ}XA+%Z7OsvPqTzNYX3VcV&1S9g!AjpOAGSCukssbArHO7F(UQ=#reSllx
z6^HE-!NNNhQwE}Z6EJ>liKp@YB3Qo-0eeT|rtZRuTEb0jhCSBjSlkrJ<Cbt!)iBl)
zZt6AU<F&~IbG+~v3U2S#!1nTrYufL5$k?UTrab33wS=460edasrb=P2CEV0%?9?u%
z5<s(0{V|~Dis{(g)WDX1!>^!~tT18D6z5A}-qc_VbD7p3w5n(9xi@X>&T#JUF>A`s
zu+Gao=$2(*9#iH)XRMq16u7Bnv8ON(>f%`D!K9TB7j4?U1zc6;!LV>u8Q`k6A@#A?
zHq4T8!rn}&A(&^?BeoT+)|R5jw$F`a$9}lqPT939((tuN$9+!fSvy~7u<d7xI~=sr
zwida_IV83fYs!c{Gs50)+dX3YceShTEVHLBkNsu$5X_!hfd<oCWP23k^fB1B_W})S
z#1Qv>=u3I{#}@`KMH%>9;t&abpDv&lN+v%5XHOSH3q8!-!cW0N6Cdor*%Rm8!r9X+
z(BjUXo@U1LnZa}RME~B7%$<TWrx+DCnG?OSw(is-ZWm^D-5fyp$M|zsCGb<55v6md
zwnAjEm%>1VG<tmQRD@@pH+QNOQp(q;n%Pq?QORd1%$}Ofaz~jxwF;TjhqHvtkJ>`D
z!B=?@r+>*;uY`K^*;6OiDb&fIJ;fe?v!{q`;HC@}dqpr*gs6y9R{?JE#0LN@1PTfN
zez+MDzFbG(?sKho?TPi2yu1@3Nyx;16bpEwWdP6U6dK(mv8C}cK4Zi(?XZL~kEvhx
zdWumjwl$q5>aaN0RoB*2ScL`L8DTXRmcYa-ir$*0nKeaN!M>f4$Q5#r!yLh@?=(n$
zh(aP;6|eAQnqfgW@HXX{BW_?a68#W`#N=7PRaiiGUF)xx35b)>9NonV1w&Bx=q{Pf
zZy(Ay18=(7JUX%1$0A>>*@MffmsHJLQoblUcR^)EP4xT~1M_>9&0D-QS}Suu&;duy
zB#tu7^^ln!SN1PMe4oWti!1t6l+RjFwqWt>%B6EE$`+N+p1)vm#mP2Xb5)J{d>ZYo
z2oJTEESiA{D>JS<K`&HfyRv&tSmR`7b3Rtv_46h!b}suZr(!Mmy3=NAi>6}Hr<BKb
zDVG6mBkpI)XQqNQ*0J_XPQnHrh2jzl#a{(UmB4$4aU<5@KB-Ox`}GCub-b+CKWi2i
zE^p{Gjx-O8{Y}wnI1kHv{AhYk*9d~AVjdQs>GI0u1&+Pqp(R`wFLUh7+5U-KR}=SC
z(iI**&vgOplGhrbI8<?j;#kGgh39h7Se!#8bA7N~XHf^zmj*Fgak%E=Sefycsy;>a
za@FPSe56;aj^;?1>%((~{1x{xF{+rQ*h`V4T&CwMep<e3k(R$wag`zmH?+^;FY#8z
zyA|(Md{FUWMUGXNpT`&RS;e0#{z~y>#Xl&%s`#ej9>w<+4=VEDrCr%Cz^1;#&(ZWQ
ziX3J$znOa_zTBY~X#7aUOB7|lA$_vymn+Uv<T#!7cn?6lTJbu?n-$GFinu+uLPwd~
zHBj^OygUiMvb?kQG@sffcSUFqwjD#B2mU|qyCihMKbntxgM_B}n8wfp3-9WVm9IDQ
zuuO2h!Ev$a?F%&@K*HPjUujkb*@zcI4ss^%rCQ>L`z*xc(2+YO)@vLVQwE~N*K(eq
zpuwbZ9;K0))Dau>Kp?`1(~%ZjZz(#J*O18da(&zm;$keO3`A=y5~36|n6!n^gZA=p
z5oG^Fd)Or3-gS^o8Hm>JU@v~Hil<$Tw4lA>fIaqqrhcRcg7)4*LUY_1`=+41QrP46
zv3?MJd%Pi{y<98|ldz+&Fb5NKrg3>x(d7FHj8!4d1e5PS5kc96TvTG9QGnbIhVNqu
z){pLoP5bc*ZnpP1$k?UT015L^s3qK4CG5Ro3IR=>h=I-XzG;WZ_J}v@Wj$Cob8bMi
zUcpX1mx2ak&kX+QkpOP8j?JB&pr0&oXCudT#+!!eJNH_3Gxpq-G8yk1?ufZr;LY~B
z3peg}QcK`9YvcY<#+Jt23p4kI>Pq(7)8=)~%-!FZ`O%K;`x;|)JGM`bz1R3=9b-lz
zW^UamaBS~2{@jlliI|~?`HRM!7h}GPI=+AC?swfCyV4s{I-R-Cu{!LGble8tTUeXq
z-LX9>24>It-S*9m^XjfE+6O;ejk~T#ZG}y{aeVCc-As9Z_e?aRw=Y~f337U`CMUUR
zY|QuSh$KwAx&Tpl7x5jI3?-B6z$C9Q(wrK~g=8`?k!u(s5<Vc1d^;fi0^&8$oR49^
z_rt|6+o90knA?u<iwT(7RY}c7v!Y*m3sFt{aCJbuO_C0uC*&W3{S~MY`gON2+5$a_
z#e3^;2niFsbvTD`G1KtYp^#`pSq8kBcv2U~T<kn7TSV`zLlH|6na=abbJukX)$jP~
z2UL0VdZ`0gtt6K#J%Tg!&-z=3Jo^oA#^!|_1^9uD1m285A_pGFzX7=06E_1`DBy>j
zJ)Xz-te>z7GIP@37PCI%$>WLMy4FvCD1qhJu3>8_`7ny!`h4C?CVQ<$JSzaEj=<xM
zB|v#m^r}@t`#-}1(v0BMumqAHyc*^Tz2+5~{0I_R5bT#JPZld~V6tBtf-$fP@;WSd
z$&$c2$!Gq8CJ-mVD?^cu?giE@7=rq299*B<cM?6nGiZTN>q%=UnXq#vEXRzmxjD}K
z(0MjUu-b9YJ8j0~I2*4W;{3wO4mn^K4}Txg<Gupd8|y?pY<-3%aD8qmthgt$PyKpf
zi&;+Z=>6<)U(rAx!!D*MBf2`WCV6erjp23fP0r1H1M#!`UA$I-`UksDMxP4ai<cvg
zRlPth9$LbCor&xmDzNPncrWijNqqkhakQR<<z&8pIEwbb{qTN|I8Cu!alYa*#jh&z
zy2kvsD)M?s{ofQfDsqs-_-%^M5^<wxxR+m2$6%k&*_rQE)!$HkzvAB&(|GwqKErv*
z6CsorP6hEC64Kr<%{N;0@v3v42-6u@4_<VM>5AN+)T4@7ioFzb6!R4aD;6q_P~?D-
zcBU%MRGgz&saUPJLUE<yEsE<E?^ERcBJFZuLVQ$__jA;F|400ZB8ME*UsBwq_&dcv
zD!#6`Tk!+Mj}${}H`w8Q0`UyR)`}ez=~;y7P2V@<n3(bOc|sI!5@@(C*+0+?*EL=9
z$@`*+m*f5@oYl#HACV{AX--;U-+h*NEB13H@VsLv!h&5L4^ZX=B8*7Ro~Lbr=G=mN
z5Axb)LC4|Y^A+PEn=;JGZ^Au6L4!$~3Ejv{Itye&RUpEMWk?IIm+vEPMk3c6!NTnz
zR$(z^Aj%xAC<P5B?F#5Ydq?t<bv^Q#GBoipRusS1#M5{;9kh2OKUsG+vG*kG@tL{_
zMr3~zw09&wSsRd#Wpc4FbixVB`E@2RjmvixO}=Z;SZpg3Ouns%plrfE<jXS(&>SyY
zAP4JrBtKctBOi8YwK0)}LM`E~=qHQUA`?uVh=I+sX2Kq?ImhCy*5f$sVvGTey_~*-
z@}q%pEdTEL1M+jd?8kl|aTO0voEBdDoe!UzXIY%{wfd5qHc!~I^YR<UySGi)XQfU$
zke!*af0Y})9kabc&%GOQH#GdJWYU4I(a>$9ize)`vL_wLdb)K387JGCu;<T9(__x<
z&+NBClMY0yM>K>}e%*d!hwBa{*<UH_&=88e^w%VNbc2)fVnedE@laAXr^^ko+Sn5f
zsiCAp;r^=*+4h7zZ!DeNkmkJH>btRbVnus~hyKw1rN3G?P1y6(tE_KL*z@#?j6=@5
z4<1SyVSj7%o|2TLL-v=qHn?u+P+I=uheF*JG=#(bi#K-oO5q!=8rm1{8Q~)T`;Q-T
zyTQtL|0I^){_6k4+(Rj)-HQM8*Q60%-d?f2$UPjn!;+inJ6m-tF4!~N`hEM%hIFg2
zA<h1ehS#pG+4;-%Rr{>i<pmuZlHCb=c3(Ac)YjM~4JqMpeaD8>ROeo_oE^IFl7_Uj
zp))%+L{c{%vgSS1;5ZZZIWF?0S%<>Qmvy}1kUL^tgOmJDs|kCaTVdaKuzk^<k)cPC
zcfy|MugW-N@88;xlw=)BTRwVEX-epj)7sm<<m9yCA9T3okY&#(e5chRDTQtPfZG;2
zlropOR(0rKd|BbMtzKw9d{3d1aVYf8<A)sEIh4}vxmITvhwdxhQ|P|b{*4YJ8eU)8
zE%s!?8`nBJ_i(F*PbzTlZ96k%^HXo_yEQ5Hb@(IWf%4?Jx7$;3aC^tMYtw&T`UoUM
z%+bnR8t~F4$7Gm0$7vX#?PSDeCvBhsJHq}51R*JG_ZjBvb-BbOKMZg)7&D9~C1}I1
zG0!WEDZE}{WbU2Ip1`^6PR2ySWvGG6e#On2gcz5P#N6H$6t8D&?sAG)EO+2d_y=)#
zC*o19Nyv%%&<PnLW%%Q|9A$;sU59SAIf4q0V6Izjj!u)@J@`-NUt}ap?X_(x4&OLU
zSz(15Z4Qd8RJ$|&Z9crStSB-v*aIP?b)a-13&pUc<x|b)$Y~zcY^npOu7#8?e$xgq
zGn*!z13r5&hk1=uhx#f<SZB<|mjNzf-XhWPVF1yVQ=4Pb{!=uQ_Aa!H;>DIdgyp!8
z&nTX&S`KQP{x(-}F}LYnsI54n<EX747JCZcugyFc;<@NWt=3FDfF*)xdx0d3WP;U(
z$H-{Jw*3{=kkxJ}l<>02%xEXGS&q$tDjkX);|6CGhE)lVZj0U1%1TS4kbIs+h-AYj
z`rx#S!adSQw~eN8?jXM*$&W@#{?u%HSi0m$>yh5tZetfD;R^=LmKONbB(7TN_|zl~
z!FUMj8Hrz>%!sSJ#I-ud?%S5urlwsc>&y&WeWhIMU<%sBwnw+++S+zOb#ua)*B4*U
zu=FA6Y%K&HyM}3%0~7Di63K}>*3~;iXaj{)7l}OLB!Q((xBvq9SOU{IC$WTg3Vx6y
z)0#+NhLCmJC_fECS1h)5DM6FRnq*d#c2jXJy~Y}u)oEZ>J#`-3X<UzqWCROmFcQC!
z-M!3+mOw*tMp&1dtVzr|vb$eXlO<wZv&v5W#O_#ca-QMk?55FbQr@WHQ*ltugjpg^
zB6v-9TY+gZyy9yLT?(OCa!w(5<);$(vH_Zbpyi9><@sns0?RMMf=QqR77Sar6(pTo
zPmu*s9aBzIq#*uSwiXN4LeR3sTJ{=Q|I|QPrXZgLcAM-uu%ijLi#VOY%}BDA!}ngN
zddh5oB)khvo$@Ly_`(E%wj<VU#Yw1er+Tv{7Oq2P*pl!b{&}Z&rfk=TxgYjSX9x0O
z&(80MdUmZ}jHGHTnb!MBJ!>qcN1`A0%<5FnSZ>8RSoaF6>xTnA>{)H`zjH#ioyhWA
zENzkPFzZ?ezcWg*O73tc-r>e8>**$+>6enM(mUKQ-(g0I%EmL7A0-E<DM#c1Yr<Ys
zDCFIc9(9W8@T$eNOR6d>E0)BTE}mTrH(yOBZk|39PGyQ|&4R@<W>?jS&sOpH=aJmC
z^RwrpK@R8I(eclyshxxCKQf?gnSFNEqD57UXVjL@!US8d98L>qU1tDEcjwCJ`A$Z*
zvoPv(h&oqg_vTF0Hql;AO14v%-RDAQdA5_5?JUdA8<>R%CpG(mJYZIC@18mRI*;nt
zd&834Z;b8T_5R%c1BTw=hMaqyH(cBK+sayJ`Ss2j(VpFUb$4pAAzjd?e=N6a@1ecN
zj>?^b5?y=0(7Ee$l(^A(qYH{0SXr9`7woo;4am>KtX9ueVEhBBweu@#%bT{0RXx0_
z1}+M%>PZV06BjI=Q?X)r;%8c$IW%OBYhnvG_uN3NP4eCqPMGN0%&b_csnpz?1uL&!
z>!jSkyx0UYwH1r11K&$cNE<%5Y~+I4QA=l)!JA#5nyR_A%gdKk%osjy(&$MuF3c{T
zRI<2Yd6}qXP|DyLZ(+sk+L|)>(6g@0?~f)#Q}*u%{9Haqs9aDzLz<zAr;sHxpyw_r
zpIs}{V!apR=T|MMjdH|{L!p!>iDYg0%i{lRe}%nGF9~F)+3Y;oqKr|FW2a_h6{UTa
zpBrFQ76`6zIrMexh4{sSx+Bb^CW+3`Sv)wxMg(;bM1kN~AQS?@v04Q*+HWoE&-7yx
zYv+g;Za)$E+r$+}4zAH>199z={le!6Jp(z!E<5PNE-3zNArPN<Y~ou3Xp>Mo4kdu#
zJ2*V!w>4TT^7#dIu0Mpt?nG=Zj}^uXHx4XRokLE>Pf#pXELWVXSfj|hHRfNVc(dX+
z74KL4w&D|tPbt2jD4aL!{7&^(72i~BQ2bCag98EN7oUbe@l}Ko`~b!Sg~Lv@EV+3^
zy7`tzsg{%ZnMjvM^+;dDc<4(so%8ajU#I%lR9~<9y{d0g{DI<giZ3fRD)LT`_5EMf
zlephd&s4>;iCCYwW<q=qjqj)NV~8lvz;ZkTh_b(dJcg+A?t$1zvAZIVH^%o>yihTw
zI7V@z;+GY9SIlzcM2SljIjW|<R`F)V+Z69od|2^2ia%78{g3j$QvGGcM#Xm&4=Vnz
zqIs5aCfgC^yD9ciEK-aqj#HedD9@Hqj-&<4&rzJO$h&pMe^v2%#kGoGSG-N}9>x0=
zH!8|;0Xw|kr@bF5KBM?E#a)WOQT(IgYl?E*p!|ob|6MVp$Hy6ptrev|K>kjulSSbA
z`zsDs9I7}%k@NubeOd7`#R|m*ihO67`Dzu(@K9f?NScEB1ByRXd`j`xivOkfk>cMK
zNoBBnH^m&q{)%KYn0|?35|0aX_vZMAD(U9@kn<h+(M5jxZ?nLaaJK(_mSAW6#j_{2
zHv<k!2|e)7t1otsggiw9CSNWhD0BZYFkkRS&s^boox)|!D!{@pA3K`%+hbuKF4Wn7
z8QT!8QXEfY?@Tah?C*m1s$uUfB+?%1V(d+ZY|22iHY1@!Ai{|Ao8;SpV{L}n_(0km
z$iekaZG&SL`M6%joAoXal!0jVKw^}F2D4sXe}nes<3i7Kfc7}LG4|Lmn=%lsktoD`
zCYZFfhzQzS5wOS6k+H|?xhX>%Q&4DsAi{|EAT4Nb9qgI?#?h6rw+S-K<YHkMg~~tH
zWWO=}`&fec-b1CDdq(xN<^xEWgKK7i$^@>LfoyWHe(M9<%h8>w-%F6Oo2mg4Hp1Q@
zqX5nJwuT(o?bZg^`%^Rdm_M+2)@!g=f=FJs&3d_iSht|PTtwz0&IGgGoPK>T3_PMb
z=G^N1L3smP`iyD_4<;}K-Z|_&qk463@xslGk!i2)9bPxH@w|maW9lKj-}v;x+%23b
z{bb|QsiU^<Z=Ac3+Ea~hj@jDy+?ZvJ&n-N!@!MlQZhWq;edGGU&%PUR96Z$uHQW$R
zhR)|&ckQ(<IDk3NckQ)1h8k8o`x}cE_QmpR#MdJJ*O;N5-}uwP`Hhc^S=#tNW4bja
z56){W?6{=yVc^CwOBx^QIJ@!2!TlSH2VdFv@U*PPHDk&flgH#YCUxxA*kf>Q<D4<)
zHHN2EG~PI^f8$Tb)HdD#I~B;+1MxR5oP+u;ZCpLAE544rtTAh0_r`B8oQs9uQeM{h
z(8786p7KxemE`4(*W;VX+{SrzPh-Y*^~mzH{EN^|#cZrUv>H9+P3#<RAG`KI$mye?
z{gJ6n0_IM$VEj1^k8(`pE)<B2BZR^|QQG|`W%Hb7H58X;Wyn0Ik;}WAETgkXSp09Q
z<IX5bJKlqtvr!jE9?alr%Mirl5lk1>)sCD=E#f`|o8j-!`ki)9K$80t{3r7-Vo%4v
zJqG!`XAnf2!<ZBvCiW%F6k1=9(w*Aa7x-V2at>jfC=*jVVkPzj=3}p(wgAsPL}MGJ
za)4=<+=71&fl~YU>P;w>#%C)NS(4ZNw7GbGBH9(y_-sYAE;wn^=9sh+XsJAO?Mqp3
zHPm!IY7x!leoEuB7E#-v*G_%f&-)rw>x`ZF`!CcbgAIZmDmR7UrEee#PffVx|FEYf
zM|dj2hbQJSNUCg|uj1O37Jm%Fha`Mv!Y3_wX3`0n&oB==GR(t{R?R-_kQ)cMV<1Mb
zjd-RJA!d0pn?gbz{{N1JQ^bi(Z?xVo==okx7bnDzJNx2AK@q7e-sgPVI;*XprA4_v
z><JoLsOV0fmEySJ78y9<)u9FhQVwOM9O_QGJWj>4!)E7<wirj`O?AY2e_YS^M<Exr
z#hOZFOU*x3E#*Hh7=tx0#DZrG1YYmcE!59!Q9WZ=wYpPPHM0}rt$J8xBUX(*O)_<E
z8?3W=)MToD-9NADrYdMe2|PVQa>}e9LG(_a^~IVjer6wK9&7z2f|9q!WnS;JTk4wA
zZq+|;v-)K%vATAXQ<gQq2Fo6=*5d?G+pzV1anEz>0~<MlSs9r9b}YzJge(-9E!kS?
ze&8mQsqt4a6q&d`(J-UTeyu*$4d5S$H=`y`c(oZVi0Y?WHLU*oBXDk;-IeNX5?Z2D
zz1eN+PIay0Cz9?q){-^C21wxk;1+eT<lI{|?EMKnJ7GII1K+=-XXmc<OyzFsAiY;n
zPxiFDRCa!UbWi-cc9Na=2y%2}4%v@~=VAJfuwWm?i2seHcf8eP<pl+u*+Gu$*)`Ef
zr}txcddU(z!0_~P9Iq&*4qfXR`wkZNwSw3q$W^Slwy~yN{i6{nBjV-9A_YYyc-J|K
z{-Gx)sh8^g^Q1N54alGN$>ZtstkHW<BEh+h;XAwu?`VbNe6OduCy&zP`sDE?%kJoO
z&UPyKV9{xVCyY_2Lgdt_(>L3hnC;{YaZ0ntU9u>*XW!hOdA)L-_Sw$7>|Xuw05a!-
zzBznyS<O$F_3?oJt;XO#2hMax^BHC)l4`Si0sAuXjBGxIgrgnE=0C6VH1OxPjm`C*
z{cvt^)8~yxc)mDSo($@{Ml}oOEyky*<O!4i2v4*i#ZT+U_dJo$p@L5l<8Q_IYvHr2
zf7nCB&-LR&`u#rQ<HBaWNGH5;bgXC2-nsS9etyU<(FAsV<1-?wLu>5Nvge-zOJRMc
z-!me25)a<<!ghZ59q;0q=X82r$o+84=Y`(kbNKT@b}|Y58J-Kk-aqqsp^S@hG+l@N
zz~@=(6u+)W-jMMRD?X+u%n0ITSOMIw@&BdB0Rx{4{Ey<B#8k`Lr|ExJly{R*o?I^1
z)0K#Pxr!HRyu6!)_+r)N-52O(nve5uS#E{mT19zI2)lQw{)D1D2SWT$RsS6kIs@y?
zBb1n~$XiP4O`qrW*7#h-fr>+nPP-^KL{aJweU$2)&BpX;inA2wDw2F*`fG~26&n=g
z`6beAurka?c82(M#rqWN6}KvGQ#8+QCV;tNxhaa%70Ku@zDjYq;#U=KP`pv`R>eCM
z$pNu^cf~%6eHDlNfA+ovz>4BpyZbIPmthzN1_9Z;Yyz^)u&Wq{ZP<n#l&BF|hAk{3
z42Za)0^$ye#zYg`qW;k&XnZEm7-L)$;{u81MYCZRV^oN^Bq&MzzwgvneS0pWq9%Ds
zo;B0=JLgo@sp{(L>Z<Bf)xt_4XNeeox^R|ouCP{EC*(8|!*3F97H$=CCW-zng&l;Q
zg#CnrgjK?ELQXv~{%?hx$srFrbi*#f?!qy`YT<O@OyNbs%Y-)zZxe18-YtAw_>>Uv
zzw~~Mjn^md*HHZCaQm72IPcf^Eb$K2)g0RszH6v74qNr&MTUP*!!SI^kHZm*ZhLvZ
z920o53gP1V{sMiQ;K?~+)+Mhm|NYu<+`mu5-#f2wAq1YLUo$9pm5SuN-#qZ~bl0Op
za6Q@_rc1d`_cYKx4#?oIXv4E4<h<WX@Ns=zS{~f{wf1;_#kSi!uWus+aeV_~`Z$yC
z^LHI+ABQ@6L*Gj=fhYN#jO!Z-eg3+=-}|*gkk}b07w@Q#2cNG*K3C{AL&<VS+OH4y
z065Z-!^!$Ml<_?1?!yt!Uv=z!acQFSeG)V-eJ#Ko-*X+z`?Zsx?_l1qErGs+dB1ia
z>ggb#37|j6zWw?S_%QF+`VTnxeZO0y?!iUx*IM!oVCRQUNzNWIyLNQ&-5O-VU8+==
z1zpT~|FFfW|ASXX9T5=kaaO|vuZ+w(BvCjQT#|2?630&FZz^5PU@5mLP$u1+31kYt
z3cuXmKi7jxhVV)D8pTMNl)W5E71~yYVa9p@nbdmvrBdSoX@*N(6tZtu&?VK_UMdw1
zE5|#k!rK_Eb5J;}0xOHer3#1j3sOzR*~ZyHs?@!T>RennzBWiTlV|I~@r!~~b8+no
z$IlB=W#Y0yBWkZeR*NoSGC}%cK&nOI-GIg+zf2eQgfFM;;C)sQvbR$_EeLy&2qy<k
zQjGn<uW{llUa;K}mX$S5;%=+I_@yjt+?Xp{xT2)6Nwmym2oleLwS_Qa%g8qJ?_!GV
zT?}sV#s{o~Dbh-qVl9~A(icQ+;+NPoXgbgHjJr5*JwRJIl=#r5^Z(WpShb7h&00~j
zvZgL)JpUo5uyCdAK1}us4?$-PlSFm1>uL_ptUN#U+?0|tX?KR^2X3C+fK7Qc&ttPm
zGA8Gw64O|;44GOsS2oMbGz-NUA=7<e0w2qw{Qvx9P;Muh24{cblYssTMRo9>{b75K
zDdYPollP7-#4rvbXLJAbAnXG&JpzXCHEViL7#tKdDV)$KQIu((Y7rh1wo0}R4-MOd
zZNqk9hXjYt2e`N_73_UC9sqkb#aTS}?XHSs$$AzqcmSc705h7H^Suiv`bX>^!|^t{
z401V&f@I9c@$6~k9PPf_g5_DVT%-MB^4oyiOieu>YT_e4fkz9k5$&~US43nv5Dz6n
zc~>GH9K9s(FFZ;(OjsqHCOknnTewhY9S7(?L;NP;<-)6lUliUf{C~oig#B>x%%{zt
z0ISHSF@6x*`4ze{rksw*D@(L^z!u~&Kf>!_;rgsReJNHh1$|c5t#G)|Q#8#C`plbM
zH#_JvXC)STMYfvti}#>Mle1UMUbdhHifH&buV&7w1+xy6EaCSB<cpjHeYm`;2JLMu
z7N(4sA`q7B^qE~(w_?$pRdrB%u+G;dmKmM1!*Vo#{oT_MG>SL6d-B84kM3Z{j;vFR
z6HgbHGIIVd90Q5hP0vaki(&##j)Xiu78sDh{1Rlm#;gL=2T?E`hmQj?_<vyji-er_
zn-AX8^g0;@ktHGL{pNs=r_1kM^Nwb^OwXr#I%ppUWN<e0#qWIYw+eo7ecZ3Y>*M|I
z^|2S~<A4k<gTCsRz>^oiFRpI@80L%lV|jahp99S}<v8e`$AIZr==6?$JZ=>FaEIao
zHZ+F&y21g>Z9=%LXaduvyB$Y7e?w#E%k%d6<5({~hU47Q!HnUmq3;RA^^WI2M~t0b
z@LT2&Lbicy51B60XWo!*<WeZS-Vv9(27UVt{7^QM{Rj3tXdB6yyzr>T0}Q%joe+Be
zozFkz{BvtZpN>4c^GJnz;9tBSf{QF*{U40q{>ZRlrV~7pC*dd2V>o{k=^gY)6p~A#
z959qSk-w?*^Ylm+@?v8XhFu1QY+Q0fx%uFdkMSovn7>c+r`KfsVpR7V7yp0Ag_$3c
z%cN$IOQqTYFt~v(_pR=<UG9s*%@7r|NWERaX>uFk?Ju~WQ8dB}3LiI)R|1g}g*Khu
zIb&nGq}dTBI+xg(E+wwi#&l_M&4WhN$5lH;H&RuQ9-e@vg2JDGYaEt?(U^`&a7?!v
zVQoxD!p3xr{hu?Yv!cWac^BtD8PoB*s(oxh^hY1lwMe9*F<t)f?7cq&ec*_yfgxM8
z;uixZdwCy?;r@XmGfU``5n8mI_X9_02lcK#)|a#@mp81#*GIi1Hx%bLf3X1jsBHJq
z6K7<n+lQ>?FJF;GhcG*8>71H*^I$20rP_0AR<2yWVr7pkK5W&e!ai+Peq_aw+3x6o
z*34d6(<6H#qV)COzv?}(_Z)Oc=Pt~ys9C*eC3ZK+_8U+>;K)Irv3|pQjrG`ad@|N^
z?I^zo{r4K{v0NJ(>*aj~x?TlhF6?oR$n5KVl(8O%?Tj}{SS_3)JXu&HTq0yAf$`22
zZWL}2eo6Rc;T^(n2<;s_;@dlT;14DLi_pe=kWa&NnCbX;&9>$i9ez9SLf410u^r<<
z&VC*7A2tU3FkcA%WDIEia9%4q_HW}o4?jj2139}}-VFtDR!rc@k&ws75+^~~KFB!M
z!6lEz64OEZI3R=n2J>Ge<h<W}@SdjEGIR{HB;>r`9PsgU`5jnxW|=O}hvz}e9|LmC
z#&F(weXAgd>zfzT_kLqQu7^FCF<>3^F+a>7Zk;H9`D4JBG4SEOY2Gn^JZ==0%VQWW
z;K7UmX$O#19D={T`D4H{W9Q5A@#S|P==d0L2lO4x81NG4dx8nd`En-4PA@1%dy$3k
z5Xj$e4A={W*YFr{@SqR%9xvMa@q_nrEXFy&<&6O!I>o=ov%Lo_NGg05Sj<J;oZQKG
z7zaKLFAT@7gck;X4;vKTM`6l7PKy!WObRo+X#j<b0l5Wav?#(b?gfib*c~MZWj8qC
zQ-oA%H~dm&mb5kGOhvj&;?Tmz5Ecw8#|L@sOCT7}72u6sqMf)@0p8dp+KbB+{*3xN
zSgb_n;sU&}OB^Q8)&+QDm&l51SAaKmiH_p3L59ZVZ4tYXO*jUrTbQX%g?!``h3Dco
z?~NVrnZ|r$M*^d};uK?l@aQi0lFn~eXFJZN<1gt7>c6DpJG<CRx{QBG*T}!5J8-)?
z|B{Z|)oHC2CufU4@=Ln2SRA$$;fH@o*MRMIuFK&}1W|PCq%NK9_l?5kx4SHQvt@nd
zsKZ=uwDPfD7#%oT%B55<72k<=Z%b$d6nWcgFZ=O<qMkOxMY+zso6+!#o$nD96(75I
zo$bAJZtbdL=DOD-O9z9mTexcJ9N>J&=hv<t*n4Gd?|Bu2C|R<6c3p40R5=F5!}GGe
z7tF(sP4j#A%l4ksKihl$vgN%oYrJSKf-G4y8&;YNAe^tw%6hNF-c8)J3^LAZ$NBlS
zz2|awGwfY-%<}p3oz=P9*vUpbQE_pE8GjGuURqiysa)K<#}7IBaWyI0MCxB?e8cDO
zC*vCw0^Hwoe8X~WV0_~$LPPJecsIhK3xJ1_>&JYQ@lF1_tTEJwPSGUcal+3CKPy}z
zWS@@V*9k8WUM94MEc|~Yz8#uJhVLOXn_xU=2apHa`Ml4#rH*<Kj(xYk=esKwXY8fY
zqGj`!`xj5M=gh$rK-~9}af|hXd9COM;J_t~obT7NF5$99t`Zc-tKNBXBn0f<Rmx)s
zuKy0uyvFQ;Q6H-K0q?G^go4{3_s;8^4}quYcQhWqSrT&IZw~l)y0nsFf1BwtJ)ds=
zxaCCXV>s`;zWi}Z>zF>?-(DYkggy>+aFghBNyvFW-b?ZPb%#FYi}_=Ddwu!imRF&#
z0*80h$Kys}xjfpVa1UnOatXp^6^Fod>GH=d<+1Z+`S|?hk6Z45zJnRJR6^eqmXiDN
z<wA^|Uhoq02jK^eTQaCu4Ub!n9Q<L%EdvG(DR<#Nc-*pyqlMVGr8RO{e)ofmHY_^t
zoei(27O#Kjyw?+_tbb?y8yns^|BVxeuRmqPDTm(aEfmY|qm3fR-R^u-Fb%=AKOEfG
zp_P+safh)D_kX}}WH!VY+wf%=UTjSSXD_yr-bRr<QVerAlYn6kM<y8NTmvrmVvDsj
zY44}Jjbe$5lwjyE^CydxVg<s8XAr>NV5Pl{VmfD|n677|n677|n67W5n677|n677|
zn677|n0_A{MGkz@vQg~73=SwX%gJONGF`m97Q?Oqg=^sf8iOuJH+hvI2bnx53A=&|
z&2%y71ClP}o!S&5rG6yB$)#^l*q@5RDb0>yfiM_ccr<slXnrDodVy`u;pwp;%IMj`
zeQ@FsM&NzSdnG)YTZ&tRsbE_&LM!hXkI<aHjPR*re1saXmI8@ZK7b;%W-5%(#v)k?
zYe2dbyoUk@hyDv0Yr27AZd-G2rD=mqZcna(Bz6xuz_Qctao)84pb@*2TPzuR+Fs>T
z!x;sB7jvvEal4q8HHH*dY5;gNEb%?fX?lv4CzQ8p9C8nI+=%f2Fd&M?rYLBu6WrRI
zb%T|GyL}K@t0?!5k5fJ-uqXC`q8VP~>jb{3=tcgD$3*_RhCvju9fG^+>DzCY1+RsE
z^zqs7a-zQhNZ*3<P1ugzA9eVQ!4Rz9YWn&m(Es+9uZxx~iW$DnUAl77%2^BM&ixSE
zMr*bJ4>B}dc9oL-Lu}Q&z9fsCn$KU61^w41j_%VSy>Z33WQ%NaNjBLk+j#<v)4c_4
z{@Ygn(sI_UDZ@sNjJ;5E=b#nV2hJrl@a8od2HS+e|EjSprZQG7sS9jIV;U`otCq}O
zfT8)?n!3|#Yhw1f9I^jL&sEs9$W6~gGdA%_iTISoK~GJ@YWY8TLIO7ho4xou*Lc^5
zt<x~Kj(P@{QU5E?Pq6QvbGeq7vVVlFZ7wb9FSWH=xv>kM965L3p2~a+kaJ0lJggT1
z5zD;Zd_}Bw)Ss^K9(i*WO=NcqWWSyJB_B#`EW2A=a6Tj{?=L(`I80b2oF+U$I9s?-
zxLRm-x6rpq{N=){g=TjP|C`1CKjBM4v%7`=r}zW}E)>!ziag)Rac<&V;RYfGaJG*z
z{BM{1>qMOA{qlcI_=M#7>x2I&|F?<I|5suDzO-39IG7$cvm^E)BE0Qy45XD8`6}TQ
zh2waZ@>xQhuJNp$l=I#rvfdDR?-8v>0krD`ESH=eUHXp@vO7cmIAM)&k&xX{`kyIe
z4<zwEb3hmtT6mwY{QTH{)6mCzEzvZWU)VK&MEmBb4j=Rs(URqJ{{?4^+$%9uAM51-
z{#WgtSzo;KE#YVgm_P64fmnfh>7Dmu-9i-)D&^4&_tS0gWXBhmKAL-A+u-9c=ue<)
zY)s%u)=5t@++oNNN5I~Bzu6GP(|rb&a2;e!m-Uk8L9D~!<A4ml0*@>SIqz2sKCW*%
z+6mrg)EA#K;#`oA12T9V`nr>l^M2=pkL#NUeJp3{<Nf0E_j%Ah4#?njczh)$@Z?qS
zi|gA8eLO$vE5YIQeHk?4_-lF{ZsHU2t{eTg=Y{(dlyM5dJBH!$9if*mL?+nIc*k_<
z{u@U;f7ivzk54zBzsEtx-<@woq=T7*;&&;ZM_liiH#%bM^nxAG$GPlQko$Cb9ho<z
zn{%kAJ#$=i4f^)4_;7Pjg9i;c*f}Wfe+w7AJLeo!>D}AkE-Bysc4_v?cbdPx{q5$J
zSG?2W^~AcZ_`TwtGR#C>d)J7UQzJ&4(hRdvw6*@szSQ{I(bwUm-Fc@%?(b1dBl%lm
zC*(=YMcIa_VTO<IB-{9;x3{*9`4fe_H#IFKdu#5{pIl1uF#ckOY8WAtE<#e6q2d!e
zH$!zE1HMd=Gri`%?I|<8PL@JZs(g+`PT4;Hslt#tVEzp+yuP1Lzf`I>Al;2W8_e?B
z&tY8)Q9+CJ+Xdqhi&og_{RPi3inGE_2Zg(gb5_{tL?Oc^oE3IDS?GeA6?Qr$&aAN0
zX>qW^W+2WG6@81Ug7iw{EL~9eD!9gPQQckXkVTvP5*RmYbyu1KH*4kSCck0iyG@Q+
zE8drywHgAFF8n<7+N>1`%v!xpVSk<>X013ERREH8Bs`j9&*tp6@Lp?vItV_z%Y1+q
zTOdKljgeT(Ew!Tu`ABR;4`HM-?-`H4$27YP;V{mgSt_g*mI{e7A3%{>G8IP1;s}RX
z1UAVo1@EE2L8}yt@`H^Q{u#@R|4B1f@$c`&XRh3wl%KnDQ&lbN&rr2`&l##gC`8Ok
z*@W&8N8{HyRs%ki8U?kbTN9OCDi7aA)~ZhZNh>Gf4Q|d?hu932zt}O6zoghc)kmZV
zl?Bc>_(8y2#a*2L9O}R)lT)ka;ZDriZ*XGATk!wgCa1b#7HWS{AIwf|ST!z2b9QQf
z5of9{UNtV+XlCbR`=JS}O4WMq{Mo4dTn2xy#Q@PKr7XpN&bk0iLSc%@()(mG3Y$A}
zlCfe??!#!&ih<|?MKe@3bM<$crmDAmATnV><@#qY7C=kIe)oILU9s^RR+3sDp75`~
z|6hxEs~c;ODgJkwyJDF)Fn86!QUW*bXQknzFS4`2n1C~5obx%@xhtm0@S}v)!YM*q
zM*#o1;%kMc3C|W@BHSXpPI#;EZsE6u4+?)E+#!5c_=1pcv6#P;gnn-83h~zqZzZPl
z=CUxzd076>%KtgxOGNnZ71~>4#D7Qr{@YykZW;3Sc-k|(|29`o@{rSpgUI0qaiYT6
zcdZeg-=U%W6k+~1l+IE3{Jr#W`WBDf3&!WYO61s$*ji{E5%9glmkU4cTo*gEOvmOT
zfmY87bLqp|{C)oZQFB`#X4%Fkb6dPB7;8ANIzgJ(j&1-B-tXS|uIp$Bd>r~M!Ert6
zrFY(M1O%wkL8UzAVa|YiS#q?6DiY0Uu$S!PFlaF*8l1rbxtw23jHdh;WQfM#-gzCf
zA&93t6z#!g$e1qYe0UzjIvhR@$lz!2$dZurezoA^`ksJ3-dEJeaf8=)0calwWUwC|
z4CkHqJ0F6$zMseR@xJx?^5?c-IUZc=l^~oaugcT+D)b%9+}16)(3|qE8+C4%?s6bq
zA7u7m=C-a!IJPU^@jU4A=eGDgCSQIWQTg+I95gO{E#uHV0euHEx0S*u?O^7%GPqa=
zGq*Ja^|YtUg8lk(?%ThA!*g2|*=)H@V!7Xn^7280u!5xjz=NOLTE~in+k*ETXGFO-
zz~<eVwL5kftlhl35MM}Iuz20>#M;yLY+O5dPa(c6bivv|dmgo~3a#56uFct6)s9|)
z47<yk3d=wj^8%b{itGR6=C*jN!p^D%qQTCJ7hW3(Or}RF-GLsdLbE~2q|;0wQ^@-<
zH;Xlsk$737z2G!o^%trLGp|{slywwRDL#+Vd}!k9K{tTLUT}xz_JV7xZQI;laP7po
zz2Mr5(_U~L>g@%0m^|HHa9MF~FSw54vIp)3$62aWC+!8tM{{iIiTegDhd=iX=tm-)
z++;U$?Cqt3l7Asvqr8s+`86lr<j8LfSKoZ7B$`CA-T}_d-IGStdje1re<IKdHeqe`
zhqs~m&#;zphV3YZkGiEm|L~AS75FfEMNj+<=!`zpfm00L)aB#u{}$P~(0IfKsP<D&
z{IOQ<d^j5nS9YJwF1Rm@=Vp+!IUh~=?TW`1>_itXB4n);w}i=Q!i*WU{FBXG*oTSF
z6Oi|gt;Z*JEv_`U?uPH#_|SANN0C36J>=RT99kc1l@FW?aCcY(b}Uva>dgh<BH3I3
z(B=YwheGea^Zs$%xRq;kK4>gzb};B$x8V7rFUh_M$Fd*O&Vprp&~_I8B1>_iJqhDu
zK$Jw}&^I#I5x=Z==&ze|{Z=sm`q6d6!Li5(h3kbdj1x~c-qY}7iH63Wv|IAdlkCvO
z$5>mDiI*VbHRh%DV~+f>=dYpQVfcIJ^|7z(Y5LuQg2<AP^M13z$J33kfoD1Rbk~6P
zaj4=^=!@U|-meaRaeZ6^&u~1C_}KFz@IDSmvky5wCh+7&_{H^I2Zs5gKHMr%{;mei
zIORC#_-%yA{^EnDACDV^KHOQjfDMfmzou{ibKI9bE1JM^q5BGsc>ZpVoiESZmmlW^
zQKxDF=D6nnV8)7fL*Ea5Bp}a$ju<<=U<~wSA!J*~c9H2aedf*AWst!_6kbDPMLvV)
z&Y$nzSS|1Sf#2G#7*wuJ2R?W$&d8&fa&D~H9@dP#|M1%A37M8v!7IZG$L~m0-Cwo2
zsz=qN*Mj1i`%>2?7hd^JuQz_VFUVf;POsO0{7&<Cu6(D{8<qP~NB7uY^!nKSZQed?
ze0XG|my^j6FE<}C5%S;c>`|5I+^;HI_3oel_U;hSJ*xUurCxa?O+H(7Q@j3eC(g{2
zm%m-GB-6kA?Ns$SLHXN>UaNz7LFau%XHE^W`wEt1_ob?{`x3o24FCPk@4WQd1=Pv-
z{g5~6glshU?{a&Xci;V}=P(xM(Bog^9Ks`N|Eoz=s;Wa(xT(vIJKtJ&PT7vkPqRHL
zc8q$ivPY90>w5IsaoK;@eg{6w3wCsV?#{P@<((OB)*Cy+&T|%axAG49?B3D6>c)jP
zT=<=rYAabn)YM@|88oGKbc3eW(DeLHAO6|jL(e%siufnNQ-6u+f5r4a6x08m-<S6I
z_RdEw*3Wm`1McpffBgN8sNC)zNQG>7ij&}O!cE|BZmV|q!Mwp#cqMniFWLTRlVnCx
zasuv+WRD4yB+`8V$teuebCyX8f5kAv80OehDM_XOOvxe!9Cp4*3i+jTSjt?5c$j10
zex12F2JW_*<QP2Fnt4iQ5H^(^PV!;~>@uAsZ_re)`6O3STF%B6rZQ$fnkwXD1@jTF
z!wbTBOfHq$2&J}*A?#=FL;!C;^BCv?Z21P`nbP!UGxI=X&SBW4nfs`xbC9`&>@xF8
zbWUa1>qsxpFqg2S$qb{iS_LkKuEp@c$K$AW6-lZ|Pvp<3nGPnV!bWTHQ?!+td%Yn1
z5xkS%horHs`Fg#80?=6V<!CnDLE=r52SukLWa2hOdpC-9TP&KRU9_(#nvMSNO}o@+
z4C7L}H=Rq((JtD3CJ%~eikSGdqAiW0{W=!S(JtC=6>Te{ZC565j-qXkWzx|u+Fi=z
z;XKio742tHw3lPi9POgL>Y_CXYf+RTuX67B9zKMgKncGh6kb3ZuwL*h;l&L%@r+qR
zOZXlsypWgucCbyc>-EL-D}bQsGJHPz5^{W*(X_Ta2ruPz{ibpF(6n*vP&CDbavV*a
zo7VOhH-y~uAiTU7f##CI9FsBUk(nyy1~8?c!cVxF0q-WeGh!bjI}f>VzP|+9w01-g
zZegbP8aEBuzJh1?DV%H5+G$II@Jh0a!8T+4;7m4Mc+=r{&^71FtGnRWycvi`L6p(6
z1?{o%L}Y|6AXr@CEhqX2+-cS#>;ciz2k?<tofv_)ZFn2Mgw%XGMA%I+Xg&tSAs|}%
z04+|*rNjsW80jmIFf6myodmOXG$Z){J|*5Jyv2ty(%0W%*cTz1NaA@Avl+<;Xz@BE
zNPP={5h`(n+xwzkH2*q8{E}01wtyEfk`K`0+ZL%6-*ujiHgh_Hw+<&K>hL=yu?oLa
z6RYt%E$kPxTBbl}D$r>Rlzt<eQqi?uIChYz>?#ZA)KI~p_cKfMK@yD^uge?Z<W6xV
z$v48OE;W3)yAw)3+-n(p7%{(qjE8rklj7?6>%8obLgwoE8+K<SMOV+?WR)2Omi7Ek
z^t+x6>-nF_{goW+`99Y3Dd@sA#S&D<ooO6Gn%}L)p`IJ}BXX$c@38v*l?>{+G40UJ
zVm&wJXfUpx?`Ob?WUZbXJDco07KX8F7?bt<FU<7C#<8CNm1p=<$D*G9jVz5D+xU9k
znkq`drU+uSsT!VEn@#~?wtK2cZR=I^X5lCwqt3_J1R}qtx2;#x%fd4li&gzP#$r|f
zI%DNkbxX_FWbB@Qr%&rapVqUC<wN)!vf1=i8GG&jp0OT;>?Ov!2gH8H@*!G01qn>&
z*+%=ijQ#oBGcX^YC8%W0`GUD4h+J*|oW-)*ela|TBl!E)b_QCkK<`)E8SZ=wmtWiI
zb8xktpLPo;;1av92n|3)yI0zwf=y&=zXXzYtfZ4z5%z;CK_Oud{}%ingAr5-zcLq2
zA^RlQrqw|>jdlGqjbQ{`1%kKU5jc3xytk)?6+!!%@CdJgw9@(D7Mv2aS`8_mDbu6i
zL930B@i9fiZ>J*Yz{GTpk;>q(Fnk$V<PjbQW;-JB2)ly$A_yK~&%cvpsGssLjBj$4
z|LK{-gRyA&v6WT6A*kQO%9bz}$CofSdCw)xC9#(d1t@65^4nm6EtL|!p#b~QS2X*j
z%&jgwFT|?miZZTqZhg^tA*Qmn4968d)OlPryqHU$+t8j=OQ-E?JZ)nJrY2|?TY8P0
zwU0%o>JB~~thMM999ulJ_=3t3w>TSDnGUTjy47bH-s|Wr@nOjUk#o~|lL;$uz^IgP
z3yxHPW`7&0ubRhX0#!H<5Rv24JPf7~e9S2p^ET%}@G+-s0~0xy{M20X$HkMM8cTjE
zlfM^77#v4%>l~&Myy~fu>S9Qp>KTNQIFLWWWE{!h)NmUglT0fSlv^rJ^^BbADPDB}
z3IY$$dde3gCYFd3mKr&Qz?1i(NgupU=HzS~iD2c~#PyC|O{AtUI3B;|7<3JeL{OU`
zUgYStL>KfpQ08JmQw(|u4n#YX=z?<iVlEc6fI&CoK+v<V0J@-4EgXJ2;OK$_-iFp$
z%2^)Miw~OwPKapTqMVU4pD0e@382hTVI__*__Xo(VWgQj(zr&IxuUOx$VHAqqCMB8
zwp!$TXA)RpuqD8UsW(){Y=wa}*G|KGRQzIuYhz)LCw#`plbP_nPD*gKbh58XMOKxp
zKNVG{Tyd5+AghHE=W^wm3zw6z(m2O5XCcRSL&%AyDUgM57cRQ4jFfjRhd|`6-w8fq
zP83~&=+SOvX907fC=}%>9G|pItS)Fg2qTUBq-DCqD#j-*6K-1HR`4;Kd!l{PGTEIH
zwO_er=<nY$@u7%Ts+7ow5L+zbeUbwr#}*h*3qp4zrxS)dDS=ARtMa;B=ZV_*#6?WP
z8W)Ceo|6(bIVs^rCnenGqy**%8t@xAK9tbYA-IHR5ZHG>Kmt={9;R#~<uuFy6*+f8
zQ~e3KTG$=ll{ip630}!mQ&Q_Z2s{H9gVZ`4h(X{<I1f_S<A4W&=ixj^x%@;=BuK1>
zfptys{7l={9Uh;;0S|)D&os-=D(6A)`I)wj)CT84U@n;Kv~8rm<U9z>h4Ucg@)K1$
z7ON|tDcwPi!hynO>MqSGxm2c5@0VSGoTe!dnCpe#gi$Fc!0*GNJTh_b*tO>Kq5}@*
zz`OU7)8Fgy7}qxjW6(svsq*)?qneH{IjqD-A(mEY^H+R#tWRI}|DUrJ(Om!D%)Zs~
zcUtLnVHhUM`XrZTlZ~>;qCS{;Ocr2`mtpdTqM<1a5L3zI3#%kdZgYW>-RsO_CYFd9
z@oE&}ykb+6d_3@e53O{Pd07kE&cVF-$z!q$P15K~gkz$gUZgtn$Ec3=S@Y;inf)YB
z?Ne2qEE|_x+Q-bq{0>WRzTc_c)5xFN6RZ8H-QCD#Gyl~7CkpXgV;7>zpV=SloS?>?
zQd<W#^OHyaBhPGS5FXM#drYTf%WSgj4xIOwlf^Up9@9HHvrn?*j`3ZSB}2z2Ka>6P
zr<29m<dUJ-Y$FW);x$wv+dIj9I@K-5n>B0N7`KiK)Pxz+Mh3YJhN3-|<}9k4TC=*k
zX4!(eg|_<8>SMjNSIbw`^~0L5XzAB~^hQkXJZ&Xl?TF<y^Ml&qRzlNf&skCvundOG
zszYg@K!=SCQ0yo=?Y>nz{j^2%<{?zh*pP;6AIrwjWrs=f9s7#e^A@ccFbf|`tgBfu
zf63`wAzJ@qy9c(Jee1oPpX)LwJG!|z!TEXHh{tW~awk&HYBH(`2S}~lR5&v&%cx)2
zhqq?M%Gpb1VMSqsXR&A*1K<O_I2%;93NApLHe)z~H?VzKZoMH37l#=P0xj(WO+2I1
zcZE0S^nUmva4x;v(pGmTFe7#+<yN4ouxh8Rn47ypa@v^dC=oKc+wf@q=YHYH*|fxM
z5&5L|j!)v@CE4|v4TT#EE=X@mU6{Nmaaou+@u|mu@cqXg<rZ8vW%6OdckzLNe8LYe
zDP5o1klYBp3yYpIox?G+{4Z?-SsFVBcE2#o89WflQV~TWi5a%~;S2J@7vzP{<b}`V
z`4{E!?B(TLGH8-xKqZ5wd3>`xp1IGtBrJL;$>q6K&J$G9EHZPVWb|&-$&#>&WG@e0
zHS5vQ=CXG#xaqB`=U))i<oR!uKkG+xSYKV4=U?yM!3XPd_M7%3I`BSgun~-Iz+CwF
zUH*a1P88qY&3WyXo0=;+6fb*_f8tk!_X0bB=TNYyt^9%J4>W(^aE0fXtEi0|Y!$V3
z!z;$)SgAvM&fx}Tm&uxtz{TSgCLSV0Qb7X3uEge=?u37Z{5d9J_z}X%!WqIj!Ue)Q
z;pswNFUG%AxK((g@K)hnLQWYl{P%@F7VZ-MUbsj2mhdk^+u#N9n{Ye;>@FNEtP;);
zo*}d~t_Xjh_#X)05ORn^eMblf3ug<L39k`;S@^W@7sB5X(|F4$<UZZppX^Wa$4z8>
znuzq8if<vlgZQ4pBZZ@dGlX-6rwY#&UM##u_(dYpxmElf;_ngvZSjwY|FQ7b!o9+G
zh&Zpm5mBF-psC||wG_4`Lf(^zaD9cJlK*I7wd9k9rwHc>R}!K3OyRkbZxCK3{Jiis
zBEsJ(yhrkTh1^4n`FTqC3nIe5D11foKMLO!CJ~46u;+?}Z!647-bGk0oFP0*c(w2m
zBFg^>BAW9Z!e@xc$1mm2{msem7XN4Qe-U4R8=d~#ria*3*jIRraJ=x-!ui6L!gaz8
zMC9vo@ms}zN&HRXzbgLQ!pDWr34cw*dA&%)_5YLP?+R0RqfB`VBEq#6b|>OIDujb1
zKT0@GNJ9t4JDG^^3xrD~uNAHnt`}}4BK#MHH%fks@E+m4!pDgS|6?JoB$)2cg|7-<
z6Vfo4;Ts7{h&Y-HI|xSzKPy}>{00%_e=iZ8p8JIl5~24Q;je|iCnEe_@!V65JdJJ{
zzKO6o5&C)xhY4p07YWZLBK`*9Wx^|j*9x}@k&@jHxIGN*d4syiz5?$PJemyK3E7vV
zyj(a~c(ic1uu5pp9fap|jqy$t&Jvy~<m?sw&lIi`UL?Fsc$M(;!rO&k7v3Y}^OpL)
zCwxTswD8Bm=Y_u%{!aJ@;cLP-g#~=BKyQ(-neY%{J7HF6-%3IF-r@%ej}%r4M+$8#
zGK8Nb-tQT}{j`|wGNG+^1<xJ3DEIr9UMT)j;a1@_!fiqtcrhLg_lPv_B0eO1O!&0$
z$3mL+G2Dy7Jwn=)QSSGK;C^o8^Y=OBE^(C8rj6KDX#1Xmr+FadLxm%SG$Nv$_V`3I
zqyy4|ko*GSav}F)qnt*C#ErtsgjWb@XGnj0?gMFPNd8+wS{jo7p^&DA<bN%su_5`l
zgntoQe*p4AJzpCOn+sbC+Y37iy9;{>X}w7O!-Zpo6NJ-+Glev7WcX#mRl?JS>xAot
z)~`VL%f(+U{DP1sk<@4X3Lq^b$v-Zn1tj@j3TX&Q{&gXZ9my96Y4b?_P$BIa$@db{
zypjB|LYgp=pDLU!tP#>$k^XChG+HEov5>ZaY`?!GyhX@8Jt@CSX#ETDkBYbc1^Auf
zpB4UGxJ&r5aF6gU;oCy)U%+(mF#|(<eZa7d(E1zj?=GHZm<-=vNXta>V}+B2w7;bM
zMByyqBH>bDop6ot9O3!Gi-ea6Y5YjNHw$kUeqDHv@LnNJzZm{8;nTt&3!fKSe+c1z
zC;ksYnpZM@$bJPdBP<qLzX<YH;yVkw3Hu2936B(7zX|bZut~lAA_Va>!r8(_!lgo*
zbTXXvr+}NpUm~>r6y(>4r_m?F-!A-y@SDQ#3Lg^EER^AYBK)P$_qSdazeo62VW|E|
zBViLEjY+95E42O>_+H{^UrPUDg}&c4RXi<B>0cwHi7ELrg)}lHf4T5#;TMEA2)``6
zL%3b|P2snN4+<X@=J&^bBRS1FneHCp>%tUdlyfHpVpCz6u#M37)4Gc9A>?<C7;k`(
zmaya}3uzEbex8taujJPVY5q$75+N;I$zLy|p(}ao2Lc}y|EQ2At@M9RNUK%yuL^0r
zO8#9T?NiBH{|`trRq|bhwEkqjaEOq$ndC<btA&$=GleG!X)DU`wZhYcX9&*|ZWLZB
z+#;ksDC2WY9q|_7SA=&8|4VqE@B!gt!XFBMB>ai+7s3~WF9}~2(z=!DzAG#!a(t1n
zneY%{J7HFMgs_j0=CRZ_OgKhZEj&(mf^fF5Mz~zKQn*%lws4d165*A?&k1i3epz^j
zaJ%qc;r&9|?=rtTg+CSkT==5!W#L}oTf%pRN$8-SB4LTJwXmJAv#^`6LO4)3R9Gn-
zC!8pxi80feEnFyEB3vmvO?bBOJmH1HONCp7*9g&E+Foe&#xJ;EvXmnX9s37(JR8Ex
z(2sj;yaS<)cYHix7ls4+anAt78zT8oVI>jij1-=%e(;g(7b1Qc`$h0?LH|Q?<0}gf
zehlRZS1129((|F#Wv{4N(x<LwO<kX8J~KBT%9%}Dq5WO~;uEF~1dQU(tC_QE0bZiK
z-^UjJHFq1sG;4s%Vsoqjvp6Jrhf8IyBYqhUm&_cmdEC*Dt{V<qvJVW$x|5&o!;pEG
z62UPxnzNu%{B2!a{bjxxh6mG|f+MbPANYrHc*k&b6L7@!eZNaiAMY2hZ!PG!KF+D$
z2bp(X-)acr`d)&*?vOEm%$L`<1vK?}w+02v=Yx0Nk8{j%eWhKobO0HnJ~U5}zAu9I
zaX<zgaMOM@Ch#QZ0zA!dKWu_|Qr-LHz2EJi<LR#HiFrKeWV(nFrF(xY4#;2yCf|82
zz4Q7w=MdL728}}&GU~%rPNZ)qXdee;a3l0hCL!njo&+D)w-EYjA)~%#ID9$(2DFa@
zGI$;Os(q!6`TYuXT;ETjuQg=U$0;YT?~kCV&!6L`@IHd`&EC<E$2&qF?q}JC*TEMe
zFvELS-4Xp~&j6V&T@r!f`Fjodqi*JpZ>)U&S|A*<!=f<vTj)E|GeCHoV;RM=9b^%x
zi}!?|CyD-^XT)r$AlL;Vp8+f%rdx`Gd5i1gL*W+4yz}~^Ru^U%ed6oj-(%0TihhF!
zl-pivAG{8JXm3j`+A~e-;3tjGT)aJ9Rk)?#iu9GiYZtBiS+KEcOI6S@cqN(1T-oTV
z%Bm;-5G<InuOf@}@#ALht0)IHzM{0?x@$|H+n0J^`o4<VMtd`jo@xD~HYIyAC7JS3
z`zk6Q+n>1oWUObOye~EM=F%tkrM6#Ndfxux+Yxv8i*4GC3_4@od^KL?b$)bzVdvzP
zzxYGY`HB4noty6sh9gYDh`m8FarH^TFaD6|JO=v0io0GZO3ZzwagrhEdt!hU`9ss!
zUOasJ&JI-t+qz?gd_~n!RgJFWn)$+ONvB^qAIpl#XRb{R95J#()eOWb9WZ@gal6ui
z)Awb1%?zePG8QKOqxQ8ZJ~0>xpOKJ{g!C4y!*9GDtL`sv2i+ZQt$E?K1z+eWz2-NG
z>&>wiALV%I_H|X6Esd@yL^)oHa=fx?eO1s2<=E)?s-i0=R5jlG>3#i5aduTR_w_3e
zx@{^wabLe(*OorNFI8H+H&a}+H&fKEb=x+Xfn)adt9)vIa=}R`BjmXF=F);I*Oi8!
zJG@PHWYDD=k{}yw-MBv-kl0*s&69sf4S?1WL6=AOmkdBjE=X?u1!R9}v*49fVavTi
z6-sfy=)FPV_x1+^T340s4Js$SJUSS;Hwee>!y?3f<8k(>p@r98IsB_T+gCOEQYFrp
zyACwAvdmmdIun&;(Y2Yqsm$j`Vy^_1WoB<_rhaLTIiNIe81>@LCV8cqxwa8X(`hz8
zE6w1$|IYgY9LISHyVX+R?{H%m{|pS*x92<T3(yUXLb5YF5`JHRd1Mml|AB@ipB{;x
z(@j#i9+2cMoH%wqe^Y5r2qt%s9=66Lg?u%fyqol=FXC?oSs@foM)J9R0eXQ;a#}d)
z_61<ml<YDVL6c8W+UrD;jVLW&N)nbGL2}4B_{A0gZ6U|zhCe|_><eJCo0-%P=$EqX
z3ezWpPF)o8`Jet3LZvRZHS(Cp15=P<J6d=rJTs-KGi~92qt7wM*%=D4ML?qmaq_8i
zv?oBS(MbBPv(^6CBA^lN2~y`OFt-Tcz5p;~Luy~5*LfMvoEM}nq1g5X2svf0)$C(H
z(uMnxNaOxE7q^<7nQqK{gqt42?;T`6P2UT7>G<xsn5)_8R}Mij7RwsLVl1|$?ew~m
z+@jf7=uYkr<kr+_`FbxTSbVzY=7DRn13zx1`xdgtBaUNlW>_vAzKrMfP2;dC)41os
zl{}B2{cv?J0@Ku%S~d-*B)5z#Xo}U;r$NNU&?PS`6xX&QRAx(cLBB4mf=&&E?T3V@
zk*}}ekLB4;NhwP#qz^PSI*S^(qM9nsvgDFyjX|nR53e>}K<w~A#K3}N{BjOE<b<m$
z>4&(gv<5O)(hswczCqSX`Vp4&TVPqzkI`=sVzQ)-SxSZ_{e61zZLgKIaeP;6CH(`I
z7c*-mZQN>buB45<iL8~hv7D8(l75^qe_$L++PGK2mHZNk9Sh=3WQ--fhNa_6dbJ9v
zgcXFLvdD;)^ca-WntCN2g&l%~81_gD8!Ks+SV$i$X==zX>FQib4@QcywY-O-*K1d)
znP1Dx`O9X}THamY8uQhYTg%(25bPafZ7uIzV2inymqj}qJ@Jw%5G==Ex)Z{}TVCUe
zp!rOuTMeH#osX^MEn&x=cNAM3mJ(jdm28A;3zEQ+P%kUH1u~ssq%vp`+QzG8%+6t8
zhM=f<gk8b#^%9T2|5{$RUN;k8(%YyB8oQ$!AB~l|Loj~8THd@ZLj4zpxull?wE&lk
zdSlCT{b!2hTjCeJas_PD*y7sK*y>nZtolo5o5wsEvCM116u<{Bo#ki>OFz00+2SUH
zvvwF^<}vUfR(cN-_8t))MBejUI1+b<gTXos0&6?gfDxR!Ez^k=I1qwBB?#elaZ$qL
zXn`Q2xlaNGQ`k|KifUpXi#LVf^0TGd>p*_08PmHXKwupPK^n&7GBMR>A`xsE6Voup
z$HrhSU{tQ4CH@EpmP5P@cwJ&@8-s&EATr1Jd^QvYXlqXmI&CAvxQ(y@3PhbM+C^cR
z1kW!GFRZ}zr&<u883s@FJWqN1Q}*6I(*-zf28SYZ`59-9ka3?eTORB)1$jd!F&R;K
z!=m&O$Up`MNJ6pYXGKuaWgAIGhL5F-ANDf7VDXM);N}*1B?FUmfv5Sv%+M1Sn2oJD
zik`y}1}8ZIj6*<B7uLcMN^ukftCkc%rw{U%D998BVH;*e)@2(>m+BNBn22`CDlakP
zXuA!LKycg!KMhE*xOsmNX(47FB*w{uIMLD2k#pTaqLLHdG;$`vsoOH0NW(LPAW%sd
z%=EerybYW-TaY6aV~7JR-V}n%&z3P>2Qobd2}X|93fG9hm|<{YE)P?E9&i^_#}rii
z*sM&<0;@RjCpe&tH#V;f#nd(tNBk}r4!;L**j=y!cL5p3ZG?qk4crA(t!hq^DpAeH
zuv(MmY0BH5vG?|w#$8~+5!+mT#+f5z+-EEqtO%n_LEg|wOhlBm7Ht~Ao$r=P*0B;C
zh(&Of-0ldHR0JP{H@6tSn{i-SKLfLSlMd{TAn5`}cf?Qx{DlQ(XVV<>doK>$s7~Of
zMyLyS1feC4f?!R(I|6>n;uHqqO`|)4q)Ro@N4@bo!iE!{tPiwm&--zzRs2en60R$O
z9USLDsul-42yFhG2dQ;9;6d1g!+DUp9tS)Kx8ZOer0&B35Bx^13#k7a>jTH2X3|X*
zvM}QA{rrD|zF;Egg_s|Dz2Cp}w&`<iWglh&ZDrp_-7+0Z`35D|WHE7sm2tn|Pg2X(
zR=GuL^|-bS(3L;!_|uy|llgNPf5!7i>j9H%Ecz)Xax@kT8h6?_f-TSMW`fgAJ}{Dw
zCAEM*mVm9-vji-T$&$-l?#i6XrFSG-k6X_e_wy&WCU6khq)WhPQ_+Fa3jP>XZ&hHj
zd7tFsan;Ed^SKBvfkkkBY2YLAqI%jC*DIW;;4Dv8RQ(ysit4kZ>?GXsLoJA`S4tMI
zyD45{^Z{jLr(jy_6m!LMJY(ewY8Bard>bshp$8V8UCNJ8c+L7GKa0XEo1a`-zwkcF
z>cianFs;QJGyp5r+(IfXDa<Wk%dNDEPm|YQU+4DxU%6=6akG~MZY^W9#w@q+D-to)
z29}6vRbG@#ZZ%_nt}R0>%V%t<pO$zzi7hCrx4HlOuBx*ee34&($wUuap@MYlWje}Q
z?DZ_d<jS*NXus<4W3432Ti(VT#MiiB`)-tr+kAh~+M2r4Yioj22ldD0{EuGl8Lip0
z+BJ9iN>;qwGT8>MQ}mXc*Azu&%MPOzk#+@HEsbd4a|O{V!UHNvT(Mhv`oF$@kX>Hy
z_=F!`(q(<44VjIF7ZhwtUzoZG`_Nt%4lkLUxU8t8%kak4_<8Dwx#fhmeUFdNp2K^@
zpPAUwaD4W!ykn2!KVf~LKObU4>j~@o|L3e9Wc_)+^@FS*%`sN0i4{O8=#4nwW!>)&
zSU+ej@q4cy#0~qNt@8)m=nck;->^}9JhUv8ytdViuZvp2ejevS<T#JWiJ}g`=P5rF
zTOtZMlqSz1G}jk$tjX{zh^@7Lu%*@y!k+`f4tQZ+0OWTdIK)mgbM^v6m>3z4ptioG
zD-i|UOY#cgr-Y+~<AlcxPZBN?E)$+1TqnF#xK((g@K)hn!tV&bFZ{7^m+<#OPHONx
z-V**rXzK?dZ-R27e}Ca{;S}L1LR&wGaD3Op@LwRNVJ9xUk=O*&gz~>fyseW!_(#M)
zF8^o5zaZQr{EN`Ol?i>V6Hf2p!k$Fv8z}xL@wV;(;ipP|im--=d~)wnBHt<z`4Wow
zS0ePKINHMd0PYq}<o5-6KDO=v{#o%|iQxN+A0Xb=9U%O8$!&cB`1#`Ngy#u23$G$V
z-!}0#i~pMV`-HZB0Q#OLkNokC5wRm?IfzFI7Z9Ou84(5;D}<|wh`&jAweVUZ!hc!3
z+4+ONTm1KgX6FxmzakGbyM16Ilp*={!huA@KT<ecSS6e!oF+tdwCe!1hIaqKk8K#Q
z4{lk*cEYa09>NOYK%w1-h&Nok-G|^g??ru_gd)xnE)p&k)(O`L*9q4PFBV=dyju7L
z;T^*5!fy({EqqA$nD8m#kA!T`n7>~N?fwP-y7;$+e-);AzreqdkaJ<=TL|;lSCvc7
zc9P+S3M+-9g??StH1Wp^`R14LJ}X=!JX2`x1N=WH-r5E5w}`(>Xzc^!-xF``1Nfcd
zpB3_LGSk~Fd`tMY5K|=PpAzP;pR)D?@!QFt@1v=&Txjc?!5=MtxUfn%ML0vqH`t87
zP?*1dieDd~|9L{b;wFEUkngz3-zN0!(YM7vDCD<Z7>@6~iGCf`@5KK>_@;25(AH0(
zJ+SptK(n6(wo-d>n6R_Z)=j~`Ts+@EvOO6p93`}MRFF>*KSRj(+6=!)$Sw5ATYCpQ
zL;N|y3xu|g3jSA!w{=wDZJjpo2FdxNocg{gykGdB(Aq`#KPCQI;d8<lgufH|cJpoV
zn5i`VDPdz_Q(;SC8(}Bm;X=NwXa0QqJ6wE~aDs4(@YBN22>E`W@lO?=Ej&-iH~#eh
zqR`fPgTF)kw}kfz9~1si_&>s*32l8h;=dt&ztGluLtcQo#`KDWWx`g%4#G}CzAb0?
zLBeB%!-Qjn6NI)73*l#qpDSD-q}>Abtreat+#uX6+$yAD1H<1cq-6tnTW<xVZ3Foy
zh0h3oDx|do{a+K>dUNpm#oKyw@I~k#G8`=q?0F~bD(oSw5DpaDx+**$hl#iKRp4!X
z74Rg<PZ2H<epa|bxLSCY@Lb`=LR-HMeOHVBg7606mxXr-w+n6E72?^tcHo1OKPr4u
zxKp@G_*>yC!aoZCBz#90qRd!cX(6}NCtoJ)Bs^T$TWIUy5zf|Q0c|}NuuA^6E*|`J
z@iT?9gmZ;Ug{KN_y%yrxdM)5a$uAOa5nd(SCcH^Vn-S*U*3ARIBmR5B9}1rq{zUk^
z@VCO3gntyiA^fW_%(!%H-4@a*7T;26>$V{8DBjj>f$uB6zmR4v%x{%&f^dp(rtl=;
zT;T%YGT{p0>B6&wxXiXbqh5av=a8iw>C*A}g=WSO(d<65ejdVEJcMgOIgmzc3~$d_
z_}g>9`@<f@_Xjy{<GTHs(r4o(@YhJs-*5c~My3rc>&VSO#>cY_1mwup#GkDHz@;_U
z4Zo}hcm$gpAoSqFl|w+9b&QVT{2Md!tW$Ixi?ga#;-K5r-qk-0>n#k!F}*1`;`-QU
zo$M1+SU@lVM_eDb@XSI+eaws3w-$6<-xKJAalXwvpTE@*#PwyNuRCPa$9#ExTR_LM
z6Kp~Ooq&76JMVWX1aW<1pl=PrQeP1cukVYXeH@U%uaOwX1KxQufBnbbpq%S9z4PJn
z*MB_FF$f+&Sf-1iWt8sypnV+bxTv{Xmq41%``rsVeje+vo+Jwy^}XNvk9(ny;k@(u
zo`fK-?|SHC9il!ANu&Jz2DFa@GI$>PxGvv2@AoSR;`(+#AKM@5LsJv!%U}O-H|CdS
z<>{l&cW@AyC%UpW2e<xXJ;Hs<MX_IBukzP_yc9cMOnF85<5&>csr4#`;slQL4A7r1
z%P5xZpfzr+F5WX1jv`d`$gP3C2O#7a9j9*TmI7IJaeYH@U)}<lcV2bh{sRYRW3FPr
zkby@Is2EUDk<FHy-2GORmk$~=D4VS)uNXAI<R85L<B86eTD1OyJF|_?tm|2RcX(cM
zUG0vR&wT@5#hbNb5OCe{!*_sN-hAhzH<#56sU9*m=saZHhI7}SGVGM$vs+h{-&Z?2
z+p}UvWzT{gr9F?_G3m8;`<LI>x~g{ckgk2J%MrRfFZ850U#RI--3vaw@_dlmIln|Y
zKVQ|Yx*Pnv<@uL)?NSZn^v+%K<Sn{(tnLVT$2|F@H+QXSU)=#d9rAp3bZt}J7V@@v
za(++oAL|}MMRoNg74Ae*#e?y~iMV`+H38F5QD9i#fsjbwfDp-tQ9lwr$AU~G3O`Se
zRQff<h8ez%<}&HC$Ylz7ujTCg&j**}^jfmZrx-Vr;*tSGx}98@u@Pk^Rl>}{b{{Iz
zVGnqvR))I(1^oVCP<R%+&nf&1e$OuaGvc3B$PwF_wjkk*LhkaiHpp=DCv`@68zA#G
zqNTQm%z2~KtM;2hsG_wX8<(ao%}fGUJdU9*&rk@Pe|Ca`)MoR-X90^>Bcarm%-_s6
zQ+zjluTbD(sGUKD)SY<|nMqxl;jB;N)~Q!AU!-!52~)c>CxE7M-hQb)ie6gWg6tnN
z`v8f~ErJY3s;Sp9^AWm9comp%pcMf8gM|>%g$d-h1h&<KNHFE5JcDpBPk>W2rA#wC
zG6P`~WWMwc{DepEg72R|A<N8IqZG5$jJfZCfXy#~&tXB?1BjaL$_d>tEGhw5h)N&g
zSj=5ONBZyyE(B+6EW{ii;+&w2+nuGmaS{ePIQMHI*833e24&wvV(IRjhCzrrAL3RJ
zEtn5{zpIR6@N^IEWP>1A`yh`;L6Sk)@nF(N{ErLr-#*ChC`e&Y#+j6K&v#sqpZg%C
zkh+AL24zhlP50s!Hc04QFlB=%8OF(ENLU7CY^Bq~hdBw)x$GU3TY3a<5QO15mT`ei
zdL*Y_AmKTc_2wyzI?YLV3T4NDPFG#%B+PLcxBN+uzSc>Y!LqMW&zP?|3G>s8RhCmL
zc8$t{GEO(AXYdy(-371^zx5&d24z`lJ&xPsA;dF2L;><+ItB-29eGB_mqCIMtQMw&
z8`)Thr-QO@L71L7(1mCXun^-xSkZkG*Xa99=F>A>5KgvO5YBR2knbYM(_qpkoZ*7-
zZnYp=e2_w1qvq&MrBCGEHpt34AB1z=rsY>9LD?Z-(kF4+8$oUYeDsfLrNYLrg{NUX
zE!hjY!+4(C0u&m74pXM3GpDyNWHs_%+bVJv`i<ij`o;Av^y_^<YiwDwuz6VNZS?sG
zt(Z}M)A}a+`Jd1V!?E`9tL7c?8Lz&`Tv_fLTl`KH3dVeVFO=P1n#dE6a&(3`RC1zC
zwFhTqh*KpeE_8H;xL9)Hd6E;?OHRB|a^lUB6YrIrc%S6NA4yJpMsgyXE#x^vwCQx@
zpUApSIgt$>&nxbRfPqCbfu}{2#>v}AO?Dmxo|p3=HQ#v<cw)|j)H)ncMc|n^4^r3T
zfCqu6<~&HTzXuNj&&_#|+TlD1JUQn<>SgCau(Px5+WF$#pemu$bTJSraz}uIEiQp4
zi;qN=`jbvmOXpIa^-LFvz!PLBf1(Pt7~&N!6k#0>h9dG@6^i5)IFKUYdK?Tz<cTX3
z$*<r*D8jdJFcgucpim?q#DP!*779c8!ci!e&d*&a!pjOpWcer*$v1I87lFk^UB1{9
z3O<n=0ty977>dIcEUC%PgD^GnAoXurK?Wh~w1g+}{9wFGsFs+>vxAs0Ph#R?CnlUN
zF>$>U6TT!d@n$C`+#@mZJ|`wTB{7kg6-g3al9<Tr2r&U@`6luXhnP~jb~qA7rR<kK
zzSrXgai0C3L@<F0!~G>q@Nfu0Q*rnKHgCbdwKeVvTI0^2y|NDWe~Uo%@Ar}Ha?Q|V
z`O>A!m(8l<CjnOWS%~`uE^QYfIXG<HCAm7=?XWK2E$@`9%_f^=+ji>IG1)(x95FOG
zWPbnT!l4~ICZ}eTeY5R5f;uFdoIJE|$K>K{vXztcwxEYncycz`*$F#llgk*fI-4Bm
zBu%r)I!dat_$-B~!nZz-W2|}EWP2y+mQBuKn3>sR4<~7xO$@*_kL=!@t>o0Is_B83
z8H4j2ZXZ4vyKG*~8vFXepaBQ<t$_v$y3TzXfnQXZWdWdU*whKLCJdWCX4bT^6GzXe
z9yZksXI9qDu3NP-W`o!8rz+wKEBX!j&$d#GpRASMfbt^;!ICwyKa7fU`lxBsXH^Xw
zTRmgysNjHT{RR#?P{`7YhwN8AU<j{7{^f^-XgrwZ12P%gI?LU7fPobaL@?z!Ggn$l
zek`lj2J*?1jLKu$j1eP7O`GP-F`1g>)687sdBu6e4K^d|TeAv{2dpUXH{ifxFzG>j
zIHUfzM3yNAvlU&*2F#gtM_67OIA31BhQx#1DMjbPWOC&)_JmQhCXAhi`)|aUKz6DP
zXtC=RF95sjytD}H?qs#8$mO!RHEdUNsZ1O;aqPsZdgWE`>I|DYdd7rN6Q|D_HFfGF
zcl(?Edd+k&jX96!0c}T|b)OZ<udY6iwhAM%0I!$5>QNI%qxp#v&sSlW^`C8oTa0H(
z{2LxK`EZfrb9_WeW_@BqctX*`kCX(%8jmgFmpg_x9xuLHI7#T`9=-o~i_RY3?3&qg
z7UAI!GL6q_VRx|J69xwbO$sM8N)%<9r&{0(-K~<X!$a}S?Y3dNutTB~I}G_QE=vV_
z-;Mhx*}aIlq<Sn~l&m+qiU}_~Qrmb>!&HDNS6gc8#JRo>dD_v&UDDo0<RnR(!Hx46
zAjaImd}o8{mqu|oYo2qMSIIG;lCWfrJAQ{F3js@k*N}FwoI>=DdM9}XNdA;Oesvyy
zNgjV~9=|=0|9&3-TprK4fA5%nLF|%|=SoKJ$oI_Shvo6{_fZT#FVBB%9)DpT&-pg*
z82|1({^30S`8<Aa9v`|+vZ<uL0~)ZXQ<$?LZlEzbm^QNEM$?|z4Mfjt&GJ~w!h1FG
z`46LppHA=fK+o?D<n!^SKEG+q>kQ<v7857Zz}cd)&TG5ltVM*f1|sHnC-Qk$P%M!K
zBIoyU@_CEQ^LK4bq6H?QQGd8kV=1vErjLkt8O4>siPrA@V*<w1S@LMCx)AaHs5=pZ
zGF$J6Mx&g32e(Q(aTq2h$Y(M9Bz6pJ6Nf~n!0ngNSz8u#!I+f(UEO=##Nn_HA&(c%
zGl|_{Z$rd%|0%>H-2Ij4>E7$o{(#SsL<!~&g*X-Ck!7<FhibE<?In4C;Zee4h1Eh1
zIH~Uh;cVeTA=@YVpCQ~Nyj*y-@QcEmh4%<KC}#Wzg>0|LKPBYonEdm?7lgZoWh@8y
z^Wj9S5LOCL6xIsQ5nd)V`)|a%UA(vJyqA0$-*X@qVQNPBtio}NB+7p)-t51@zajpw
z@;?mi5A!ulX#3ZL-yq)XD8c_w{2pO5Oer&7XW>BMXd(CBq5o%vX9+JCn%xQf9};hG
zoWK|25z2Tygw?|3!YhRTB}6gTvwyMrg>qqA%JRW2VQBLa;Jb)NRW*6JaDZ^Auu?ci
zX!Q;8r;BI*hx$(u&J!*X)(Y1M&lIi~T0KPk&EmHTuM=J`yiItA@NVI^gbxTG7Cs@|
zA^fTE=fYQouL=Jw+%Nnfd*=?UH^{fuXJ8NUy@i8?M+=7wxd{g2O%__a0p99AaF*nY
zgiD2WLT?9sp7@QzONCp6*9x}@ZxMb)c(?Fd!tV<GcP8xqL4KZ-e3#JfBgkJB|C(^W
z@Lgd6?+=8t^%cP8;#&$k3cCvP?WKoEK2$hbI9_P$FQE50@h1!U(vIma6`m?wBRo^c
zS9c7zNqD93bHXnPZxnt-_%$KlbTR&Sgbxe({)qA&!e@kh+e`Uxgf9!N9fAB$;`v^W
z;rN!5XzdHIwfJ_z!-Yo(D}>hmApEi7M+nCWCkkf@PZG`*E)bq7TqQhHxK4PH@G{|5
zLVJIX^luV>tI*b&K+bo2Jg@tN4+tL<{!sX=@HycwAzukHKHu*V{dckwDaZ4LAmvSj
z&4h;v+Y7r0{dX?P#Sai3E%e{J7%iSJ3#s3K_u@G5Cky8Y7YWVo8sS%oKV7&^xL$aP
zaI^4p!fS<mL&$V*6@E=<-^qadUh($}IpRuWa_v7@iw|$Z6Lg=pAYYn$K74e0M(d>2
zpBnhY9+AZ!ps3A#9DBt0I|5!qx?VVFd{K#mZWB6>4*<~(wn=Y>LlubZ5kZ=}4jH2T
zzIQ%<6CjA|8-srHOteST$NJ>;eFn6T12UKk&rD3<$>n+BJ_|eBCmTrjvj`VY_xg6I
zx6sLSDfj8}jgHq1G8j@E1X&Vt-fu1VxW4V3+<icOoLTVtwt)6=Kn63R54S?(yx*me
z#PvN8(}&mVk-nQi`#4mx5c>EW^v?TjgCMSN2lVkeF@H^Q`22kxG~<-xpj(Fi;1Rgj
zy`vwGdxbvSHJI*T*?Z^1Jq7`3?=ragmv{!~FU>=s<N5n(?0h+s;`8?mXf(sM0CRQF
zccf>4KCOIvzn7rzw+)12_*iiT+oA6P2wFq#)8+MH-jHtOYEf|PS9s^s?c0Aye>30H
z&j;H34H`TcW`A%WZ0|Su7)vd(_iKw>*518ycd+)JJ;CBFyTi5N-qQ4Gdv0A@uxap~
z!nGq7)pppvr|PK0-qKWQ|I_wdusD3>f$+3FkFCuddH9}<YZu@+53wIa%q_bUYr`Qk
zb|)6!us0Ky0n>Xk&^3SU&fV#w4%wYN;j}%6kDInTJR!9=lbXM$+v4QjOtSx;4dc2Z
zy@7k?p0Ik)&5IA;lUjV*p7h$9J?jzv(Y1s2d>N^nzqZ?+<l2$DlWSAEQ)_>)vlh07
z<(BV1?Fo+BxjS5(Mt*NuTe;}8Juj{ekLk9jGh*Eo<?VOhcqPD@rAo_7`(=(kbfo3=
znCZ%EDUf+ujq}>FJ3X$2%j@FF$ZKM6CUN+lZb$KxdUbo!%Iiqv^&#Z7i}HH2^7=bV
zm8lO$UK5sA+C^e7=wa!L3aVOF6<00Iq}K&KPu|(4DzsgwpF#O;Mfvdxu;lyUObXYo
zS`;3|k}n-txVN-`C7*ib!GI;7+FP2;4DqFZ0b)Of*qd4UM@_?-T#uX{0%Ym3^mm~2
z%T)R^a7G1tGX*StUY!q9`c*ii0y`t@etj<Mj4%6z9ab%3>3<LTdl6Tve%bH(M&?N5
zIZ-;WcqGmx+{&B|nTj0Vj523VS;j2;ttk8EDtqQML_K2JGp8S>?1v$zq2;tq)sa=@
zC}-q&829A1?;Y7KkP10gD1H{qss7IMcOnqBk9=Oh^pZQ6CfQyl+7CBLW-cL-rUhK`
zane0cG)bYotWTw1qz7#e6T|B0kt%FYCX;^5pl~W6XOP(!T$1CaWb45Qon+TL*<~`x
zUyv+cL>-ybAHhJC%@~9kTM(H^VQMBwv$26~We?B=DYk9}W?@-)BS`G0d})TGx<+?`
zgKZ^+3GAnQ7b9&pFW6Q#VtTNxe9?R}jWD$oz_!u_=6=e@Kt&;Sr#Zz0+seJ5GqkPT
zK;@4x{O*hm7onV%bFi&+(M#Fz(YA6IfVP$C^U1%KnTSwDVLve8VPRN<3^j%=W!8w=
zAndpcKE?lyK#pwk*&yuvRmhsuoi;THyD&E($BHcBb13Y(i_+R*L3p^Mh6iCcqt@V6
zaM;}<tr><$B8TUs!y{>31-5JM;S#8r<4Nwle1r+PgRUs-JuIrfD3lh<q$$U=bR6r`
zg}u@GmvUs=3tZ`KASRHw69nhCn%xKDWfG5oD8kW<(?TrMW<SFZ=eC=@h@V?Ya0L4T
ziFfeR7iHHhjUO5@HY>%?HWF>|L!-=QhvO%S)SFd+m_&jD)D0x6K>UovWDp!?G&=#r
z2tF)}!eRIgSB2qU5rEfbwZAr}?ShZHHb(N=oSwTjYjfAeNOx_{U?jUXXF3Yk<}9P^
z+MJ!cHX?a#Jc(=LNV_)Y<gSe)R|KIWR(b-PYCFj)5kXU40J=MHaHJD{7eA#(LwXg7
zks$6NF#!ZuhBo7H^Eh-}n#~5mwU^D7fVi3jjY+whvKhB5*hS(J5N*)^Yj!n=Ge~fj
zj9+wXM!Vl1li)htH%QQm6egEJvnN4tHD9xzf*3{O1rVPm@iK^WNW1}pE9kKC<f-@#
zvmvfII?njzht0x$&{&4c)6s4se!C2IvSFui7XopGS_`|09RD5iEf6#89DWY|MYuZ;
zc?3k*)%5U7UoBa6(VMkt(r|Fd)t^>P`I%R%xQ#IvX;rxch*mzR)!<_xu^K#!1Z(ik
zBv^xAA;B8l9sOCW!E;Ek2H!w}HTX#qtif-SU=8ky{;1X9Q6yM{w~$~BevAZbaC<b+
zR)c4eU=7{?0%yWY{v!~afC_ts_oAfi^4<<_yWri>JGCls3W!!ds9pK9A+am}B@(>y
z_mkk2|0M}tdG>tm%8w$!D}N^mUim+e;FUk56a=sQKoY$2V@dGJuOz`Me*p<z`D;n=
z%72dpuY8gn(V#U8`ESTRKdF2ucGF&sU+xorsBOXBhLs_tKm4%$_GEYhraE6VNo+>i
zh9Mgx9;vG`AKh{{ZkSu(4RZ@W<ks2Q#x(oop4qa;MT3&F#zjMs+ddmc_Bp#-6nUSp
zqP|scX*#GVOW@?24G_^h+NC?)t+<{AFqUjviZCl?j222$>>)}>Y|HjaYG&h4o0)Q}
z#v!%gdib5Uc@~Gp_U~>J+oBsqUVm3^+(_n7K`~}H3x~JmJFA%QEO=@14Q;cK!H$w(
zSI#U~!9>oUpurTv7#zu9RqZwsKJ*lh+#;6+g&ju;BXM9?+|)J_F6xSmMLijUVpyxb
z5l(4`ZvzZzw~dnX>PsuzZKLEaNfD00hvqiB&cbIR4&<J|fXSdXjIxu3;0PQEY>!K1
zHbB=d23}$G=4#^CBnOzw;#cufv3PYWApZi6M6h{0QSs_Pnq#jfivxy^1V&8;D>Js&
zw>$lnYog3Ca6cR{cqO>9LdlX~VW61TSgG9QnA(Gi$z+N!_UzA3E}#I(A7=_q&1@s#
zw4GWSY0E;$3?#5)xX(xemv}y8YfZj+0@0o9s#=idviMcJR4iT{3-=-%D5P;j#fu6l
z3)y?6x6#F$NObW|MJwf87SK?7%%`i?n@78l?jj5VgFH+kvP_F{PJc@Eu%AxbRzPyK
zLJ*l+ad2v>4^h984Rs+W5~Zt-A^FqEDyee7;x@;Mdl?SoU;^<99GT#)>K<=R>d|2v
zIi^~K$_N!E^SNjq&xLt+h^`g2vTUGfyo*KdMjS|IB9Z4&Ujy@4Uqdc0W0V)=z8aCu
zF&$QLmkvXbQ>gJ4L_Z0jZ)m>a=nU}=$pMjT2@1C=f!+sN!n1gBI}m(;`fW=)3t;<>
zcL!;03yC3)$!sIR=<r!%iv^~FX@X{EDw~cvYiTH2ZQ?p>f8fbGg`!&`@zngbhDi^{
zfe#E27!r4AuC3uM%Zq^vQJuRewbAV|AAYJ3<B2y~*xKl}V5u+-XXxI7B+sl7TjS0x
z3OZ+^O2ClxLP-(a>EiAt!E;Lnb!)bfaCxlDH5_>{%Mm6MtU_DCj|z}G3P%CjftBD%
zQ)R~S$N;%<II!J+W*Z5YK&&lk2O;ysw&Voh9HTc+Ai5K-iwcBcsgZXG3-4@4k0UB<
zR5;YN*7;8)I{#eTK>ypE{}_Nd7WhRtpnnpPaf*XF-fwoB=k9P`dBq+J(p*ed6_@eS
zxw~R4?h0~>8Qm3($vo!nQF2$~;5|xYPMXJaQd|EXrG||-paJa#(;=sHqI(n~n{wpc
zmjb;Wod(dYiR`T9Kjzya4DLQcrIE)GeuTr_h@^JmKo|nmV263a1x8LLQ1OBHty4XP
zKrLY~o$!*8QwSN;Fr7dP72KV*_N@o6uKr!#(jrbJICaMpQl?`n!R77vT;8U{^ENfQ
zQxMB$N%1^xEoIF7v~AS4&h$+q_-sszVrCHFA5>th_k(bR!SMuE{bX=j${zJ|9Fy5b
zVhxVQ!D&HV&<^(_x=0jUS5Js$i-ITW31b~3rsaxoIw*4#RpP+4C0NO_jfqa3nObN8
zrV^+d*DKf1(SIlo^brgzEx_s)1tfSj>^!UovI%EvNc_I!0CO=VDJrYPkq)4wbBd(Y
z)LjDlZX8fEo+veSAk7WHFIAyY_8QSByOydF@&Z$t*+$xxE&5cT%`q|)LUkoL|GHe+
zqwBWD%G?#f%3M3zK+Fs}v;AR%*U2s&8#(kuGuueG=(V{X7qjZlur62!dMgf`;RK>P
z!<A7h84H_Yq2BDmjw32;9Y}Mru%`EVNZIBPUD(=Ekmh1xQ|lmMJwVu~2SxvCC!0iM
ze$jdcXg%$x)3!?>*{%>orcjI(TL@vjmR$QvUB|hQ6N%E5qAvb)vP!HRj6nc%*Wvdz
z94r~)9XMQz$Q~3qrds5Bb=HIOxo95Gh4uGx{U2(*9!IWqCU+kWmK2faQC~y-)|nb|
zd12p(oN`|c(i}tGjl-qGP~;RUdRCDCH4coI2>WnYpN0e*Ixv}SBwVX`TE<$<P86VF
zV3!6TLP5(wNmYF*ng&W%ONwxLgD0l_5)O1D2=CQIb7F&yX0C~5#9bEA9uzk7Vb>Qj
zcRC!u;xR&C`t`<SeIPgv2a3CzxWee%uwoGSlb!!~qWq&u&T=Y%-0pJ{u4rQSHABQs
zjAe;ioWOHL?<lj41j`KNyT%I7WfM;&gfjQuN}vqwN*#JQowkvtF1)%Sk3JGP=7_x}
zcWubE!C?uLaB0=$+5@KbDh?FMBqFn#fW{*bxE~JQ0Yq06D{A3wj`66S{w!9`cY_{B
zRM@E4sB4__pGb86b)`~eY4J)T{unRgr8vRKCJ`A2gLd|y>Uf*y?r_#L#g2MVF<I1u
zqKp^S-4*QFkW<X)u3#wUF?WxWn~wvzn@D6%n#XfuBeC3FP7TN5fClxT$SIxZ9_@t_
zP1wn%{3+WQhs+(4Y(l)a`<9r7{GWxggfrp%Ke|ZqqpnZH!{07MvSXNRogH|@=;X>i
z$<l0cVV~~FPhoxF%<)I}?al8{z?)y_2$QWGEY6af5dFCCgW!{a4AazwsdG@w?}LO%
z`%FmaJ|`0LlOUn#%~AZ8g_Gq`13D%WScK@a`sW}_HqQ1xqGvZ|wj_(ByCIYPHzn8h
z={8{k*b3wzS=T37JPxTM#j$<IA^`r9i~1xF%huC&Qz9(y@TrPq<DtooXAiCDmpr}C
z0cCJJ;^O>q?pSyE{wWMdem~46A3wVf@|RqjO*Y9^bYRj4o4XqjyJ%c;bsx)Qy)~A(
zZ)4bg|MTmAIm3TEpl<ep8m+W~W&F~b6>+xSiZZtbFIw>B7mUT0X>s`z%;RH{dMl$E
zSbV1CeT+2MR?tF&Ey#+kKKy`n!+q<g=xTQCQybB@Gi(W7lzm$k7hfY6<)L1lbBhV<
z$3*lY_<F_1T3r}l96M<hzBS^%jFC%}x%@x$g^b+t$=pXWqP2?${}qgX@}jz8JZj==
z>e|JgLwpPkD=A)|+>qE9CQf*i%jx3&d^`<vYwi-$=?T}JKXQDm4KHcEzF<RoW9owB
zCVUYi@xW8xf6Npi%&;N&`4?Sd$2B22mwR+mmc%HszQ2DX;$m>kU48$8oGOc-$>WRi
z_{Mp>y#|bANwZXoSmeiEu0;Z_xoZtB>UZVkhHLKPE@?Y+<|Ij2!?}40Hyz70c}KvT
zy%b*a<~V=anvv%<=C>)LeidYvZbL1bTRw*6u<>>}uh~8zp0&zR1IzQ`w;wny!*4&Z
zWIxI`9r`mKij7r}I7(P8oFcR#H2iDCFBYCAJX^Ryc%|?f;Z4G?3BN6TQ1}Dk4&k%H
z{lX%gC-Zlxu)A=CaHep9ko|s!-zc=b+QHu?{^!D4b|X=3xw90}Z1hphHj)QkF1$u~
zgV1d8;r|Ws_X!^nJ|(2Z2KDR`+Fs`1Ul+e$n8LeZhHD~hDLhQrUD%h1^DrBF;2QA>
z+?w38*=)~&MdYE6J4_Kf3Xc%>7Y-GU5>6BzFFZwPw&c)b-&g>0>nZ9r+i~Ef;;$BN
z6WSi$@aN`b3~x5#KyEt4^Y{S~h6uFDCGJ$X-wIzB{+WpIyhhYhNCeMauE^V--QYWk
z?@5HdzCwPIn&HL>rwC~f!f@PslxTZ&Bis`CuM(auyg;~F_<7-t!rO&+3%?_LRQR;e
z_T)x7FNl9x_!bfQcw5*AH#YO#T-a8aB_doGVQ<L?36B+y5!znd&~t)#+DlXK65%T0
z*}@Bin}wej-YC3Xc(>5+sr@{8<jeNL#`Unhuz_^EcDRg&eBP308%bn)M&xsq*h^S0
z94tIqI6*i?I8%6%utvB@c!uyC;YJ}}RxmwluYjKuf4%T#;XT58g--~ry+XW~#qSZm
zC45_G?H9t8u-yT+6mpJ&JSRwqhYLByK)#=FxR8Tw%5C}qI90q&9e}sl9N>J(7Yo-4
z&lb|Cje0H=ULm|%c&pIXIwG94o4|V{&tI$cgyb|4qF!3F5q~FqRY*%W%HI~++DGtB
z*bV}l3ETXC^4<i#s_NYP-zWQ=<YXX((GU?25I_Qi5W*l*4IvyMOkorwG6@(WLP)}3
zY6TS)(b_<;BA`&E>Q!55ORd*hi;9W^7KbXfYPr^m5_2j}P1Uyl-*2toK4%kYZSQ^G
z_jB+6F4+05XARF<d+oLN*~41T5@|${;T#l44i?W6&k<YC&6=k0^F)rNWByCTT5+|w
zR=irgK{VHY<l_)L=D$<CPkcc9nfP<@3Gr#s{0<=hZzca;JSzTC{8;1wKbDswwiP>w
zy~Ms^>$z7P7s&iHrAS^N(tarA)^n>ke30QZqDXEMy*X8_=TdP56x01&<fuc+zZ09q
z<Kmx14nAZ$Zw{3CU4lH2*LTqTE`c1gNZFh7G()mkQv%`U_XxjpW^NN`<~D(5ZWDMV
z(}UND91}?SR&kfOTjWqd#+%<K(EL7uPb!=v2pRud@okaDNg4h}(OYYR)>IjeTSP;%
zb`az?k|ScSI7~cCG`~woZ+@4+`3heot`h6TtHf)??~2>RJH)%h2gQfQCq-`!i6fHV
z5u3z6iY?-oVu;s$)YJT4fgC$YxtrKaG;2p7e3<03#B;^*;`!o*;$pE%{HC~8G{0BS
zdxPXg@fMLIH(4L^y9NG4vRM-X@-HPnA-*iWCjL(Rz4)>CCy~QHsXtvbYd*k#ie$6K
z1N=iIb8slrj}tjYl=6il=P6NME^_E7<*P-rb_4uo?FR5Rg?~@v2veqiQhZr_P2^Bh
z{!TZE-kJ=5lKeN(#UmQiaU3dnir7u;A@&sqh{MFQ#1b(oe%;y(U$+*+dg<99en)H+
zw~4olcZ>Il968JVc}zSYJ}<s3z9zmUzAe5lHjAH#Eh0zaQh%n{N$eu_6#IzzVxh>9
zyUagUoGeZgE5tcsrMOhA6<3Q_h*yc%i{BPG7?|bVDc&poQ2d$rb8)|TKzv<%Q;dlp
zi5z20{cS}KHKyD{>?;lsIq;bAqs20DlF0GMjK4^{L|iVe5ib|liyOoSaf`@d&D3{~
zxJTS8{!)BGd`|q8_?q}zu}S=+_?h^*=;GA|%S#bEh^L4gRL%JQ;$U%@SS*%`6U8Ya
z$6_=8V)0UOg}7F{TD(zg5IKaK`M)pzK>U&T@8T~+j`U{w7sc1bH^o1Q?~5D|&h&o~
zLwF#doGP{xJBhu-zTzNph&V<ZCr%M(h!=~Oh_&Ksk)zOA{>|cT;`hX#h(8lKSe@yg
z6JHiz6aOH-FaBBli^wtV%->xcC=M3S63-Di6rSlX5?6>TMUIeX{Pp53;&zck<Qe~f
z_@MZ(_=Nbhcu0Ijd{g`n@ni8%Vk+KxQhytfBk?Ks6AQ(m;y1)mVwpHe<N$u=UnpK8
zE*CkRpYd0T*Nfj4Im(~$cZm0jKNLCmpYe~2&x$XIoD;zKx5Xy$k0M_^GCnA#i*3cu
zVvg8T>?0P4MIvV$P~SMQT%0amAkGyp5tobK60a1$BQ}aV#9bmMHn6;(ioXya6Q2<e
zioX_L7dan-`J2U0#XpMyJlHcnBy!pW<t}1(v6sl%6pTMp<fID96U7<g`6B09Fn+bj
zDHoJ)5IOUL@=oyw;*Ug5$YA`F;>+S|;_t-Yi!R<_Fnx;HN$euxHt_%G+E8cf`S^Vj
z_hQ5NT!`{JvYZZy_a#M=&HG!Vn=aYB4?+5W$(8~P`_<*QdM%xA0$aVDK5^}*gw+Lp
zJp3PSZ~;wrDmFB`d8ZDTwU|iH;ZPXY9e<e)kF>_|Soj^|==xy8ZQ<9Z>yI?8%Y6u8
zp2H)haij3ppY8+5_uDA**GtENy8d)qA^3+_c<DGyj9sM|8(r7l_PrcFE0{K5I@W&`
zHtO?S1Uudaea>@UTnz&J`uam3pSP)xdOUqs!SCgP*Wtb2YF~io-O?)EZrn5U#d+sB
zFI@uy{N+BMhxhI{e_1ZF#LK-CelHKa&Oy9%ETBiui{tntzrOqN@-c!i>ch`oTp!;J
zdU@b={sMgwdgQ#gA4B%*dmj2&F7@HE8P|6JelHKa&S|G%qL|m|d~y5X_v`x-`mzy5
zeQX}DonL{U`n-Mo>~#BH2|>m&j@$1<FWp~yoZN;3`<uUhOM7Cq7=(F_<<h-}&0oKc
zBNO|}FK=G`{tQ35QZ-=Qd(d~LCxBjA+$W@qyHe=m%xuqjUeecGPHryx9|Cg_-WeOq
z&BDgI`StDZ1^XKa^PHz|U{OI)#OJ=&hQqL;;Wqi#+i<wtHdfq*Lt6~`8s9b0Z|g6O
zodI`K*X`jSwFKAws3oZ(ZNs3Jr03U_URjz{y1w-F7N`1fi!-lN<r^(d@iXupK*;kg
zPI<?9ueSsd7o0Z(aY4id5f?;UuzdQw@Swn1zkU&O=-ujb|8Yr96IM)YIzQEEf~Bjb
z*%|++L~8w=wBC*eOmfEY@4q@U%Y5Wqu%xbL(W*r?wey!2=3^!-kB5dV-4qCPha1?v
z$H0O3OD_l)CxdcLgiXUpFAd|80vJ}rD~jzQ9Peq}KH#4jrqZf*|E19*92PQaTBI<)
zaA-c}p05kEgV7mINp!=fhI@s%AgvrODPE1eAZK6PhcN``<K7qo_Vbh2={+^RtG;}G
z?>}RM_e33m__<{D1kAOkKCbk{)L(Cd*PaYs_LJG<%}1oCwLN^JAYY;klpTCq=cjYu
zQJM=|-UVL?95nPKfg1bd&kSp%{Cz~XvESJ71C~J<7Y|-T7~atzkKaQt{9n5Fs#&x&
z-!7ZEbjh+s|NLFl{F?d8E?!jY<il`x{`|VSnk5TX)<OOk+{x~D_WAOA*V66?!|ukf
znV<O5(91Zw*7rMqFI@rBdU=?S>F%IM&Wr00+5bDT9~W)jM|i)%>@}2&v3Ysmb@(l7
zD?M^v9DX)V(Dyv_MG!`PypQ+vO@QCa1Fw^hhTyUGoEOKj5uTrMW05XGj~wep$NMq=
zetdv(*;iOD!@Y7Zg&$GXfN_=3ho7dn^U7-dd-x?XeJh?SQ75K{inwcla0C(_WldjZ
zxvU5402Oh^_06ZprG&nLMTP&`?_pu#@B;IL`1QYs!+EfA`6@Cv1NSqX9N62Le0$W5
zZj9a#4GtdAoOQ#F=xuv;Hb1egOGD1)QyV8A`>i|qLnoXQZ3q8zZoBB@V~?jgjnkZ8
zX9pTP1iEaS&?TuUH94s<sp-j3hiF=t<fhaVw`qTHL$=%Wcv7G=Sm-wGbKIuK0?zi}
zpxLm%bGWntHgUEzI~9+Qd9B$Q@!e*pYFO-=oT;!*R2#dlY*_5cieDo|ZS3h0?T~(G
ztasipgs+M%u38bxttf=$qhYXuGbpw&XJzbKgg;%sGWJx(gyuk5VXQRo;@I`H6O^_e
zB@B&SSN|$3<ovohkhe0{CueiBQ?@d8F)S@PWqo3)u%@(s#152S6MLuX5c1rDv_oR+
z%W7h~%W7l2VZF%7t3|m(W5rcNVv)2(vFi~(4|P~KqAr%3wm5cuRb6Z$%H0ROz48Vl
z&C1xKiovmYBT(;(8=IXp)_X_kU|1$v-y9e*7`5$Miv1X|0{I5T?ilej+Mp;_lCuwW
zS{?iTh?TJ@_=o!Ingco5w~EtCvBzaAVsGaRjfJr1z3bOuPp?I;?9x$4Qv$6|qP?C%
zXt&ZUu{T{xAIHAulwO0@JFWDb&q^O~8ryA8=~w*GCszh;&1{+!OuB9Iu@{m8gMxVZ
z@{SW8(xudC%FO7nWuG%A`;=(*=G5ci)E!;AY|q)&zTv_y?Y536&A54MG*a5`w%5Aw
z=!QypRI_f$Xv$2PeC+v*U{SE(K<UAj>HE5DPur5(z~h~>!$qIywDn+1(YlnT%y6*D
zNo{c^A3Kl{9Fh_}r6GM&cGPWpD$suW!ItuUzt0Ze-0`-|P2HoxrcgN8_=hf&k7ah~
zu%mNhdY7!7p_|=CSe9~AZW$hJ+ZgDX+~{maFZvwE>|uASdusz2+=`=m3?cW1wuWv6
zVWZ0VO`BVTI}XBs7@M={CFDWRJGQww@a&r{kt3-)({4|{?RBKf*m1boc{cObw%gup
z$=-J>v>a?ss&}>qj(i*(at`|Ah&Nyj%c*~*+1dE^nDd|w<yXu^e;FRTy9)g(XHD#A
zSvMR5^n-1KVksj~#>U#%`YPKW_M<-~=bRb4t72trJ^JpsIfG)?zzWv&^@Cx(inhTn
zi@m#z=R#5J?mYBY^sl2Ev0v<?WpANx48nP_Iu^~N6|dUZJM}ns(pJZkD`*pIFf4)<
z#*U_~i7hT$6YD*q20B*9B2~GuRGd%q>Lan#jW}1*2FLD7TM)ZGZ%FJZ=y-R;>ezz%
zy4Z$_qS%3rt7ART%Yu1>Vx{#3v3WVHFX~n`IQIUC%VKv{4Ubh~-yVnVUg-b3^Kj0f
zpZ3AId2#)k*oOLLvCzi6*p=9>smPB7a+b%sZ>z@na7pZYIsIZ+rwxp`BVhk5ZFp?M
z#+=fnv7Q?T#l}=DkKH)}eRkuSv3023eE0(hyDIG<TKu-=q>2Ht<c)8lHI~M9Z(EN&
zUKGnM<9XCGc2`c%*tJz}B3&=ks7vX9*d1wIORHkRoa)#;Y5B41MqCo>v$20HDeux)
z@2aJ-?^jgCdgKkj+1(Fz!<NB<SS|Kucr37SC|cu8)OscMC<RBYAl5zYIvk0**n&Kq
zm8jPlBle+8UUf22zZY;cvP+Y(FQ=D2)$HWmjx)^}(Jg+yz4yc9ZJoCU3fo1KH>Ye%
zD($c}WwQ&m-|B7-f~RZ^Ztk>gQ)vkP(B_WY8cN%43m3NCoQc1go7>=To6Q;co3S|^
zf73Uo;cwdJRQyfd9LC@9=Byp<w)Ti_C<z_P-r7AHC{5X#wQ1G6S4V%*GVjQnElc<H
z_`_*?e(^!p4R{v$PAB{b+25#OpeL^V864Qx$N#Hkeh`o-7|cTyY<Za>eF0;#3I@Cw
zZEj$b`jx|rWmJv%;9#f#sa-x6CyiRdzrmEhGJiOPw+%oFZ8#+icyU~d%fT#e?ij?o
z9Pi>5n9+~n;AIey-;7BKgv}6^aFFJ0LT4f-Znf)CWK0geioYrJhGAp`Kc2M844Z?x
zr4OVoM7}`&vk04pE%g+N18;<v_im}_%u;X&-Ypd0qd17Md$FZ0nGc&)gE>|SUOYH>
z-oXhkmT>Yyha|j16W(F+rZ0i6BI;@~`k>B8X-l9@J}8q9y5xf@`JhR@;c?$WEU`+R
z>C2#fD1AJj>C2$qNb@OGNw|YT4H6D#d;P{pNNA)9XqWUFRK-a57zx!eQW9=Z(rZv9
zBhlhhdJU>&B;LHF*Pv=PpOH{KBXQ}@^g5JxCd=b}S9%@FGg2v~TEvZD+!iAt&PaQW
zgt{0hibI)Ri@Mm9MnYYT^kXBTE=J;AWqK{@Vk8c+ORq&;jPy1onjkxi<@LbhLwYsJ
zGg5_-P@a+2842YX=`KnaEl1Lk%=nfSk=BSGSrLhin2cLcBu4Fwm}5m$&xrX}ME#7&
zPxVNQ3L0@H#o8q(=o>7k%8Dq+h*ww<1sQR(6;Y58@3JBaGUCHlL_tP;!HOuzh`)!J
zF?u+f;%uHfLH?wn*S8Dw%IuKtW}cck1CPd21GLJTl<TCYpN&AAoU&hp)kl#>;m{QN
zhjxwP28Ggn28D2*C2SVaoKTwIYEgPZU|dE*?8++%9l8fDV%9=Hd+X07`O?XCzV(jr
zyn(I(;c$Q+4zn>a^q8?W&bM-rI_@IyVRk3MXxG_v<68LRE&?AWl@g3Uaq=hv9mdE)
zkQ6kWpa4yU_-O=_+9~_=aYS>#ne&P&1}_4Q<1KnMHZGG$uEG{@X05_`%SR-5BRIi0
zVj0!lcLhE9*aFUMo-!Qy3h!^?dgHI$BG7Zl#9okyy#Rs6v5_O#w70B8z`1}ZG2W@f
z0^^-RXm3Bb0)FGTLkpnZREnObOj%Qi7rbzKSU5`Y^6{#>4;$t~mXOa||9FxY=xpcm
z%Q;Jv)3tl7=HF`L?Xfc#EiwTca*m;q^9|VGkCK(>Ebxzh6*Pm$oQ6^;GwvSzeFYoh
zOUba+F`<7#-&pFcwBZwJ7@eztBmFdTkM);zgl;Y)jPNp}7=QL)+m8)l<4EoS=Qqcz
zy^|%H;p`~gr+ET3&$HU5dB=w}L~`S(`4emi8#^2|8*6Jfj$DWhHi0++eT8Y9oz(o0
zt>;9W-#)C<njP!Q{rjQyk7nAgwqzb;<5*gTji1Q0?0v{LiD~(Q0RHi8TQh(h?XPTR
z|CRP!(hO|H^l0XzeK+JA=cRoFo_DZOFVjBgE8`xUcC43nA3UrF(w2}rtba0(b*`;@
zlziO!C$MgxTmK|ahi^Z|vOFDyi9C+|ZQ655=0!OZ$-i3vWZw~qw<q%%<MK{JF<EWX
zM!oVFueyyQXWRG^av?U%=q>L1=_t%SrnD4WSB6ycFs?F((Hzk$Y<KUvlPT)36=0eG
zkF>EjV5|<9{?(($-_7aOh&O9$#bR=uZN+iEnoeL%Sqh9DpR^*0nbOR~l<Il5o;$s=
z`a}0JtAB#8war;$b0zko>rS?H3>(^gysxd}=M}ZlnkwR>Bx|4HtYQso*gjo%GQ><%
zfd-Q2L|1=`#Ocws$EQ;<UprC%#Gcxkd}eDB?|nSq=3ztWWu!gdR<m@I6&9Bes{S;F
zdd<WT^lQ@YZQ?+6-RaxI_?g2pTA#;O?`~W2_(XjZ{UUKR*mKLVp;yiB`)L{WkJ1&`
zQ0pmdUtR|hJGbwrrHG9mCxlM7F*EvpT7no#Yp@|-xjz;At<}y{l+02DI3xY3ctu1i
z=wclxU4@M;=c~i46YKB^emmGENHy2f<qM1dH2T75aoD()MBdq6SQ@Sh(wF#wON8-F
zp>bJ>u=7t67XRt=r91B=>1LiJY=#%sHBrX&)?xUqyg&W}8bQJ{u%QtqliUF$*b`51
zvX2z}8TLEB{21<|lAOWpJ^$*5qW{qg4VzhfHS-rPSu^}Uy~;4|aM7=D00srz%vo+t
zzI#rYJ1XDpFmj-oO7CVQ<p%Jy8gPf$DfyEll=4i_P#ZMK1odZ-`BOlj`O}ZS!Tgh$
zmv6EbGR(vl#S@zdGqK;qx*e_dOASnZquuRn!<Qw(y`;-ckj>rBrn<yJx~i?z#==Ub
z7DM9o8B3p4(e`92Y;~-$0+nI)m^@~$-Bg=#m4U5vCmUpI=w?}Ig+=B`q_bEJ7$Pu8
zw^%ijk~OKIy4j*lsrGQ$D)|CbqSu&4g=<Un)p)5b!8Xh{;>DP<%pVh$_;b$LZil2L
zfguCk%OZUSx@#gs3+RIdgrV-Lh?^Q2=+?p_LXo?A7Fq*QLkjY2+jLxPcIkD;miWE3
zrt{bae?x)0ZJ=qn2~2LfhUrJ9GDfuRs<vBWw3$Ph*ehG$8MdHF7HY~qR+?d8au{`{
zGrE0k<OLSF7PBmRSS+x(%)sPt)s2igQvq9xh|OSi+C!x}TxesIV7`^QTP!lLd)mzg
zUE~YuZTv=?`D1%!eInGo*!WG|Ov{-R#^?4*C^7+kPjb}lVVP@Ej%WO2bMR_RfNXV`
zlC4VHpNE<>y=_lZBifp}=bMbCm2D1NSJlM?*+XE9v}sParBzs{)vT205^j!(HUTB3
z0(G+t+S_c)%Z#+xO1800QROClnT@vX?Jw5)ZFOAj#fke=YgKyXoFLgaqhl1yF(**M
zcTPdlpbkH*z+1;aAYtX;M3WCb^A-QUw*KI=@?mV0m@n=6al@zRx<xgMmtJNTeYVC&
zOe@hQM#50UKQrv&tG}5>kxZb(4SN`iCR#Py_!9>up2nCB!5_26_g6wOFaTyeDzVIQ
z<b*gbLdwPICoW&OWbu+kHBLhP3F%ZLSw)H41NkqF6RDn7bCL7^*dhiWUrw}%v5xl}
za=eWz$;@4!dQJG+l<Sf=gsu;6bZ>xVi*qv<hRVByreuevo)VhYIW)afXhz4-%nqUR
z+J|Pf3!R@8s%RU!ATu<(P3Xdm(46$p+_aL+!vXjANtp{vlIJAPO`e^6VRA+C1<A9L
z&rhD2d|vYO<Qd6Rlcyz@Cr`=D9W@*k_-|?};}oxP4DI^VxwucZE@;+P;(fCxdp?r3
zH2ltW@CMiCzPetu_tMcOa?R07WN^*beZQP##=m97gZN@H;l8>aHAfdD9BpG@7$V+_
z**9yng<;P0ub!9Ix`nY{VQ+Cyyb5R>4XV%nm4tzhEQ#cpK$7DZIXAr*iC4V+6+T!T
zA&wIHK7;xA9fjo66Uiqva;eA<E0pWS4dS=Ot>X8^`^BG#4~xGP-xS{=aroX7KOiyS
z^drT8DLKFg9hA>+JB-hgZ03MNK3#HO#jh9N7R}sgq%(7-!E`(TP)`?;pUWr@5l4$t
z#JS?7;y1<X#aqPhi$4(`6MrRgB^#F0B>q`6bCnU^34NULJ;gy{v1sNdBYuwLOGUnd
zW4;^2ZQ{R)=5-<B%{q<Xs|q*k)k6M6vdhPL$aFj|5Dha#o&yZe7R_TT<X)2diiP4(
z@f>lqX!;xS@rj%I=7<YK)87!jS~8!LneHlai)i{C!gor(Q`{>)B$|GQbWcb=D848j
z7T*w?#6OCE62A~Rc8&E(7TbvYT*+|LFTrk-dx@rhBAhSln65}PwpbvaE4j6e0)F#j
z`bFYWv0CKVZ^nO9yh^-QY`wlLKN~XrUE%}cPsE4CN5!Yb=R|&JWd66rcg17kN8)E<
zNA`21&lV$MuK0E9$MRDq^OuXW#MvUh2s57Jy~t{@PP|-PCvFgL6t{?5MSd)$p8LhU
z;zJ_WykfkuRRg{%`8VR*;=5u@G`4Gyo}XWtKUvHa+lx73H?cr068XWF`NxXo;&gGg
zI8Uq=>qK+CK>l@-H;6ZiTg0v6J)(Kdk9>P2o9hbXeUi=R1IVvPJ}e#)-w`=}kM;jh
z<b{TEP|OgsM80Zed{>b#vMHNa^k9MHBC%8)EAn+I)ARKw$rqgDJh4*bYj}p&iRM))
z<aLtQi(AC4;x2KwxL15g+$ZiApBE2_Z;8e>0?G?wV?Dwmzy47!6Q_#C)&cx;Brg!F
z#AV_ZajVFW?9^v$8Gw&Ueq4N3<TpL0<2P24_pamzB3DGB%+K^>P|Og`7iWa`klb6$
z7YoJd;w;hFDnPzvl8tR0$X7|;DBdLQ5_gODi+jX}#7D#z#Fxak#dpOP@k=p?TT1R<
zSma;>%Du%RakyA4mWmvX!1Qy(rDC<XPFyc;7QZWU$O7}<D?TJXBJLLth#b?v^lytC
z)Ij+&k)s+Yr->ZaK-t(P06DIKa-nE!5I{CI2tbZ(V0?whp$(Lc?E#Qu8z^5Ta&QCX
z?}{AVK>1#g!y70+Dsp@S<(EVbaG-ot{G<4>h{Kc^SB`XaOpnvbu-N+@qKunn@BZaq
z8fR{%^ZnhM^Z)Ua_f9sJo$cs3{Dc|T9e>fB4ldos6^R}gN7n}%4$s%7>yI?d!(&KC
zeg01!Jce|Wv3a^FXCp%wFVYt`9)6C;F2+U|jM)1E4kcmNU>4SkUyuCy2I0Bt9)x+$
zi@Ov7o}Y2ABVCXM$a!%~Ap6T*+5<xdP!P*yd0x4f!|&yR*Lkyp<3#9@^WxS(_Ur4~
z&yF>xK0d*E`o06dmj_<wFVL5GR!zj+fH=Rt{yu%YzxVWg4}QPCHXSk7*E=}AxZ7Ik
z8wq{fPu35Qo^gFYfS>vbu+hDg0~<tMXM)T)ZoF6br#lM|&C3zyIWOIl2%z6{_aogF
zPXM_ebdO>4?{BGZfB6LO?e9zQqc2wj#uaz_=jPB&hrYMHOrTdM(zkog<<M7-K)&NZ
zQ<`#ld{{T{9D>(*{&c%Y1pRcLK3;Lms{-2gT|O}Kb#v$n3x=Qh&#r@<J<${upEGb8
z-gIz{-jrxKI-oiEhM%=KN9rplADa_!nr;fuJ@!_n^WmO#H#k{^4p!q0V~ymj!TYmE
zm(FMoRy}$=kU6tCSQf<k!dT_FJ{c+MVs~xBO33wC#Wt@l_AXXE4yIuZ<s`1d8$xcZ
zjy%G}I=<7JlSg!H4wZFi4q-g<)f;Cvr&M)r4&@calGCO)hcQn7x_dh|r(lHq)Aci(
zlXHf|c5RC`hqtZ3nB+mRyYG!Qr`%f;>w)pef57<tQ5DI}$p{N=8yYLE!g{PocQmK8
zIb~x_YynnIPR6+Hi}Hfap|tkR;j*bHD>t@&L?6sUSQxvjY*Fkk_=9HU<wY1-+$$EW
z7#3Stzbf{9)GeuOFve+znp5gS$m^nRqmh4Vb8=Pt=1~27<nM#I4D(~xRa}gffO~+w
zF&eoy^el+og%QW=F{b(t81o%9BmKuTCzp*uJ{S32aP21*57bxQ_~WFW-J@8i_ix>!
z^_9iZq@KU{Aem!*&Dy=3)4^jC-0+<}7_nZJ7F`%ND^_p1(-~E{Fr3j4+Ke@xlY2$e
zw_xSqVA6L}w!D&kZ@0kl?9h>HjBhW)i1M<#qKA<8>1>Xp-xXbjxeT{pygTPI1f$6}
zhoUPn0z9oDuyq(#NM4N*;Fvjqk>S_mJ%Y6BM+9#{%hn%k$vDzJ*02rZs*!Vl)!C;P
zw}iJ3!zk;waJ*N?c4Gwg6C>V0X+vW@ssarw*>YPuAjh!S==z~pHTs9ggDG6mcvbA`
zD$II7Nl(^~g^m}Hr&FxqSZPbRsWTYf(m%@C4#C?dAmmB-W`t93c0Me)GPE^()_u|4
z$1{@9BSV4Xk<`HPg3LEt!n+2SW);ngj*4P_!alBW{qy62bo9lFwBzA4%p|DiYRW5d
ztkDj69iee$?A?kP&2H5lScSPZc6S-Z=I3F4Nd?-riv2G2cvfm%><+U+c5UqFh|J^J
znHU>C;!ez47=!+gmcqP~0OkW+n}b$GKj|@IC5}6eHTvXJRb173MeK3(-I9tiC}$`}
zuD^<U)W+T(fws@VSpB@s&B2W;Fsi+=Ie2ep)M*7;9&-^eroJo(<LawkZg#g7#I8%*
z46cbCs2Cbct13X<hQ*#K>m18^wjeeRZ5Sv!w<Y{cQLJy-OU*7u-aoUg5nK^FH?1Ic
zM%tONi*X(;LB4R>%Gk3Nn1_;<(;Q5zK%KhB)@|&G87K>}p)cp;#+<UASXmtB1<sLm
zs7DIUgZ0?geQ6xce+tSR)e?R#fZlNxbUY3n=QoG3rPTMr8rT@ckMpSyw!14XirqZ|
z>un>vcg13~3wu=&`T*J;ZFEt^DY1rUv8p-FSGOXH`eVLJ)tu&x`fknX^$TKsDsV1U
z^@ye9Ex_D|`LUF$2<HCGi`|_zA3BF%ra(>X@w`>BBWakkP|vnNUwp2(Igs}R>h(mk
zi*xJCAEw@#wDmdXP4tLB(<sc$4Yb=@x}!8{Q{dJvrGZT;_?xmRjK9g-F}ukPZ^B6V
zZNZ-5+cB@C9&<M^%f!jU8srt2Q^ffnXosgc{|NhVN7)XP#W_KoiNf<J>9!*D>R+_<
zFGkNO3vFE$d%LWA6f;4vw{KS=6?(_T6*xO`FgvJhWvnM=gj|g?;SOA7zK1K$#W+Jo
zS6$T{sKBg@ij-}uV@U{kq8@cYKM7PUME}agxs!{T4GU2|)-bQA!(5UL%}&Ju^gqlo
z!RAyY--fFXu0pw0xUyl}UBUSfn8i|YEozSW4V*p28Cg{sxA#Gci*al&j(s2Nm-oVc
z97UNa_0MCUFxRQRrjl1B7jqJ7DuZU#_B5a0h6cB`#oPpQy_(Fm#shi$MX_tXZ;ggF
zOgr?`PuHy-f2i~8;PRY96`-?xG(+cxUJUfCsq7n#n5*AI$DOwAUJMNEd<fURD<cC2
z9UA+3@qp$->joTuu{+i?XI+@4`OuFmBhepSPdPB~y%$qr4HZ9&IrS}Q!>4imat6G0
z2<zGhoSyBPvF7^VDcGCvpxa7t#m5Ytcg-5<Tr2&LoP~X*r}>vhzyG7a@eJ4Lfz{;e
z1BKzi$D!}$lF`k<`cGfnaTK*)d-tLHk7f;c=+M7GTDSJQhwne?{PIfNE7{-wU|=48
zUNbn&;a>08-2C3!KbVhU-pd7&&qoS38GqtytB<FU6yg9-murs4*H+)mh+ya_BRCEz
zX;dBm22+gL%y7sIo(!ifLbAlvjB6mdbD71it^P1&yS6&tjK$YhHzq-YDQ8e)ApBEA
zVZn8-3my6rnd7rGUP1gx*H-82M&H`%oMz%%TYW0UP4TtW$3n~BSzG;F6sfh<(*lE#
zF7O2MI>r<M8TbLJ#)Y__pr;feW*)#3N8saqT*d?^@Fed$e}%0LM`;C~Is$Jq#U61n
z6H414NU<D;*oHT{HgP4y3{EI``Ut`}P%ooywG%kNRpftWB#gIzhHv^`H4;)9sR|((
zbr|Juq&$?CQHMePM&kQ5XqgI;jW_}Kpb)X9w-NbvDdSSCuKp||A2AZjFcQ}1MI6d7
z(kvsP3?uEJwA2Ya$6e;Dn#>zfBfdk~fx5Ic%OkhN^2miw)-FT@7-MA|#u9|IV|naA
z?fIe{#@_=ULI@1zXBRxgpdxLNC9njlJEGMGoA#&u<BptuF*tApsc7c76WV=9fVIfM
zi-yjo;fI>oTFR#7t$YV%e$fk9`8Sl!P<JbzfhUR1>sVPUUqYFdy(RNSLT7%}k^CxU
zzHOEqz}<DHy47f}VfY7QT2@AjS-IHCI4)LRPMHULxT)^#Mnvi}jo1#)Tb-(rc!Uve
zqsVD5X9alpv(hOdu@zr2A`)A1E1s=Tlc|*1%;o5Dka5hd{1)WS{B9H&Y2v5i*{Sn|
z+*2!Wq0DYBc^~CPiTDp7cVegchRL4YmLiUd6(2Mrs%phbJa}}v6jfDXyb9@rj&rs-
zW)DI-g^L48PCBKC#n{N;DYU;XAvu%dKG}^z=n`!M<-tum)+Q%9T9K1^lM?jy5^QOe
zV4D)0>m}H8VuCDoJ9X9a;J3D#*wDB3uHBNvzFXv=m%hO&74l;YMi^uJ5PJ}qi)xu(
znnYg~9`#HwElN6q6pJ8c^JzCQB<U95Vaoja78q*ezd`PTUOYUBy*My~tz-SAc&zTs
z?`?rIlXx5-q+DX<BaokkoH+s>HVbXIqFJykIU8lAIok#~nf%PfPdi15US*=|kZ~De
zRwI-~$8AO@hY!R&DJjQO;*4E{G$}l7v5xu00JlH{0>1)t3-tcKH20@NAU%CV`dMZL
z@YFVrn@M3@hv7IM(oQ-rsMXTut!DpFY@>z7F$sxcrhhr{w!Y=Wvrbq}yj>tLt^<{~
z@9vE2Fc4>4hj{s|7dpq4)4$L;S2pKL>)y)dDqrF$39&1*W}mn!dKX__?6a0QAB1|G
zdgA)#$Z8zAFzyBHv?lgCE__OE#UX>gfHc3@2q$@YW_rKFl@0F#$_XaHdYoQL&NwRP
zr_Z?KyBEyAA#j2)8!-W!>#VBYNzZO8%-c!N{Z?3L)&^vML$b=9^c=9l(ztrQvcQ`g
z=$u1rFjbiXpK%Pj!332PyRe-&p^6D?^=A>BI*Qua%vNzO1TIHcm|Kk{>nIgqOU4g6
zm-(fi`x3S?mJNhp95pBMt~nv^npSy@+$yhas9Dlx_OUkv%={u4n}l^wz35_iW@Agn
zWS7QZV+Q>jjJ#?dW%_qxOLHhUOhj0iGFv(;9@a1#aixtxh91V2>DaVhIKw`{mZ5N)
znjv3eOLiJFm>XW>JpGx@O4cFRFd5qztDVO&&1npKVU(#o%hbPNQX(}&kDM68T0##)
z(H{Ohj6o?3#eKD{KXoabVVtyKN>&)<tFVPx8-$%$|9vO|bs7&HCD_izHnuUy&=0Yh
z_VI-?EC^kueH7jpWQa;IT4>SOI=0Y$Y$#zAG?!tEVw=zyWauGmnI<L?&aii|W%$Ay
zgA94kre;m0r!mN|43w@tU^v>1`WecJS!NG>;S8IF&9soxQjWI}!V)dS{f!_N^9RO~
zXBdCYyy4(%8$OXV;{lwSN+dUqJtj->r1C8s3IB8(K8aMmrOIadUJC?F_88aqQ!Wci
zslUx(Cg~KzkJ!<DKb?qJO7m>&IFkC(7+X_`c{GU$DP9jo&Pg^W`?K_xvR0+o5Ieaq
z5_H>1sSX?W+g~^KFRO!fqm*q^O`?toHWoTqH%bd_>}0<V$EL#mF%>1%V;psiwXxVg
z)`ODjG2YX`>keM+Iw33xKDgITdPicz^^sVE9IkUkVm)GnnODEw&p{Y6{JCU?^^YX^
z2^sTRTa4!(2uL)Nyx;nBN!}Z^{+&1*nQ=)am;}>H9$M?Ag~Er{A|mcsTl`QE!;N<;
z@h~>zyKyZ&JOd!?SW8cl*&W2t!xqK5rfW>ozF~!GGv$iqrBDGEg7*qfalT~(pvSn5
z_#457<xUCKI31VuElFvA`&-VSUOO4E3tJoRLUKHq_0XQ}_3zo<_@1%<p0E!}zQdn<
z#|g>bK^9EAB|b3TIfU|U@#oueLO$NGp|uH~oY)oOuf{urU}r)oA#Hp7+V-5Fjk|^)
zb|T5-n@zA^W65YjDz^GnY>lg6zB70)?3_n%lnmDD4)3IgIT4N&#xd!K*s#p&<vZzN
zU2!lk-|1D_#IV{t)Hs;9FE2{`+A{w;rl^_3d#0#Wm+z#fj(5X}C3cy#J#=7oYx6Tq
zKMhcXt&ARm1jcb^)x&njcgh#oV7lGqNaZ@0Rqv$d9#imT^G>E?mq~u3Nq$A;PI^8u
z$*)M<Ee%D%3$Wo35pNjpEP`FZ#U#0%^srXw9>i>@z$rs;xRC3t2=1ikY_r!>I-;F(
zv6-y&*h97^v6t+fzHaj#M3heGfCS9}`3wO#Ai<sV@Un|Ugc|6cwFOW<)s(a<xRV}^
zX2FeH*v#8wu{dh?v_1uG0Q4Bgy72g@(|u{Yvk5l4>s%h(>9s#*oU>@QAUZtJAA5|&
zl7l<xDK@)bUV&mSH}ybPdbo@T^dxqFAC%-GcN(T{+uzy7Fy;Q(@awBEb5|8)*ivlx
zJ@tk2j)0-nCWqC*^bBWM9X4}Ez~6S>odp@P7n`}~Fd-cI_!c(Yzadv+2K`y6DryDU
z<O);H#)e!9LAx0D3ie?v^dU9xQ1E-+7^ch<4f~)l{_Zyh8OHHq*au%Y?{FCU$VqZA
zY(F-$54=|}dKhvDo7o2w5<{Iov-?0fgZ>eAA0V@Y#xUg)Zy!vEe;;_!MhlcOH~p+D
z_6aiYTN=ZZar9Vsg_-*%+-Wg1h|S#3@V<rjQwV2R7B+J~qcF<Lu$lW+r1=tlo+c<6
z_l}Jj^mF7DO6DCa?jIY&l$T;NZEr%nde1_gF2{y@fnsut@z+=H1`pWqiR2OEzii%z
zU`Le5IhQ0mYm#$CIZNd!gzz!s+15Xi<Qi^4XH&!4WcKHUiXqn+|4Oei=4!A;rIM;m
z-97N{v*DA;BgTK(!cV{qTboIwYBSxtY$RdgH*3RkQL}NRS&0Yt#9pE0I8qz1A^u!)
zD>h8fHVa+zPmi4)QA&X+v0=)3l=6ZtF|J`YbJ+OtOj~LFlN*rkm`yv$D~<PXd$FOk
zvLMnG+qA{IknUZZw#-Y*yPX|2?Ih}5Xwy#OxWTt=+KFD;*@&Bm&E7p0<L-*mR-2=o
z?YGCqo@?*SD7|B2$Fdb$Y;0*?+$7?@6jFgLVLaP!C^l%ua@xGBqofusBj?#z-5F9+
z8&B}pj<tu5sMSGf9X7PXB-U=PjV-g~Q&R25v36hD*fI9Lky5s;-2@(KUR7{kJg%>q
zAKz^!Yi!TbPsjH~aJQY5%CMod@vN~u7kIZk9<h|_Y;62Eu|4Z-si-mAlhTdYpd-o}
z@3*n2G24XFVH;b<8uQG>-lE2APfC1mi@fp4?uf-*@)*Q==L<qmUuxr7qZXb>@?1fz
z?(Qk6g-<yCyow{0o*pRa_>X3NAF;7G{;UxtweY#DFRwtzi{sBbb4oh?rL5fuTfUZ4
zrxeA8y_vw;@#=!SIR0!+O4T+t{$#*kJ>GDIoEitWqV#sfhTAY=r14%r@ZG430oU;x
z5cVLv!9rQzGK^V&Hp4x~yAJ$_5@U^bCQ)HSi9I%y*lR-x-qYg7ilA0#z~8tlf)6()
zgjG77m}Nr=t8_Z?V;f3XrPC8i<1cd%>EJymlujj>f-iHX?xgQ=8$rAqkD$-iY$|+l
zXO&FzE171L>_ZZm&LKP{({?75OhdSFSK;rC*k~_@+>8zRh<mZQPVL&A^w>R|=GBkM
zS-}I?uoJ{9*j%S(t+CN^*oJ!rGC4wwV~Ny;9ux1eUM+AV#!76(hP%JZchY04v7#>C
zHs-#Ng+FVO)vnn|k1f8oI=+)886u49kH1OAhu$c+3w?}kkAm2|e)o^!=i_Til6{>0
z-)9}bE`g5Lo4at);`u9=*3GTEta?#xekGfDZf)H{%wL3n)0ZQwE}dUj3CT2a$Q%Rr
z3A|Pxg!$Z9R^HB9cYlQstS%;c6P(-Zat5vIW^x9t>zWy_E@!;Du9=JOA}1wIAGUwS
z&}UL`wk~p-cz1q6qig0myY3PjW9DpodhD!Y*R8a1T`g=Gu2QZxft;9ZYv^W}09z|F
zd090yv*=yd%pP|+OWNg(XP?j1kkidwS_n`sGrixPzyLed-*s(?Zkj1)oQXLh$j;<<
zPply4b$dakZl*bn&y;4GY)ZUbvp;qptnNh0e-!$IwfXLA&d7@K<C2mv&)Bo~@ROv#
z_|x4;#GOCV?H+O4<hwH>Zo5bicS$7I9TstC=es@g2cGVhMcfgQZtl2zw?||ElU*8d
z7w5ZOk(mA=Zhig$N{gW*;?B%>^CE6-WFY!X{?M-O+<Z4T;#TClr{@<HxEJKRr$q+m
z4ei@+T<^X;2O+CF4+-)I(QZKBfdeP>?|$~_134|*4KLweb4WO6U7f7nbTX5`928%Z
zWZ3>^TPBfDZEPcLc3OCFr}B@9H0sq!bpXA?X%952$;9U1nC_v(#-FH**A<M-23K89
zT}#J3Q7ulkcTLGA%$^7;&h|!?YV@0gHjO>MjGy!DT_rPGyc$S>RhKB!v{<5l8`1PL
ze^Dmhb|;-oY5s=w8c64x?eFF&cr9pi*&ur`jDNhTtgVt!Z}!O+WTwu?&+l|wo=Q-g
zoNzLoq&%;5CAXQa_LG)r+D>&c<(afbvCXy8cg65&aBcWk_Qq|*S@y9LzTF)XamPpI
zqC*eqJ76Hsm(}@sh5g)9^W7B@7!Yu$<huj&-Kh~bKi{p0py_!A6`}rUTBI!+l-G|T
zIF_)QF|cUhkbwitzd-}giB20hjzZx8bg!=RpIuow{=5@T?FWN_&Rz4z_jJ=EZrfL@
z&T*^CF2nWt8x;lD@F-O9kLmh7={u8udhk!HHt6RrA35G#7Gcx`{xNyXX<&RNPyZoF
z>A0#?Ph7Haki)-)&JxU7k1m~m@mFl+!z_M$9(#Nsubtw*;Icw9w;v|+r!HDGVbQXS
z>nff9g{BV@Rv@ZNOjAsszhLPiXC;27hr^!0-<@z#J!To&U&aEgfrRSmur#m`nG>c9
zXtChGWI!Npbb;j!cKEl*XMn*TFjn-RHpO6XQ2sC2U^t2Ch3Y}`s|RDb2FpR#@&cRI
z*lI9!IKc!%-D((VC`?RG=dx5LtSAxYb>AXi_r;PUi_8hY_9=8=&SELf4g9r!v>W_I
zR@Gofh8~P<hWJ^rWEs}aT6WPQqqTZat?Eq<a+WMxHR1og83(*wInj;->JWFl0WZnS
zUY~qT=-S|Q?gm(JD9tPgm1l&eq=%-ag{Gy3riVi_Qj(rJ!45-q$qNUbe(K5nnN&18
zuFc-)pVTfyN#@8<dE3yG%+S;}p=lYR>FJ>vu>7#bosg6{vg8Eixg{?=_v|wX{at<f
z`2aEc#QHk_oozy7`RdLGP`~4PC@01z`=fDlA8r*NZWW)_O6HMHIM<E~j0d=8m8rN0
z{TONFa~Lw`llXYp$%G{8$k`tW=bG6dez|i(fX{^`2Zrz&ko}A{BL?_VP;XT6d_ZiE
z_P9_ok8^wMe--FCQ;+zWW-mawbx!WWub$QRN9pfgb>m7-yb8pFdBLFIUkC<4aC~E#
zhGy6Sb_1_Ky(w=Lzbo<s2IKjXgz*(58iV_jmSf+Gq-E<}3l1BP9Ov}$h>#osMH*We
z82;9aG8&-2!Uv1P#WCUpaf&!cTqLr5>Rl~fAzmXkihL`;ba#qB6n`#0E<Ph35`Qfk
z8w1FnhITUhA)X-`TLFmY+hE3@M}{z;P2@OV+5lN0t`+$ijNzL|<l8Qp{fjb(C^O#J
z0)YJQl8p@j$Oj~Iv@6rSBbvGXkokDc@Jz9**iRfGjumH$3&k37t+<}Ve%&TMNunMH
zNxa~AQRIk4miwOgCozO4e1_9tB=Z^D8j#K0ddR&L&k?$eA0l~#<S~-VB+rmsA$gJH
zD#<G)*Gs-e^3CG+#h;4%#g|3%o*eZ%E}54+*1xTIx;RiQB2n*iB$rB_EP1-*xsv%V
zmg$#E=J`kc-xha>_lf^5K1w3rbK+s~4<wF5GL8}1M;t3&LLy%+iSe|n#cz@*_a^Z+
z@eUH{e<0b+QHT5s$*+kt{>^kpC7ZeEkpCq4OA_Usik}2>h&WEXltlU!V!deQm?NBy
z{SLclXs$1ic@1SaE<J|)ZKa$mo*@>9d>_mBQgN)vSIrFPOHPv4H_}{hz-q~L;x|Qp
z7-za`#f_r5?jZaY$-Bhe;t#|hiF`>)J&%gN5?>a7Bfcdzi^s(l(R?h19*&}?K7QUO
zyNIWW97@3O0`Y9IL~L#Aq*CEa#d`4yaie&XxLdqO<k)<c_jB=a@hQ<<zYy=)FllYO
zgrmrr|8p^o*AvL*x(4P-K0_QS7K>9wbA3a4&Ie%rW#U!hwc>ZhZ6d#SG5ub#wXG5J
zEd=rAdIx@~bhv3S`S{h9`OUXa&|Kd@j;?2TsW?`gEzT2b#8u*rBEJzb|6Ss};-li@
z;wz$O`{M)2ABxF1v8X3a>?ZaQ3q^jrW4Z}qxj0MYs0YTI>l(<fIh4&89ngFy1J^5j
zgV-Q$5zTcE>2^uJN9277^*ti)6JHQt5`QDUC4L}&D7J`Sik!(oy%<|;$Px0C^Ta}N
zs8}kR>ni-5`@!_H#n!eyRw=w*+#ud4a<&Nb?-G9~dNx5Gmh9OCd0sNt7ht|4qGt=_
zkCHzYKNtTha_R_wA3BKUx(xYr$$i9r;$U%@SS*%`6U1_HmN;AFycCvKEpk{r<!_4X
z#SJ1St}y;K(by1ye2?S@#Gi=9h6v*KNq$B=D84HGM*O{aRQyo<L<~R|%MXd1Izzde
z*h}myju6ilr-(B|V`BvV1(G@ShWb{E>qKK~1paSJ-Xz{38k-~V|3LDOL}Pmdeq(zC
zd{W`hh@8s9@{A1<@DGyT7e5p~5x)@sCMM%ijromj60n2hQ$$V;VtjvbusBRSTQoLH
zkZzphiQ-Jr*e*dlrxsD)a&eVdFJ3KPCw^DlCf+IDEz;%#_3agZAwDL)D*i_N5AhFT
zO#DdXR3_>RiS5KrBBwSnexS&yO_WQ;iQ*KoLYyOV>J!t~ikFM)#OuXxi<}$9^mmB=
zCjLO&D?TJXCO#=XFCG$K6MrkdBfcm8QT$l^Qp7+CQx8tgVtqP^TvLW}MC>E>6N^O7
zT4B0T;uvv)ST3F~UMMaWtHfGywYXl~Aab@C%lV#ok9fcM6Y*!_K5@VJocJs8Rq;3C
z@5Q5HO#DdvLj0S^>1wP`M=@7CLmVj<i!;RvahX^nt`|3m-xarscZv6k4~vhAoG-`v
z92VabKM?tV&-kF2BX$!D#i8O@ae`PO&JnA`W#Sd$RU#+svAiAPJ>vc1BjP^sRq;1s
zO#DdXvkvtoi|xhEVh^#mI8+=Va>5|<PZwv4^TbMVsaPkj5!Z?9#T&&2ajUpP+%4WC
z?h*HjkBX0r&x$XIoY2VnzAYXTW8!Dx=OXQtn)VSh#r9&3*iGy$=81*kQ1NWBM4T$l
z6z7Nw#5!?}xK3Ozasnpnw^iIF?iTMC_lWyMzTsuQ=fy+fVet)-6F8afL$O8tQVil9
z7URPrXLwTXD&~p#;!tsfI98k>P8Vm1i^VFjMqDMX7dMCv;ui4^@h*{5PFcT)#RKB=
z;w$1|@m=wl_>uUT7{r6O*?%!h>?r1nXNW_^5n_oL6{m}{M9zt&{-t8Qc!hYaxKZ3H
z?htp2_lOUQ4~vhBPl>OHhsAfrW8z2RXJQcVB+UMc*<x2QPs|sGiX+6a;skNJI7?hC
zR*5y@DsjEIL2MAWh<Av0iJV4kj=%V%_>6c+d`0}N_&br4c=_Ju6Y)zCFSSiLXY?|@
zqj;)#y4YLH69<Vy#F1jLc&<2JoGQ)~7l}*6YOzlIrnpwTR@^9V5^olFh`YqQ#rs4~
zN#_1NDn2PbBfc!YCcY)UEq)+=C~`_O^|>7^)5J_MTkI<K6#Iyr-pc$#L{5aJJXS0h
zr;8VebHz$=saPwn7T1bbiyOt8#9PGe;vM2$A}3<AJ`anWh)wwg@z>((;@jf8;vdD2
z#V<t~>!O}ik#^81cNTL*JjNND$v9oj^Ran9i0es&GSbuWxfzfDhPbUa=Lc>N3{5_y
zgF2I*3!*Z;u>}h~&3sPu;!!v6{o_KWhg>N=`z0Tco`1=<Va=kY`EmP(KEveRAO&OH
z@Z<^XXW)}0;HRMf;Z_k(MO)%<;Om-oMWP41dNZy&{xTh2aT(V-9pmWwVB_)sx^x9d
z)4JSUo)W~dFVXeK#x7Qjjqb)m`<|NhW*TlRZwfZQKF(v=<0(-(z?q26uWtwRMG!`P
zYy(eU4g7w6e5dju!aV1xUWNd_zDIoeST9fC_3%@l=jzb!ukjikfnMA-@cZ?>0eyTQ
z$ok>&Ca&*hUmkd!KjU8WYEOwT?rxu-=`P1TM?ap3a$c4@A^XcM8ix1TNXK%aI$rLB
z@OydSb?)wobo9u1aX*Ia*SB!I<3tcfeW*fQ-!t%gdEj+kgT4qoa$ek%kp24BLm$hf
zKKy*f_5BupFAu!VpP+9M+S+qo+-nH%>)Q)`yzWpRE;(_1N8x84Zy#s(a~!@u_8jB5
zeI$D6UdTVWZO6YU9bjDXK)i31pYZzC7x4S*_q=a^Pf<GduM8B9>QuvPTm%(3(-T0}
zjgD>PtG4qc^l`ku=R7azo%4*F4SjnM$ZtXXUeEevVPoC=`ZCZ@{Z<`3eFKY%hDCht
z>ufs?8a(vOLX&=8+S)M_q5%wU^<2O?BfdWjD;;EF;<g=6#Sx_Kz?=89+cYkm)zE%(
zMq}Ge&WGKu44yXm*b}MgQK#v#K<{XWEe+9N^u}mX<MfunS(86>(q^^<`;W^y+~QPE
z#ou80!IrFD2TIGcA8W$1TlW&CDSrBk%)kxNo4yDIqDVcnWpL!+`{BU+%Bd!HT-M`F
zfy}g0r~3<Eqy);Np-tyU&&zred9sc>B^S>db=+~^d_NdC_<nNFH{TEUOu21c&ip1f
zkhC4~#icES%VEDOh*W`vW1^^4^6_x;121N5zrfl4<IKjk+mregfAqw<)1z~botLrr
zP`mAuk3AjE+=hCtd&&997k~P=O=H&fjLqRjx9NGe{kF8m<ju*qhPP){=A1UU64v03
zOl=8HaC%K^8R>9;yJtsoz|up}aam7&;f%R2y6%gVG2F|NmSESZEhDoIzMnMa!pfyN
zZLmjAeGv>?A6=4F9(Ax+PeTeuJ05pRQQMGn>-qCWw~Q<g-uCAENr8T)4>!T~X;XlE
zUCh0q&CC+$%PalGi^<zEP^Yxg@Ze;w2;bOPa`1iU`g>o@+<tMi?Y0Y?sp0KEPRhe7
z@{Knfem4r6oWTy;v$jn>mU)WPd-AbKslleq(3>r#`=+%7GbWWzZ7IsyI|df+(jIGa
z!lPS)_fKmna;8)Unw+%nH93LDTY|evT8h?<M!KmjXFF3{hGcoEOIps}HLd0BtZ6M+
zjaunPBdnxl$hr}wqmlBg(&r9$+QZf7+iiFH{rQj^y(yXz4G!+m_|v1eNB10MKWp4`
zbu`SLwmIGOvw>Fz3x4aQH$9fNB|0~HZ8R;~t|7JYV9Oc14z?8RnbQ&+i53o@*HV~u
zL00P4aanJ)IOT7&1dG>~y4VZ0{slQs_sPeql6hR8{K7@6PihG+T~j#+d5W_pADf@{
zEcVQ4N=v@-i{O3eOZOpH8MgGtz6jlSu%+Xkm052h^jq^DYD!Bhk1lCSPe-qt$)mCV
z3wLJ!=y)8HwCy~4=R#-7@o-8MM{#G#q?W?+%;VwA`(8}n{w8Yc?|09wOKwcwKKIzP
z@TG?`w;ycjzvs73210mFWo=JuoP6wn+osX!nc9e>y8R_sRDG!>xG!~EW69Xp+iXim
zj;w}Tvs1TS&{9~;J~-Uzt^T(v>jm__<Q?N%3g`7Gb#enYJ6kTSoKTs6YN#p57AbXl
zz3@fy7_>?7+AlILc5j|N@6Goe^!sqbzc(ePqR)+~YD!6)6n!3gxL3igW3WG+k2}%i
zXxVWmWpvB%YPWRayg+GqYeUH|4*w{chF+M8UKkjhwmE&<)-kD#Nw9~RzIhk=A$#G$
zmh5$jo_N*a{pg9agYC9gfElJIPRI;4WuPZU*0Cq9GCgsR*Ar9!Zcl8mJ#nPJC#K@u
zKu;Xmswa+QPi#o^#15t>hHXzg?MC#(c8w1n-4XrK(dwUGy(SoK6AkoRP<i$B;b`{_
zsfTDK@Qmo4m2Y3)eZw!_t1hOELWX?;+kHcD0k_xpVBmIKS~Ix7%UOwQtaq)&Ea_y<
zl5=^{Pde=^{tbjLA(BE|+{Haaf4}J_B;|g<9Yy~+i}^PgqRA=uZTd&8F(E120QV{S
z&)>+uH2qJc@OLO-%I`A-x`PqqX5+WVaX)2Yx#Q@iF+sQg1@!)vp#_)Hi?>LQJKPK&
z2nWr#;b6+mNQwHI5jNrAZ;=AF2xkGIMfelk7<h#K>sau20x!XjZ?+JUgFk{lB`X*R
z-vTlGOD1;13{2|jgqtY_!*>}mDa<*c!H`5Z%q4Sz$>D5-CiM)4@dN7wQ^MVh7!E(h
z*sxS(gfC-ks>DnuL`!kOv~Vs`rv_a74OHNdoxe&NJ8Wqju@ks}B}5UH#_9!TKaIba
zQ{*_Fz=e$6PLU-B=CJNBVoP7*1m^FArzhgmt0Zu_mGny_Tt)%rz)Ug@l1jf+!qXI%
z!RFcmYB*{nm|QawO)91@nJ<ao^3&JUIf0AVp2sL%=1Cl1l<`Z}%0#|Fkz+!v*a1DW
zO*PECEo9C%w7X|~XpaaJaWn(Q*daT=mj@n1ZrdKe<sNTFm~D?Y*dE6zn)Y~;vF*^+
zY<s-L_LvHh?eQPno81)99!5w_hJf}k0>{;`J&bS(1vbIk%+zQkG=Y)cp~NOI(iJI?
z*aW}lj@(X(O<*K0Q(&9Gh)Zw_XPdx?yC9k-cqiTj#)l?&jm^e^aTw-+?RBIKM6i>Y
z)0{vlJ^W~9+hYv(cr3)WyrI35c@Uok8*3|(><oy3ehBDn1Kp1UQ=ImE%%Y_~oB_QN
z-hsWpV<2!XLbzd7*Fd{KugnhVZsw_(Gm_f{rUtUG(@D8bdivQ2#2MHbXCkbQ!OR)T
zQ#fiFQaH?yL3>-Irzgd4Xf1rAp|#Ywp|kWp8SMh?1I5X=lw{BrTAGZN$&^~UjFm~u
zfT$XHcGqYI&6JmkoDvw<)^CI@%V&hGozDoHvAzb`X&2xdq7J=bhz+gs^>)xu0Isp$
z$|WbEQH`-1dd$EXM39wU1QNv^4=v`t5;pCovE)K*2qu^<$=NhEo&_F07h-xWq38+z
zXsdLpPic8V=~SQ6a(}LFM(H%-RcxFdJ8dU@htM@pgJSBKZYnm7pdOpZr?D96jYCH;
z{gx9^Uw{HLv=V;u7&grPErfyzM&C@Ydj4svN1!3i6rGsL%IfSlVVg=h_~}`rX)2*w
zmU@-JoLVF{&MPz7se_%C9z30m<7u<SXqZE6#dd;yBkqH*sgFQJJ4_&1F&G+2)ZskV
z!S2l*|K51jVMgRL&eI!$X*f*CW)VHG;fNCU=uIPzU_-`I@*Qj;jMPO2dRa2en6#<@
zTN>7y2wRuwC##FEY5a$YrEtIe2VpA0uD}MRd59`D`pbz@Y;ByH%abp62Is<@U2@l*
zF$A?>qk+2>PS>6EcQXfg7SS7<7e&9VA%CNdV=+gtp{R0X<d`|kPA2NGwQ*{Lrl=ZI
z6lO{}X-3})6xMYo{kEtnL>{&j9BorG_A`#uO-7}dmVR6I6ds+$*ifda1O60ay9pbP
zZWhYjYpOBR>%y=eRi2z^(;6hSE(+X>4YTSy#<QL0WeYJ|&!8_OuDJ<EfphFh|FxtV
zRl~L9Lt`GM4gxPSB!3i5L_&vsn}Lf4e*^Grj+$IRe29%_FUfJu$<C(fw0=ZCRq+%q
zH})0QLqdLn`k4uN;w}R|bWy?<4>L;fNO*di_^E^~el}riy{VkE1x)o7aKZ&B$0(Ra
zyo=3VTj(>xv2h8cj#b#ue+lZbiF_KzBE4}ut5^Z{<{sGBB5XK%dyOHb=@2lBz8-kQ
zdOrk`p^(YR3~abYO$Rv25ngW({HF&SwKH-ujC>xODTJO^u=!3k?#a6d;+5b%@B<S)
zmCz1O@b<%(i`8arlbtm%-_Rpox7OD(?ym0$v0|vmp0)J6h5QiiS<ABQ-puyzjaRJ6
zfb_<B3U!g9ZhKg#5ZoCwAi)y2Pb6>Ut)(VhrYLYnVQh*x=GB58yYsUMwmhz6gst23
zlhw`FB>p4ILcIe3uW`JhJc<ojI3RbM(O;g0qnLxuy8_W)Y>w>t#8_Vx{kAISTaEU1
zn@<op0p>y9Dx-5I!9En`#c4$lm%v<P?Qc}sYYqLjlqm!+JMrrh`_^o1-gSw7TkI6C
zSoUT<Md7N##|qn{=6HP-$E!R!(O5NJE@uLK51DM!+4XHU)57f9x)}K~o^UZj3WpaX
zGS~XE$TJj9^2Z5jvVgdwfXfHL<hXWwx$Gsz%ZG?~9(dZDv{MMa=7a{qYM4Rvv7rQ2
zP}!87^!2k5g#FE&0iSXG@t4(SYR^^L0CVkP7_<1@KZ^e~o*0rGKB6Z5?=wDOW<?dw
zT`_o2{zW)E|7jZ(Z#jXHZrg~93Dj*zx*ZPS0p0ZsDp<=7l7=zH%#H7A(#QZs9haha
zPd7nIzcON^bc6Ga-_F}N)0<B^%Ux5<xr95+KA4PW(chhatnxJ`^bC_?jhR+%{H^9y
zn_1>2S0cY}j{H(H^W5!dYq+$`&5lf*8=f$}7t{tgJwITr2?SiT6LHDRc@MB62x8^{
z%Z;Z>GeKqndUqx37T~T1tj&OcwRm82u+9P3)IZS2_%Abg<-dwSv>RYovwwg-8W{+j
zgFi{`qB{5V#qNcX)7;)L{D3L%_OF@jo@aI~c`*{Y$!>ZbIfH+4`NteMV;I341k=#Q
z96=sqO_=#((wQ0ft#X*KRyodQUbk{2O;ju#>8_cDXF7Z*kad%{0_<64YCisUxZNbK
zGxhQeIM{A6jWOmpjxuRv8^N>nV2_nLmF;5INWn_e^-Q&|W=5agfz@nCSDnQ)jPaY!
zm@q_Ox`=zJzfb(5zH&-r$=q;3uTuw_W@z-+)z;4JgYB)h^Lv&PO#g6QYaPWL57X>!
zrrozSW=G61v34ic%%XB*Kf>sAeVyMJKrx}Ft|nJ4lbbehSHQHvV)xYh-8m7rN5q{U
z=|@n==ilD{9ePQ~*Grys0zJAF^cdTxaQpzAC`m5jPMlPaIpjl&Fzr1t0X{xwv~X@>
z-EvIa=G<^z5s?&`1{WgJ2{Zle-2K`m%Vy4B>L4BB<8#t4s+?crSPKc!`4`nKuldU4
zQY!xHJob}Jg_orOQwd+q%|v)jNcUM^h+A}sSA~`YPP&Wn8ho`Ho)Lrpk_7_0`|%m}
zD~1k63wbRWw=Qw+q#2RXg9b&0<QL@+iWC+M8d`AXpfe+9U}VRl`L&DsMlKjNb>hH9
zmo8YeaN(kb1BMJ(P=nd_m64i7tCrL*S-vb%SX5AS=Fkfx11`O&dgV7RT3&<U9s@2N
z2Dz?s<)sV2#Ry+qy=usS+Ufxd2MuM&(&h8(2Fzcu<Qq6n3nK$AUbuRG&Ef%tkpYtj
zM+PijwtPTsUCok<kYwqS`8dKCBXIG`Wf#?<zyY<33~Ld#aDLr<zr475z(vcK)z#pT
ze`ERL#ZKI?gXs_dw55d;evL0$Uds+v2NMyamoHijI|oY^FIi+eRAR)7`R#TRHYwt^
z66i5~*BoVb2IEoBsa<mMvPBCcrh4(Y&?-J|*nl0y*gSwSghh)T=iJewM?}uxft$X3
z`O@0R;^j3F9Hht?9i&Kk&GL&D)z&VrsqOn;KCb40=WlQUC+YIcj5cQMh<8uN`?-_a
z9vB5P1G#~;%-oW6-Y0r)!{1L|?GCZ&c{}Pk-an4Y%vvA3#=RDH5~ifR@Dwc|l%z9!
zIR4CEgihoHm@YKhcD;$iFl0JqVro)axP7o=pi|%!H#^WJkP|pH&^6F4iTCPXasIHN
zbNp}q1h|CxMLgu`CRd>@Lj2Cf{V?yY6E1Oo%rF<v1}Dbj#@FX)qu|8&WM3@vhg->f
zR!cY+MzQ_wKVy@CuLly(9i9B@P=0H<W2^X694xJAT8;gKHVB4F=J9Wj{Xb7Kj~i_e
zTmpK|l-v4Tz$t(m<Amt}og#_f3!Wn<y~_H3NKT^lq`wPhOdV|p@Ck^v1lT9Lb>UN_
z<0RoJ9skW-;C3QggmZ(D#7V+HoL(e$#5^M*e30VL7RQKXBHM%cXNyb3W#Tu*b>g?h
zE#e*G-QthMUx)|9m&GIEQ86ZdDt;+)m<a3DM$8w@(qagoAlcXufLtY+-@KS_gUGkO
zl)o?DPomrJ5%-c95cR0y4@f>J`8COJNH(u{kiJRsr;6trOX_JWb`|@IL&Z{&?+TfI
zp2#-?lrI;rBvJ1hBsWOjCfO`?hWJM)r#RMvFSuXvFDSjSn+m;eN<OOi4<vsk`3uP*
zTvAvMGnNxPU9z$M3;9gRT=0zP_zjS}NL(SV71xuf=S`9uCEq6bA<4fa@r~;V@oB}s
zF4F2X^}Hv!nMC>kE^*{3Vm^s<W=<|h=O4>z&L13qp6d+H7Q2eQ#J=Jnaflcd&H01;
zQzXw2Y14#y=Zlr%Qt@(eop_yigUBzv%+IeF<Xz&uqB*}1{-9)Yo<V+0@{8iH#W%zw
z;xW;jcgV-Lcr530(VTaXL+saJTd{-4ugwhaBMubJ+Y^Ly=mF!;5u;+6I7OTx@`E+g
zFA>f83;A1;uMw{o8^kT*4sn-gY=I#EPbBk8H}yX!z9haX^4mA#&G`(PceUVW3jeEU
z&ToXL@;m|Ch#kdj@pQ4LXl#if{Xoh5y3YKg#Yv*M9w3|xD>D8<aiPfHGluh<0m;{U
z<XZ7+aie&Xc(Zt`xJ%qE-X}gF{!IM2_^fEICn)b#$-fbgi7}C*J6Nwji}=wtGOaW-
z{1ow2v5(kKEEI=|C1O-G*Bj_LU-CS0p?Hb7T)axWR@^LpS2Wil==+}JABsN~TiXhF
zM&SoV4tn5z9TAU;P2xx5XX4*Pm)9xe<0uK!E@Erj0(})eKpZZP6pgI`T=&Z<gB)8-
z&K8ZW0m#PI0JuWoE5&b#SBe~W!ThvsMBXNTPc*g$5N>P@fO{4GkhotwAR3zkNcXDb
zH^u)DIk1D}d@3571CVj6X2LnrgYliju3|*=Y`FB3JXjnio-LM$94bP6GsO$V`J%A_
zgZSl=jSU#c#s&;{mBOzT8^kRlN1sstJ>nj5uV`$;ApSAQ2Sj7D0O2o7Hnw9R|4#Dn
z#baVj{8aq2$N?`bzm3>Q>>~CMdyB@_4AP$|d6YOt{5snO97e<PmW!Uvg0+%4u!ixs
zh_{P(i1&$}&4Py{do~N6ko>gxEAeHKLv^VCJ@I4lPvT!irs0+<wh=ptUBupEo;XMx
zBAzXlh~vbG;&gGAI9I$#yhL0sa&Qsrb(OeLyh-G6BgWq${+sC8IM^%MvvIIr@&WNz
z;>+Ui#NUe?z(oC@iGL9Tc+_KfSj-S}#BO4qm@f_y&lIC#nb_Kv0Y^-+oJ++zagDfE
z^lTd3D7iu85G&^2E#4<SAU-HQEIuhdBXZys?;qb3jZFi{?@K-|ek%S&G&T;9&e%2p
zjco(4D>mwjh<!w3^8o%KlFt-5u8Zj>h||RLL}T*+{soekh?k0W;u`TP@mkT?K!AUf
zWSkEFN9TSO>;7mPf7fsv_VGG|viM}qxnAD=b*bdBB+}JMUPB`NzclwNKCSDd595hx
zVPA>%Ka!th{+H78iT;21G%z#o1&7AGHvr74kfi5uduCjB{AD^EKI4i+4~(PhgAHB(
zYt!+)L+f&R@9H`H%o{fzfBorpAPwKqc+N|=s#UsN^sfRh5$L6>fuG%|7#m$~ciZ>)
zUW9#~=~#chxA67}US~S=o#`p@#Wle1*EbUShNF?Fk9s_PyWsch<N0=~FTnHixy|##
z>(HjgE*2o?#r+VnzudZ9Jgefh8p{RZ<vs?#mj_;FEKWFoyLfSYKJ@EbkNHUvgi#+J
z+vECPf#1smud@dFBJ{|4afcxL_3ef}mP>tj{S?>tF8p2|c%7}#_d43zb6(ur2=MEB
z1^Rf+pgumnd+q!Y{LJI+;|jbeEcZIC;u!yzR_Pu)?d0>e(vaAz1F|>;-Rv?M^wW7=
zA{mMN_4~lLznzqh{oxd(Lv^Z|m+k=cooT)1uU8iL$yaTsD|U#_(w_6Yr0;Zaf~TXu
zAdv4z@p{nIFAHSd{Q7oB@Jxs>&w2U=77Z(i_}tgc+bS$97;ZCs{k*O4R8!hl=51|^
zUbkmlIMm>74m1WaZ|nVaPScf{POmPQdGSPQN_17Ue>AD-%JlV7%>URmyCt_^PD^fN
z^0AB3mW>_#@g#Thu?68kwB+MSN!x#%h8Gv%V}ZctA7_ttx2KK1;QT|Mw?E$Sd5@1K
zAWzRP0w0b3qTTU%<Fljb#iNh4A05C<o7{qLR@PKfpQr7sx-Mu56{L-Zt`_R5pV#w?
zFf?U<JaJr7(Ztg5ur9^H?ct%Lj<qkjvxM`+?mHa7e46mC$;U>gpZ@s`A15^i&0MZ4
z*L91o439p9IWDOo%%piL<AE-dk3};NL<5cP_Q%IeYr#kJ?YEZpdp)qdG@4U6t)<tV
zmp(uB_~y_1eUvjV@<rf_V${E&EUmcY*r_F>TY5#Nwe;CDt)+LwOEnsPFJ14ly3(}b
zJI2_weIgf?{u=cP9}k3sgU5^sG(P!a()RplFg^z>xH+lufx}C~p<5Ssae7WZ_GD(D
z>6(-qqk*RN!EF4!Hu+L#c8eSNk6AB$-mYcy=k3s{ZltuuUHAE{<MFUFN<S};BCNLb
zsxe0or<ge`4<C2h{`pWF%wRcm^t9-~qqIKFxm1(F*X`kvPik~Nd;`ZF_anVFVh+{o
z&SZ1cuf|aiY~s8;9{2Ng+!z0g$9*)8dr!36EZ=b-2YvOGZ?yyq*nfD$y&hou&;Q5X
zdB9gy-v9rcdv21OK?ng91@)3dhGGaC6qOMoAhJP3WCww=Bw=a+_o@|K#ff!q(OR`m
zaBCg7D%3@_tqPTjqo&2`|MU4ipL6d?g2meYfA!ZN=arN9^Zh>GXP$A-_&(2Z`%+Hd
zW_`Ks!!7?}O+48b+rAjvz8u@$U(L}|d-b}ZPewUMRdEkE0^9$_jj_vPrEjC&*aHHL
zZ@X~rruZe_f6Mp6mQSJut#`5IL%V&x*Os4~*lR<^6<(`5D&kwu^zQE0a8sv>ku}B1
zp*6(?*y3Msi<d+0RZ~2)s{FEkpKSEI-q&Z#%WfNYsd&e>>pwd-X#;*>+&L`n--A;`
zULXAXdw50)&rl%7CjAJ8!NL3&j!ohduwXLIZ9&_kXcNoewPL`@fP(`km?rBFv>8B~
z!%v_lp26o!!Ob-6eX41)%Amp6q(37a#wIO7iuBl|pE3R8h>5$gNj7RH*@wwFd2hUA
zB!fxh5N|h)K|WTCm)S*YB7UVS;1t476k0iPdteohZ$_pVDuI8e`*#sMS!bN%KMlCC
zNm&IM&u6hUiA}V9G3y~jaa2+kEnmvI!Ngc%1oF+;ATdbr1w_WnS<L{BO1hWgE0#~J
zIFYD9{W4xvR(T0NRnB-#Vm=CH85w*=pYeJYT@JJDx%{V@HfAc|ker;k7^xHcH1ic$
zA`BN57v{x>7yI1wUiQl@{w5`BghE}in<B|v*d@C~$yzXv2Qpk~{Zq*v$Vivw!Y<iE
zruVYnf@SPICF2uMSK51#WG?KI{a(qkxkc_)vU^j>?v5mLVVCS4C9_AJYt^=oQ_0pw
z+UCM8+1+YeE4FQml9ixnSII4rWG?KI{mCWE^Z7<dgTuZ;uX6Dx;F6-jEaZ_M9M*t)
zi9e1Vbq3Z3e1YW#hrL0O8{Qw!&C54t`FJxunXeFrQNUm*6ZmX9AA_Mx;6}^GU?>wh
zP~c#wDNJ;ONf-=eQh;jY&%j_PllYz|f5sfojpgFrlRwh)EAx=`!xS)l$%K};fXW{(
zVFQGQd;;%Jqv77T4s2)xpiJbnpbb}}To-#a!~*UclcC~4=da)d(2b@+^%~+DjYWV{
zDHnzYjpsvyL~Ifh%w(cdu45uTcIWh-jrcsC&%_EtgT{xrMBL~3vU5HYow13DIItlJ
z+eUvvpc4~?294t`5eH#0f!&>)iNQ!-qxDc#Fwrj&IEINrgT{Q9s5bHP{%)-PwSAe0
zZQ|^o)+RnOD+~>yZDN9Zndth(OvE-_z(j1*^-L5RMB8*f5^#6$Z|3yW)+Rn%vo`&j
zi9&;Do0wo76W#J&*rs=wh;7==M4>^nO(lqIgVld|Puj9gah$`fO?x6x7#c*|#02e_
z=v6*pv^E{cL~IkEu@!~}(KhiVa7QM3<76h{b{ft^+)kVnqA)awwuuS4GSS9+nTXqI
zF%z*(=Q2@f5N#7*R}E&OKWz=$#3ymqCQd6_7#c*|#00~cXj_uD+)jKPXKi|ei9&;D
zn?@tSSSI?E)1g|MwlKgp@nKwHXb^1^6O3n~&-lF1+Ejp3hP9~}fx^&0ZEC{f>3$@z
z;ShWJ>zIlgsw-3RfZ|-Eg`tHS)r6;7rdY?K_VW3Run{M>pUPCL5IB*kLW{;XLxU$j
zEbDos*uYdJK4(3(vMykNW!=nFp@qt7%CeZ^H%!&aw{q4o1<QGZDZ*HlgMk5jiREAG
zBLya7#D7ji>JP(J$DVfXyv}b1WoO(X?P({^>+N@kPtf+Xv*!&Ke>-J6ecouJh&kJ5
zGn_wf^?5GLz<qi%oIsuQQ%X34I*IdLHp3~@Nq?opbLefBa3)Uk&F0`F>csUFc@}jd
zr+RG0)9CHKhdM5zi1X+jejcQYDd9xwq~B4(nbb*>(7L_sRC=e`-b&fdrA~g0vYkww
z+$>*PWIP%(8LR)S{|H)WTVxO-ZHr7mpfI!uw?0p&OfikAe(itGRNSZMGZl~1)0rx?
z&_3OSKbSL-Vh&Ti<R5@uX_Sj!22MuU=o>`d%2c66V_vVJhWvGA3Z66l4gN%?dJVcq
znCck>US_J$qVZ;E)UMkQSj$vf{Y#jNd-d;`ihJ6ZOch#0+r<>TB=tY`pJytzD+kXn
ztX=ycP#9W7+ZCQN{p~(JsO8#K##C%qU#1EzqU{RLnf|AKccx;yMl%)LHG`=_i)g#(
zE!GOF-z>)YORZg;?8n-5K2wDj(RMM#0Zg@b>^i1myRKy_ZZFPrSQuJF+tm&!%9v{3
z*l)vjJ;zjR*V{}LT14B$6rGuBzgPkGQES&HOvQEuxZW)cEu!t}j}(KLs#C0jskpuN
zfU&i!EmMUS(RMM#P^Rh<JBg{-uAWTAb`4>w&?4Hdkw`Iysd~ijW-9K7lbMR`TEJAH
zMYLT^F^;JYj(r%m>nx^XyDn#{&?4HdJCNdTrkWVr7ssHr>kg*kez=~gLJPI4>2gFc
z#l1{5Ic8@(PPJ%fybqWnj1A9tdHxl&?TdeIgv;Mx<v)nx_U5p020G#ale==XVdFC(
zHg5)NUXWgn_!e&1_&#m8^FIZ}T~2Ak#`kRpEw4Rsr?4LS{Wxqq>6?>dDHHq;4;#1P
z-x;m*1~g9QhU3LK>f6SibF?^zhntZ1tz*m^)E;A=Uwe#s!`fra3--a#a1K!)lY5Mn
zh}X{@8pm)6P?(DW^M&Y+#+{+TxhG<o!MZh#DzHnZDunvi8uY%WDujA7<7TRm#J$q3
zVk|C|qvPD0N5{Fhh>UaJr_MO{ebeLI_jBXile-@0&JE8Ys3ZqfV+iUx3w#KH5#(24
z1dLKkM}#o6i}>7v;|P~*)kyMltgs-M14abGAhqBW43&*|cUg@kwqV83!~P`maAU*L
zxs45Ta}lsgEiRYgglb`fGF>f(hv_)3F_i=Xmuf^<HnSbEhNWME(pi&q*&`x(^bhmE
z21^Y}WhS>_#dtX439JEzI<H~C_0dRPo$w|cBPfYJ792@T#+r${i)suBWq7`eVl{Y9
z;CNK>8B-7CCDVH@7*>!LVGScA@>p;lEE!F%uvBB9wS`Tk37VSPQVhFTcQwGqU<@cm
zCZcX(%d({?PPZ=`m4{VPhZbwX#$|d7tVLl9X|lj8;+Xxgu8~w>q3qNgtp9lbV71+D
zz|d*duF*T|joSN4n0aKZJ|5h&EF#qx2>%6Z1~!RCzFuS{jM`ZV(H@KL5zMWA=N|*D
zEtBz|7dUz7m5wFLyrPR@9a>or^P(clTNpQm+2S9~mtw_1#jU{15oA}FVvTuKwm*$V
z7)g;K#_)5Oc>-$&rk8=py=S9|iztSh0J$J9TUf?StQZPRuy)NcP`S~H6({YjN@iw%
zUXuMqtDJAX*}J7x_6``uP+8J$TD{=}+t3K=i2Vs(OWQSA-z@A1b?R8nO0l}ECpJjB
zx(gY@n!BBT7_zoy8vZZD3gf#0*Ck`xz_6>!VlXh?1s?)j@-gX#rw#-*e6i&;f}Ok0
z1)Ctv3QImTJQ6WRcTnbs&@q#kUB1E=%Y3ZoV9h|N*ZymGh4)HY><H@$tQp>kjOE?h
z{Im!=TiBLUu%bQdfafhZf^A_#pk-T_4nf4(!kV)mu*sal?I})`+OQP0VMD95DrLp(
z&2~hxPpd|R32C8Tudhm3ad)^IYouOjRjNc<aBqoNrBx{_?n~@YoHy~`mb5BWVt7#<
zu}Z5_Rwd{@?je{?A<QdO@fZphnzXBJ7OJ9V+?Ba)BR!T@rRq-$?U7;rX;sQ9e8Lc^
zSz0wbOvpW9xRscye_EBY8Vw73$dKMq(yCO6;X{K+?bE81)&0neM^6UMQ#cO8ilo(c
zatYP6Tvy*Zt*&MLJS;buwH@POCTX>usX{d^U#oAOR@bs-Dm>l8QR-&mh+gfm0K3`=
zOXAfI^Wj;>BEmAsQmi;j5}#Ud96@uO`bUPz>RjSPepX!iv0-}tUW6IAU#BpO=r0LM
zP{B6y4=aY~K~#r}%h#rs*#@1vd|~K0XWT!MZ|a(biJ6d>1SHRQJG*9aEgiWBvTA`9
zM-|b_f+LBESi@;67@p^%t_E(f;Any;bj;ik)+BOm!UA#-%ZiZ8%yP^H0P~=lWLq#@
z2aIiD^IX+N6F)V}RYO;TOo<aox~NnlKIvdP!%HlNd0m#kE{&@ZUBxgzX>bt}wl=(o
z>4n@UVvStHge9dDA&1nm>mA?}tMKTs#h4Z1YG_=8$A_8M-6xo>u3i}ACd|Nv0WMP*
zWcOf7n4y`F>vR==9(6&(AbSiY60YN{9v4B(z;82>GwAAabXb?jc0dlP-Du}qGIgQD
z-sg{xyU<yp3ms;_g|Y7E#I9?ef{0^{z26QiPqw|lkyumLHQcWrFhvzEB5+;Ge7G<#
z_scgt{CTT&{erS1*CX!w<sPKLUPJIlrIEL&?lntTm((>&?egcP%jb{re9LdxT7dn6
z<E9m=+8HZOvx9(fE_gTK4vtaj?oIu^u_e`(JbFP=h&1jnNu8bN!00rrk?W3)X|W6m
z%CYLYV+?}x(jx3^VU?F*MFrOZn=LqkRc3vmWtEvO@<YK2vbm98?zAdZJ6dRiAY@Bg
zm9h%2H6z)lRjFTYwp5*~tkO>q)02bo&}QF9>XlZdN~DE0e3(~Sm9k1-WTduBT9v9-
z`XVD`l~$#!iqL)B5hB0tp(=VoL6ZY&n}w>V84nF^+enY4RjK;ZLOWjA%CstF)gM-F
zJEyKF(yHNMLRt*95>r-bRmzHoDR;6+z0#^wiL}sB5N4lNrL69N6%Ud~UTIaTL|WWi
z+bXR}S+SUytv@!FxbT0&L^xle@mw~FrA|!!|3~p{GubWd`+s^O95=!p|1lQ2vi*QL
zQ)VrgTIo$Wc-*}CbB~`tX?Akjj9Hac$u^6-cWpcF_&E!b)i!_}<6@KH2>)@I2*9QR
zIHA)x=ntARcTVL&9A!OjhRbf;>`7Cm&zSRX&$enwmFMao*4xJBPQm;O6GE5Z4qe>z
zI8$a<&8V7i{FEuB)4AtNm|8h)(t=sl6RMZYtE_?!k69;FRZqoedkDDP<iOwAld7jf
z!W&hbdAZwp0cOhy8VwBQCWA&cXGdah&b(psfwW_29RH2vzh3;;o&SQxNkg7PbrLV5
zss232DaMq>F;X6iCl-_{>K4tU^PCsPT~_60DQV!+R5`dxpgNY`&6{G=i|k9qVE(J%
zzh3<3Dznhp=7&W+S+^D+q-t@dYMidc!>Yx@%Uv#yd)5m<T6VR3c)8=_p0k4-JmV!#
zpYYKB&CB4X5)aDN(u;Fk4yjJKcwtzxO}Q>{y7;XsK6jc@|1H}l0t!;8*QQcGqFH3p
zsn5`aGDo=*JGtDC8WSuj4c2?pf(MslULDjjxPN&v!cvo;cP+`Zw3$J{1FFGG*)F%C
z;f8wOrV0vdRvOIzBeTb{U5BL1K3Qn#ir5#y@jc-lRT}(x8RpO#h{wlxGphaV#sK?U
zDK>Dp!~Km3zTf_KYr?fS)mi5)4y$)<j;mfp*oy01D}sNtyEU{lEm)z>{AYXGV1{f@
z>&1}81`ESo{@jEsCsl<zQ&l**ZWW$V6&}^Tw%&8wy1qOxc*;u__c*Fcy}j$jEVp%1
z<-L_E@3m~#8>uFLuJTel*Dtc_>|9@_68}n@GnM$Ki(JD7yYf1^ya(I9wGR8%L)^EX
z#=i9{>|1G;n*5UOTfXgEe&#UtTc%}~*+#q18LCQZ_qlC}8MwWy8dLuC49>!AOE)j;
z8H-1DpPfyvGrzJ5Cq6GV?F>duV3wB?I&{JR2@^*2?_FNrp({g2jT%v2f3kxPU3AVJ
zF?YfIDV6O<Vse)%%qKFtLbI(@wXZj6f}MoZGo7SnlBqS_&fEpn9c#^W5}70Czk13U
z*G`)qXeT}AxhY&~&0`c!_A>>OyG(PNs&~1kX@}e-N2z&iZ0?xUOfvt{^gz3qfC;-$
zo#~XKbJe8lQEQ%~)MPicwCsm(9|Xj5@I!4qX8URH@-ZHEAI|$UY{aNO*nM|0D^tDc
zcwp@Ib(>2k)kWd#J7EbHQLA>TIh;b%I`byk#7|Z`n}etBMorJsgNEoh!!5@TXO13T
zYVLH7o<8}#V%uzro?3JI@RIdg?ca0uyiyMrUfTXQ%+bR!9W`jXTX4}BS#~yO5A9z|
z+1q7hD#d@(96sECqI39g|M-4$_}C8zo(z>twI8B-rv#pIc6qL-d;EooaMWT-GR$^1
zY1Rbl+#Ej5G>6Y#n!~3#AH;bcza5)LHs-S>M~)++3{#uCWPh?ybNE2tLGg!)eMR0H
zGu<eWk5VWfFY<vA<t5@7;(6jl;x*!p;@u+0jxqf+;;Z6j@dI(2_=WhDNXI;;r$;i`
zM(ie5h&C4p;-^Zk68Suo=~j!^i7$$8ioC|9U7^@h93WPSE5uvG`^4XgHirfBX@;9P
z=GRI*h{R#mLF_`p(dlr-a{vP6!IH;FK2GxSlIfJld>2YSRa`0BTolOX7Rfd@4&<jK
zzb3vX{#pD=%*LsM^~fjL4$1pSZY{Z;<gStrC(*vX;&ADY6(>q>b4kFiTJmD?Oxdjz
zFP8pN@n-RM@gWlRd{TT)`WMA_#P>v-BLen+qYQo{eSo^K-i<|g)|lLigk5{Fv-I7?
z{^B6<SQ7SA#TnAi7Jn?BEZUq8u)mZtc$M_mh<A(kicgZTdr`DG9uT%U9zZ&?vmIMS
zI;_(^;NuuDK|+@&wh)tIdlGit#Y3gHxg3ygnB-C7RN2iI=S#m(JVQK3yp%-#*N8Vt
zZ*w;w{|6;MD!wSYH^jH3-z<J2el7-CF8@5S5s7?lZU%6F$!*2%vg<8YNIy^<D~=au
zlc@hf@kHsDi|30Mir12`zfGjWH|z6D@k#MnaT5vq_rwpR-zx49zY!ba)g$ejiTjYq
zzopngw7C?Z?=3r<LjmcAD1L-EiNx`4b15J^n=;lDNZ8X$oAGBzK3DQ3k}sEhgJhdS
z0roa`0@6Pr{VU>Tk?z*a-{wRB^WY&&xw&|N*j=m;M~cUgC}*l<o7(`g&1ryqmMH!-
z#oJs4DAVRL0Dmt1E#jRd^uG`v7oQg2Ad&B8@ek5}B>q+WyVxMd+3z7XCz1btVtcWZ
z*q229gGBnX(SDRzDb5g=kgz{RJX88}#mhy0LWKF;Ny7eq@nPxLi!Y0>i+><tzfJs1
z`Y**S`1&&6T(LO``x3FO^aqKDioL~QB<#nE6QrLaR*8$mGfCL56fc(kQt@W-cJW~n
z_D_kwmi{I2UGaVKGZOY+i9Rm0*uD(0skoQemV|vrv77XVh)0S;#0ezqr;D?tKS4ZM
zJYA$8Kkcs)ua*8r@jmfE@z*5mUlTV;|F-zCxLx$&qD%W6u_1}}HWrJ;)?z0T_C3Yk
z()SZbkU0LvlIX+n;$#x(s>LNF>`s+@776<+#Jk03N!Yz0;<C`rbNKl-q8Y{l5tqy+
zw-EOi+lqD_jPoHbvCXbR94OKWisw<g9tOuro+wTiXNgtfBJm9I9C4L+v3P}ewRn?w
zn@G<kmj8gbUVKt~Lwr+wPyC~3*U?D-spP+koYR2$+I2M8h}XSfGqHupH-pskg(2Bd
z>?+#anb7x^%)x=Qv+Hm0ILVX5>EbMLfw)9mA)Y3lE1oZ2B3>rmAl@S0C2}Md>+!I-
zUVKJ;UVK%wIXPkfuH^T{PsP88UyI?~eH_rja+-?!h%LnqVi&QGSRsxQj}fPfv&6;X
zNutf&iSo{ue1mBBAJE?=`Iq8D;yRJz4Orjj#kzCv*?kM*|Dbpdy`lYfks~)LXNfjK
z8S);I_Yqr)ZN>0@hx45<eNVBkc!W4a<OpTjacn4Q_d8%X2Va%+CyF*VDB^AGF?fOW
z*NHcY98k*q){D=G&x@~$Z;0=T?~9*^pNn<p-n088<X@=!365E1dHaiYp9Hx~@-T6f
zc$_#%v^n-*KTGndqTL@sf05+X;<e(9;vM4M;=|&4k;7<Nzt_Y!#dpO&id#gxZ-V_7
zl5K81$b1vYe6qw`k>hfy-&fpUY%7+D;r-Mhk`EW_-dAy8FY}uy+T3~w+uVBKQt6k8
zXN%{FSBo~M9>TXuzEceEuO5(WbLt^%_gf%G3$y%<;!f|g5cjp>ZO%M|8|l6zyuady
z|CkSl0+ZcD4)>)zP~@mz%EyTu*-LqzXmjF0K2<UY@iP7rkz;u&-z?f(c#v%_Jdne7
z8E<pofgGAk`8|;%bSZx!auhCQ&L}`~FfQ3#<bYes?M05erQAp4*jmb?#Y%C8$YHdM
zKS|_hTFT-56i3WbzDBHjA7yjZA>QVy135;P_HT+D2TOUIXmis+wz=s*4tZsK6Okid
zDYq6mxRvt3;!)x-k;7OSKV7u@B*-@B9LNEyjJNwFkmFV<-!5`^DrLJr0y#>R@|&XF
zA0hlHWvqV_zZNrfpOGUr7WWkQ6N^QTWMw{fKLs8xxvw}-94w9&$BK4;g><te+kF;f
zn>!9%F8!(Ex#IcarQ($$N6xZ7cZv6l4~ZN}%lHkV-G4!TQ*zz=ukF%*A!g`4C0lGH
zHWgclNwKYXkl0!5E*>u0eH!X9Q1W1LtT<k*d%reM`fBk+ak<FR!EEmZ;$`Ah;`QRq
z;$7k|MUE$C`e($K#8<^P#dpO&id#gEKxX>Ci`l#ng4{r~`#Z?{Ne=JpI!La2e>YV6
zks^mQGe3?;B^QWG#1-Oc;!i}o--G?nBwsFGBi<l}_kDLs=9p=g^Q5>zd`+x-|MzF<
z?LH9c{wDcrF<bXd4a6p5GjTt$SS%Io{t)@~kbJ1fLENn0P;rbnPMj**{UYo*%A58l
zigtep`BKSOi`R*_ig${2?-!qu{&|rj#hL#f#6O9jh>dt3hWMsp3o$8n6Auyli-Sat
zJ!kq#ah5nwTqK?-o+6$ho+qvnSBrMvh<rJgo%!D>-YY&Ja!4xUpA<RPo$^NUeenbF
zQ}HjNk9RM$&k#8_o^lJZSZpnpiXFus;-Mmk&oli{k)!A-PZ8&f3q_8XXZ+bBhs0C9
zLgdJJ%6Ez!{7(5Xkz?Q~zb<l^JLM0>FU1`q2edOjU*x!U$}L3>U8mex<Op`kM~EDx
zPI;`zvFem(iyV$ld4<SP>69-NIq;nFjUvaNQ+`0?5Oc~eiX3T9`FA1*lT-d&<d|~G
zSt5sxQ{G$T=yA#ii5wtKxtGXs;*>{-912c(n#d91l$VGc^iBCEBFBDHUL$gNH|4uU
zj`F7bq{zYClsAeT(@lA+$kE$;Zt}I5*~rN`VxhQ)xUX0wa;!JgcNGs6dyD<WLE>m}
ztjNLPOg~$!78i@l#Z$#|#Gi^6i<gSmiZ_aPh<A&)EVXY%pt*LPWY2rhA4$rn2NzyH
z;daG{DC;krzKoU*c1<XQ;kN@`=lvawoAA0fjBkqPBg&_ogxp{G*n3gPi<Qs6YwlUR
z`~5C+&(aLvxJsMWaWvgM_bj#x7d*bPr8WL@U%+OzrL!0!v}*?i!`#of&@Oa$rp*0{
z%aK^4c4c^8Lf?XL3GLi4lyrUxM3jX_U}!fVVO+9$y|8jA>*V%5zRzb}Xvg|rgf&u(
z*Buf34GWhrZY31a{Q4t5PX5aLm`|AB)d+`a5cKlkGr(tM;SvV<K0gdIZX=$_uE#MM
zE@9jqP}C}y4hP7S<)Zjhx$6-Q(;(<wx_|9{3FGKLP%FQoo|lA<`LWqyJ6=OLOoO2J
zEb>b-pe2mk06Ci9bmUhC9rMFaL@K{OA{?ec(EAAa9Te^qk+}B|j^?)-`SF~={MbEV
z{XRvQ`LQf6dtgWVS-3MoW*k>Or;Xa(-u}DIJ<B;@S0in>uv{*g$ShjFwWuHK!203z
zm8xIexo7WzQ4hq23+u#%ZHiRe+l>6a%iOb{Ais6UgnmctAJ(q`E9(}`Z*9kKn|roL
zr(|T=)!ef^I(6^t%y&Ka?7Ac>flE4fPH2O^*~2Ti=dLeSEI(|}Df1qm=dUQAIBrAZ
zP0-ApyrCE9&26;-(uB&F{i3b|yy8<%e(dCvCpN1%t|oruyd#or58061)T?doh81l`
zzML#7t!HuIK(F}Zlh>boN-9mPsC7N7g0@{=9`gB$`7P_kpa#oZznmy)Q7>jiQL}ow
zf}$q%bn&8sdb%N>eA9_7XjU=r2<s92<KepuD^717pM~SH(EA$ezF2uU%tQp^utog@
z0(najTompt7UBM3e$IB-(6+5(;ryHrA`X*s#u;I6A`TpBnye3jfct3d@M-+-CgqI9
zvwlM<k?}W_fSEYQ0O^@HkAxJ=<v%wQXFjtn8NjSQqP87}8O0LuB=pE?J9L<H(>!((
z@nTBxcr{Ei{I>WXud>OpGCyPUviLq^c^2OuEX%?!@BKLIafDCGT7tYz%!(nr)Jx2P
z5I@o9xhU~VW^s;x1CSkO+p^=ABb-x!e!3Q7?hYCR2`Xd7UTz=g;_<{v6JxpeP|T1R
z<nr-+JTp-OEoSV@J)UW^684g&IFZ|(VnSKv<vvR>TVlSK;4}DmPJ-jK@>pCRtJA>e
zXK?&J)<`JLvx@ZjDuZ({_GKUr(}t|7U(TeNP&H&#{eG+|zvR`BRrM<<UW20=yA{L%
zc~J8EAZRvQ+vraG>yE@WyA>XyH^%b?FQcd*RKB0r8fe6Pj!l{D=`}8<NjJVBfyqF?
z!~8k>=Qqv`@|)+6%53Bh_X|)&tOReL4}%h$cn>$9PwoKxJjJEQ&s|2`&xMXN{cxV0
z%r-D<fuEx+3*dJop@cROP<BIP$Q*JSBUzXzw}HzWCVUu_=cdGIkeZ_>mvao&nxzMG
zIz}hnX{bqikTs{}DX2YdP$S<T(3q7gZ0QYXOt&M<5@eGT!T#{Pp1gqN!fxR3bMjyp
zj*~s5C+(%B_v1J@UV3tl3&+WM(vzo1Po5?{d4=@kRnn98k`noo_e)Pc=fZLFdFjb_
zq$fAKu#rECXiJ>@Tzc{==}B|=Lwlo3R|pu;OZ3FbLFz--Ff_(R5aUx349#>A1RLy9
zFtp4?5NxrFU}&|AAg)S9Fm$(zAns2^F!Yp*AlPV^6+^#u5yWP!E`p(LSkVrG&2|wC
zeeEI$w%<iSNG<IU!XQS1y%0mI!rlnj8|;k1&W0Ex8*)5WvtghbEAk<hVP!rfJHTuh
z_$gM{5Ua7$hP(=^*)VVuR@e~i7}|s#WH$Fh`H-_A*hjPp`^s$CRU4cQ!S13>*llLB
z8Oq;dMOnl)th6E7Z)U>)dkr=SrIrH_!U$eMT^0+wEQ4KE9Al>qa#jR83z^5r@mOWW
z;6$v*i{LIrt8mwn75A<ASYbshlNHH6l@)_O!3rya-O9YktFX$7!5gr`ickl~!VZ?z
z{fK(NSrO{uSlGp~dLB_PIx9k*91A;HR+|y^p0gs<&9ShXWtHye;V?=qr3hhq20|T;
zuc5mm)g=tr(L<dT!45{V19Ci8Sur>nEAk@L(LwEw4%pEPofWYREAt}L9UU;Z5-ai|
z*uk_SufnPl8N3B6tO#{<P`jgp`w{hsvm(^d829Cld*#KBe#Kc4>gb?$M+ch`^+#t#
zsH2109UZWvYn&DFHCEQ1<c_WqA*Ghi2ywOxlD&-<5u>Fh$2&DKU22m332WjcsY!Mq
z)WjuHlUF%4u~ur5T?A|538_i;3Dm?!smaY)p(g%>mGvgsYN&}CsY!Qek3h(l7Wf~t
zP~0i-pC-{IDi^>w<_&?xKRrJAzh)%zj5#x^`E7bP9J${3WAspZ{4uWZIA}rRkI~0A
zgkkRN*>mSisGc+#1F|tJ*}6W%HUo|WKWLc5K-Qw7U`evL^`j-h%w$lQg!nuL9p1Wp
zV9=?$D0l>e57&9gmMsH}Cp~^(aGx8D2zjq$@WAqcCBejG(1NKRQ>tgY(z4)Yn7wYv
za$R1<JxhW?$)JpurO9B{z@lI+Y+f{*!enqX6#bGx50=zA8I&XA(aE3{&ATW2b&55^
z#bvF*WPN5-53gJ}l1;;isBl;nM{G@<Rmo47Pv~6Mqbs|w{#VtjswY)1sPgbR^9e`w
z9@&4whyi2!O*m@62nc=qd$q>RxuJ3Y>_^=rTh5J@ObrIJfn&7>G1ea}wv&-)8mO15
z@yLE7Moy^cJz&tN;r-D3)YvwSGfUa^9)85AqxuaVIicV1;X{U}M{uU<gN}0}DC<`v
z95VPX4FIe&&Mj53!Mz6$7+jIw1cUkwJ_1`p)zsJQQ=>kua`un){jVO{nHq&@drGRm
zMvUs)x8H~n8l}iyNNw{}zgR$fKy(~s-O)_x(S$fS>PNbhjz!czPzE0{YEbXt|I<Sc
zZ5-7%STO6sN%?sVypfUL4gPHO&X1qwkIQ)?-|L+_)S<t_0Ea=fAZ2ZoGj(@lJc%<=
zcs{R;GBC#lK0$ZTQQf@E23bdC$8r*d@g{y#e@{FJ*~{PCZ|=9iRLVtle#xwMQC-~I
z{!OIHxB`yG@`~8~IEFR>G|?r%xtl+s=_T&%M<JC>`e&7Djtz`1fjv!5YXW<s7nS+c
zH@yV*)HW*fscU)(@Pv`&7o=3UC5|k3auAVNpTatFQ?CdbR-fCCWB(3`STNtAb>wf|
zRq^{+k{a+AeZvx-hV2)i-p>N|{OFH}RVLO1w{fTs-ytPLJ|m%AAT|;0Nf`9zlM5!L
zx2Hdlxdr&W!#pzIJ(DF7WwJdtLnIzq+q<%M(svLK6Z?q+#iPY>;tX+~Xg<y;XPM-m
zh^xda#2dwX#0SO4L_VKleK&~ji64sFL|*yP?r$PDDrG*?Ce4=_+)MJo;sB9P2WfY_
zxKKP@yhyxGd{BIf!~>Y;L>nuZgX>hv;2&i7XUU&SHeX@H2RP)cek5cYQ;2%BklaJ@
z<3u#C);mkvt|*`TD(lfqv`bycC6e2SWnyQsr`SvEFAfq%ietoy;#6^#Xxkm-EtY(e
zc$#>YxKg}GwEY0-u9ke0c$;{Sc)z$#d_sI)+#qfg-x7Z>ekgt-elFT^hVtz=0~>Pt
zfQ`j{#Fiq@6O3;shQ98$KSAGH`hKF_JU~A}@>p@aI9;42R*8Hp&T>u`Z9jzk6Ui&Z
z%fze1>&2VJUx@dKkBE<n&x;$xH$)rjit=p#1^G~%_4!1!{TMPI@=~88?#k!=0NIs_
zq3^rx=g6nG^nBRMd<Toe#n2Z%{9b*f^fScy;zIGq;>qIK;(6jF;$`B`#p}h}#n5;D
z0m+YuPm0fqFN?2>?}+b-ABmyw{1=k{D#q}W%XVjq4a7#`USjA=Z)1jGe}MFS%FgtM
zisfQ|k>9Xn{77+v82ZxBl+4!?w6n3p;8Mw_i)V{AmKgCDNxnk7TD(=fQ@mGvKzvNJ
zF~`W~Wy$7a0lDt??mtxgpTsZ49U`WYas4OO^|`mP$;h{*;@gO!?|o;<d{@r)hhvnF
zkUUtlG0TV_D|x&)L!2$v9lN|j`qRYo#S2Bg7Gb$Jh~XIKyCnZg41M+OyZ5kvUiw$X
zH^k6a|9#2Z#81V)ihma~kQd9(7MqC8#Qnr#@j#I;A(-x9@i4KUI6xdGjuIz|HWnJ;
zx<31h6n~<4hIo#+O1xOSQvA7io48iIPkc~(Tzp!5Mf{EUw)i{oBk^OgM*K>&G1LfW
z;lhjk(NJtGwh|8zJBnS!x?`yaNPm<#QXC^r6m5((%KMSzx#A-6MDY~y4DqL8I5xn>
zUL&6?rLQ|iV6F7`h~Zd)b&{VJ!?6ReO181t$hYnof-Q>QCWd1P{wmqea{ZVgLXFq5
z>FXVc*3Z~|jpOwD)P!<D`g-V}^11p}Z>iL^{QvgPb^ph{*IkC~f=!gVGwh5ouc^X?
z+mTB<thjCQdST_V0vmKFxF=THaK&!m@!4)9xy|c22fwA^62=XIBAVX@<i~3s=Er?1
z%x?n1VHyOz=kU7{y=e~PPN-w|EHY?<eKcG`yV+1g%e{IJr(n6%hvlw7I81|}_cm^Y
zlMHAH<9J<ND?i)-V>h>UM17_%gf2|OEdGv2+J#FPcRm!+{MJVDi~3Am54$i8^Po?A
zlb!VQ&+Fv34*79AvAw)|58Hbe!px8R1DBS#=Q$UB9WIRH`j8mf-PUO5K2Fcd4zQ&K
zZuO^!0?2Z?Jc%{h-e)51<<o+&e!oE&)tLv_avJjcE<R2hk>4M~L?GM1g^YBUw+{JD
zgt8g*VY%EstXrfTyd?J13DAX0m|y!Y9XmLmCHH@~kJAs&$7x?|@VshlIo`z8UEt$1
z85`QRbuAw!=gJg*gP3kRa(Cix5Q~|+6MUR(kZj7w$=*~YvL?ei?c+3xX*qaWK2C2l
z=)N}GiACGjhT-G11A6#4Wudz8aiW72l=5-<B?_(W<HWDrdRd*3W_cFx4nrTO7ZCmj
zK2CQcRs3|HjzP}H3EoZ5XI+Uz&b#TwtQ!zT@1{Y}#b3%=X<{swcdYRZ5`)|wsAc@+
zEPK8cdN;jd`QUrR&b#SVWhL*X*CghnV3v{ShZe+NH#aSFZ_1;#fxkD@ey?x$aq8WY
zMWZ&($EgofnU51I?Du7T&Buuq_RA@zeVmTSgOb;Np^wu&kaywZbSF&e`#AO5?c=oD
z$7#2Z6P&nkFr^k=F2aY0=!z8{54(Mw&=0$PoVZ&Ie*j(al-n(K`#8~kZMTopZXYKc
z4_tQpICX^M4&4pHPcHnMeVm@C<KwihB$$y58q=xhC3q{{2p^};@NvSY2!i$Ih*X>m
zDhCF?g#4_@%{luzT#=4T2KzD9<4W~BeVnd`*{0CPiFuXuEDDZF1|8_b)F~PK2rf;x
z!{%kPX`Bp3M0}hMOa^@+j!Fh?X@1Ce^Kr5nqU-xOVVGgPsjBO{ZhWhc)A#dkvTcSf
zhdJP#lT^y5=zqq?DLpxS%1P#j?(GD(9ovGb3fJ;_s_nkBw36Q$iTGyyU-x|4xuX(x
z{rZkj^-Xa!%$ZVYb2iuYjH-X2?Dlcm?c;=>=O2)dQ=Li8>-#wA7ofI}6O{j3e4P5C
zzv+uJR2(Hv7H5d_#6{u{)yIj?=-8gV;&5@2I8R(I{#4xU<Ai?0yUMBDzThm;wmanA
zK2EM*`f-0jf9&>ga{a*P!|adUK2EM5cKbNFe%S5f<oaQ^kCW?%-9ApPAHwfN?DlbT
z{qaNcal&Q$ZXYLH_i@2xjxDY6pS~=70nVkfL+XEMR|XBkeBH~1cDsF?JZ}a1A?zar
zcl$W0KX&^#eVdO{=N`_x$^GAzk5ktk-Mc%>UC-k*l@4ieZE?qNbRMU&)I3fDHtb>Z
zI1Sv;&E|1xZSy$w$2?AL1`YXS+Auel(`gg^N$J^~4%o04W^>BKY)+jqo6~-<n>TFB
z2m6Bahr4;4PMa7@*~f~SA!hopO&=7rZDI2_HHExz*vlVq)~3dowW$#DtYOc7u%f6D
zLe;~b_@JPuAwqM8J^DesC?BDj!yfpc)@)3VTFdZ{W4G+t1o$-$JUj}hH6POy-mgGM
zua?gcpT~*#XGV`ui-eJ%$vOL-XHqyHla1txWpLm^kc&jIa6YCtkqQn<c}M}TB0A<_
z5+)l*lE~t;OKAtC!ypCpS(1ZNz(Q;iCO9B9b?M(?)_!6W>zat~K`9<T7n!EKlKuiA
z^FuZyi=%axXK_r{vaI8w_;J>~2%nV2F9MvH^#wGTd1*QX%)Imnqy&d&#4qyiLpVDg
zgKc(vCBivP;$0F~K+N3+Dc((UD|xwHpo@1;oDOZQIF@@O#U2ua+zrg_;6y&OoOy|T
zA3r3~#Kc4{T~Omal~rCY{TJegO3csY<aP1G60Ae4xWG$vq<nZ{Z^(J9QXXSCiVf$`
zUOwB*<r4?b-y219BBtI9jDxlzYwq`9Qo3F>WX=7)toWG-HDt~GauboDU?TMX5zN&`
z@1Pgh_(nJ3Uk5}NUIQH`Vk!nRiVlMcvn(ZnMz_OcWXfbeukmd(IcSnI=?m<hhzVO1
z-4IU1)XRnAWFHqc&Xb;;FFpB~^dvVo^NB7!Az)%4g4wzGe;DFpD?|{?$3-yogo_}U
zVf`6{%FJLG!EEVG6J~E7CCq({vmwUHhFt2@#7R<<=QuU-6RF9|oSL{oYVta#CT@_L
zyu+!9wNjJ!J2mlu)Z`~ljsL0T0EFNULiEIncG)~WY>t~3CC1=ztgs@+Vx<*15i8UL
zyOip%Yn7ONOLtFL5o|ZD$kUvfQ2S%#MNUny-LxjJa%w{DkC8VyHKF#$$h)1IQ2S%)
z_OlhKr6WR^C57mT6~)=~I_dTY3{G}dgc=&uZfGzcQ9OMjFX9QT%!_2N?_`ddgUzID
z4aqW)l9(wq$xNXR^XAMh%-n6p5eV7R0{>$ciaQ1V(<Hh?<!5nz+C7B}+#9BK>iGX<
z3KzOJG)e}GN{fqwMakkIJGs83D41Frd`ORjmI0<-xfE^*>%HotmVH~oU!gSE=wjg4
za69}Oih^l9;lfZ_)-t$mdC#D<Cp7!?ENU54x_=N4>Dei^7k+Z;zfyG#)8r%F;RR6V
zT~qxOdI^i}_?O%jcIj<U*FnOYJEwB;5>26EZ`o6>3Vf;le}1}^-P5etF4d_ccH)$4
z#=kP*%J*`pac2o0H9r`S1YG*!<Q|=Or6h8)=egeIU76tKRyo>XI;K(iUpJ4+GpTl^
zf7__~-!zX3x5v)rQ5lqKo5rElKQpI(r2fG?D&c86>SIv%obSFL-o#BI$2n6rpltFr
zaijQ_xLN$Y_@VeGF_Xl=EbfPVpN=7DMr3LHSLaX}uY4-SSz?uVvUrAQciyPSRg$k4
zZxeqZ+SMTJo|pWJXzhpo9m&>i$Xg_H8?v2WiUF^oAlsN5u#@CIqJ7s9`iYX~ip#|F
zL=N_0J{<c(K1ybI-s9raWRB-;65k<V_o3vEC4VXTE6Fwo1=8i>!jSe&Nyr@~j}p-w
zE00GP%eCzZ7D#R;+BGKhC6e2SWnyR1uAyPqOLBj4kT_19DDsH}%l(nKKwKiO5Kj|-
zDqbL7Dqbn_zMlEn_6BWxgS>2}{weV}@m28+(Y8PA-jlpV+$Me@{#EqZ->}aRIi`tn
zfoO9PL2e<rSZpn}7j6H6T{ve79|JL;3UQ!l`xW#Y$Hw^M#7W|Gah6yuE*ANqgXzNW
zgkB)|67eeW8j;U3Xn&V@zxa^&g!qj3lK83^&Y2Q^Cv=PS+r%%#zluKhOO%%(=85K#
z4Sh4oHWv`&V#%BVo9Wt%oy3DhKA&NHg~;i!DGw9vcz_(vp~8nXjOWNQGW@=1wdC+S
zqi0GEzcYG)<Zup^t0Z3|)}1@$e(A&Sjy@sz8Sz!|4UrG$SfBUAEuziB4m}@LF+M}A
zJ6B3G>05{;VjHo&$ia}z=MeF5(a!sc^!WjYf!T%Uk8#?L_^J8-HP--t?{>e3W5;7b
zciZx>yocj&TexsLa%qQ^<F0#Q<?>a-?>5%}e-DqxJ{c}y{rI3an%^M&!0?>GR}S2#
zST1%e8`mACfoS93zhOX27<U5XFwCfPkilT=qu~<9)tzggNg>A9!<OZ;K4G~l5DwEI
z=xxmMyd(o!!nl(lN83@phdUOS-#?mbpa%KzH#J<s{LY6Wn%~Gse*b8$fdo41g)kH3
z5e9!=C%>u4kNwK}VH2j>dl$k?!{2W%ucH#2$0%GF$MqpGwBvWl=Y~d#qusL#hf&YN
zu6rne>}M`dVvV+UR;0a+5f^Tc-yn?Y%mZwR;~J(%D1a=J3$HsP)%H$8et)zW_b;>~
zBfF*73;9iilGit3x!gXiTQt9`(P_s*7cOCb?YngA=H9Eh|GRn**P(M+w~l7I>-TW$
zI$CL|_i)Wo%Y#1pWXRye>1$&vgA2S*E?Dt}w`Ya7J)R${@U~{;wb^ILmd6uQD+<c@
z{n($G=s5Iae`)^qME>xP{eg+Hi$3<pF5Gtf%&yy75B%B3-qPxAPcHo#>^g5dee4nC
z$8T#jHvi*b;IwV6W+pnf+SYnz4ED!wYrXWMeqFYmv2@Y4KQ8q?4wjZ9&zD|4){B+y
z_qS7b4BO;iGGxo>L~PBFEx*oryC!elkS)(-5BbE)zv5$WVAj^`;4PHheV>CXsw*yF
zS>>qH*jG{d&-=Uzxy!Z>mM++KBkDD6Y00*%vAqymvhB>JQ=w~9J{6@eM18t!+kfVw
zZBH+K3@HvMKlNj8=HsZvf#t7n%-`<kzgC{;_DR2|Hu{$j*>YrVMa8j+{r-0Dj@W_z
zg|SUvcz1q~{fpS;7#FlX5i9&SHZxZCD*hLAybw8@j5-7?f#uH(wig85(C$Usj$hj6
z<IJ&rVHbQH%<K!x-)+oT`|yXKod2Kd|EJLZH~a_tzY@K2=J)LX0d@MHJzvm~Tfy}|
z`#szS-L{=+{a?9l#n@KcRxCXp>$Gj&Om2_h<JeMei@w+<o3uUV{qoes@rni&{(;#W
zPCYwOF?o8+v%dNA>u=s)>>rrBVcx?lKgJhZDy}^{s{iceHWk-SfA8#;XFdGkyk4+=
z)O&OdPB`wo5chwLgFBBm2E19TyWkD$Oz801m($MiV<}#2pFXBZEFxkVn~_n#GgIt9
zo-!~m#abes@f9QXWkm04(`4CgY690+&?T~lA}aj`n6Bx;@%-1U8{z|A;sqr`8RWNg
zg0dNwDsGo}@vO&~ub;RJQFs~L1#uaCyNWlsZ4u6l^A0~VehvO-@eS@A#3dewgg3ZU
zVs?oHUsdA`?$1n&C2phGLt>D)2|42p?q-XPCyoR02A3yU%r235iLpJERi3@}#T#6g
zbAE!iX?TOnI`9o{22ZzmgZn2S+rJk{{VEjZc`NKc#QUJj;Y5CZ^=9b#6Ozl?`U`I7
z|6w_Y!qQ*383Jz+b6C8;h{f?vFAuW=FQwsE6lO}`c|Pw)66o09V3vfuIUPLzL?(EV
zHgh^k`W>YilO*khGV&Hzd;UpmM?XqSLg`dU`47U}Me=ezpFdho<o3#&SLXRYX3EBB
zR^B|6XwuOpp+u7|H>s1PcPULmx@AmPjD0k364IG;Hh&@;`aM}la~~z+%MAFx6>5Jk
z{422DYvFH31ZSjc^f&_kKECU}0_(qhEtd1k6<7!E=U)S(>uJp`<|lpIVk>(UqC<-<
zDL>p^h#qy)k(rRtrB0d&sWJN0Nrmjx5=(Ru&Dg6>ypbZi)rs#?WWVlj#pU7>sgND(
z#0e0aSkF57Ny^r>PW}VU*|)7Mbq20-3fZ|%ywXIJ?8GkkT`!!6?seh|6xqM6EiFGX
zUC0i0;_o10_bkFj@afNwyGE>iae3$SGP5aM3Mv?w3ys@XkJt<YelmFv?%+$2W(wl>
z^oPdqJY$bC=(t}mO6!_2NB?4{2tM<Nc{oN_LfnhT=ia{G7U1f)`~JQH(Qh(khTmk$
zihh$RQTv-r+0l<N)%p}uPVH|m<witwRvx~zl)!hM^kt?7X%R<5`YTK^Z10AtA~IU%
z)hePudE)y}G;9<Rxp|bQV)<<+mT2FbYN8?(*Ayuuwb|qBQ+#~)s)KzTYR_{{!A#{j
ztNI|zW-j95K6xE*1-O^{9@XBZ9zPa!X0Lqr?I>&}F4!{onfP()@)Y3`URIxkO@wfF
zlIJk$X&)|01mJH#w6WlDqO)198cKG>3Jbzzu!?8;)Ur21cy~^?433UuFfyIN@JI$D
zQ>hU+$1)f}ti(#kh7oHRDzbu)Jpf=fzISXow-Ja>Ei904p6><S?Z9~AF|58f@-4un
zx7yfqD;SgImhDhtB-X&2w`>gqJU-B5B(!BU{@;R?Wsokn@fN3l*dOo){RFSW{%aU?
zJu#ZCxCpE7jV9QVn73+Bx<w<HmFwWqFtCM|yh%kOX$*BrV4Yw=FgxEHL)6KN3B%5b
zHX<yQ4WbPfZj)(PW8TW6UIRaL;lcfpEuWbrye|f|{o<&$E!I$C5781vwlH-yR_KPX
z!#`D+{0r7}YW6Rm0YWpl?H5CkA0_2C1g5s|Y3x$0$Zzl+AZv_pe~ZLFmNyG4bc49r
z6+Zw$TNuv`<VrcJ?Y?U$U4#`Wj${otV?}KLwy4IwYbYs?fe6|Xmf`9?1Xe6jc?@D6
zyh=dq0JdXa`=pKXIMOn}Kju;GtgN;BuA#IHE9#NzDOV5X!T$PMv4AbigImVcgKeR7
z5mw}J6zjol<?6w<P*ObxBWMfrn2a^gTUPy-c-wjWSG49iXf|R++9TP9qBWG*D)th&
z&BF6e;$ASuZ8h5qiq=rlR;$(8F-YO+G7$MuQcVZ4rqO+&XbmOR^r(@@Z>lT7da7s*
zC6zD;hN<P-PIW(lJx_HcFF5|CQ=QA;UpUn%19p6BIR_zl%Md@5Q{6e}sPBHN+w}=8
zY%4eV59lm57|ooBH9Uq|tf6G@9B>Sg{DI8#=1<3gQMDNVTGTo-R--x5BbMRsdTy&m
z&a@|8DOEiDs!pm^3U~4U)ESS*9{VFt=lG&8df_}m4UfTmYOPP4o;tq0DTwrzi=mb~
z6we;vj=%$87FO5u|J+%W_2RDs>NSMtX;%t0^RVW7)`clOb=;B#PH&y;Qc$aU)%(Rl
zz5eMlbKU-G@h$!3^z1LzE!tl$hFaCD)|vYIp6w(3<$hbOUg`cqOWj^)dX`>o^@{9|
z7DKJ-mHI{IcKla<L3jj4uOo`=I)Zx)_ZG755m;2~2>dtvuDE^3epl4GTE8o}0YY8e
zhgbW!Z~<8%J&;-o5W;DbNLp|t(aM5D2`0qFXPCaeyKWOR7)J2XH!>rV792&iv!Kn6
z=Q0~b^fT>Hg7sp)!&3dkBr&Y+cEAFu2Nx^R!(5mux~!0XXYps^r#9w12mBrR4dBdY
zxAREh@4`{Z`>*+wo^!53lmE#Xrf@%Cn<DrUuRIG%gL%m$fQM~C(BL=3BK{j~iX5k(
z>5%VG<*<k0Fxnl+e;xVn5dLe&e;xP_o|}f|NuoXf9h3^ut+Qpac%Kd(F6waPV5t4p
z{1;d;elVA5{Gf24;RKVIvmaQk{9rNj_JdpltKhQ=J`3;<<v-JvF~pLc$oe|*@Rmm+
z91D(N`dHA01;m0eJ!?s&LAx<f1i=(q1;Kudb`30I=y3jP%YXaxpEa5#1_SudLe@DJ
zvZh-oSWp_Q^O7+<^Yp{badnJM59VWYxQ>3CS=8Sc^Q<Oa8HrCF8r<gF#ir0kY`W7;
zF|!mOKm4I=ineZ39PKtmD3t~WxlJ+IH9DEz6xR1W*cG<xnK+zcoo-KW3fmRUIK5HQ
zx?p~3u({6WdD`=f_ALvtOJ@cP2L?H(9DdY+u^2X=Ip5kpI^Nd$p5uhtliEalh4n={
zdacc$G<C+}juR#?sIIP@KW)|$Odq$fa(-1MU95NZ-NvdJb4E{^<)z$x>(5N~eO-fh
zapr7a*T>GCfFfUNoB@C2idmD6cax`?@2QKmAd}<MiSsMjyh*cM`}kGMbX(Yi>HbVL
zk?Q{+Uv8W-w~Aev@)iC+^by9L?s?qf>QA~i9iIzKhMU0VdgHdRO`6*6EwGc%G|n3_
ze@eY?+_4z%h`xOfPPSo>kDNPqR#kG^-1$j3DkuBRo?JO~YUR}A(D`$xR902ZonO^9
z*`>5|X@_LTvJPF#dUWWKY=bXqR8Fd@Y@0k5N!nK`$w6HXnmiwKqD@a?ADdA%WA2<}
z$IfM)dvrYx*Xgx=e%nMYG<coSC%@#h?9&rxWSyCLR>s-!bAoeYKlS_McaJ@gUlO(D
zwaB;HK9*mSjO5Gfncn#Yr^QbX&OmMxUwrCGx)J}N{fK#`mtOchBfSK8j#xWBBOQql
z{fcYHXV!^N)RA-Q$ao77S-#8n8YAW?zp=-My}a~wOVco54D2g~X;t9y5;wgBsQo?=
zv5D>4lzzuuC3CwMqWwop=C&<Fdw&Fmi<P_cb7V>CQ;zk{_B<GNdN4+R26mFGC8~Qm
zwHD><;V#j0urYXHzVBXmLjuNd5b!vN!SMrsM)nY8n0PVxYwS;=A$GkEeJ90t7yF5W
z#9<<zVKSdeai+LPwC9S5KV9;L;%f0)@ec7p@iFmPafA4}$met{*L+C9CfH7t%~urc
zD7m*dRGc81Z!zq6hsSiMk{NDLD`~!-4Lt8+#jhbDUnkjoJCTkr+o)eB{d1D-`*+a)
zUh;M^fh%y@?;)0m=3@+fFUfpk%6biv%(1bQ$4fTfO4u)ze3ocFl+a%%`EK!7B+{=Z
z@fPq&(Y`kad-It@y!lE(eqZ+6MZS(_z0Fq=b~Y*-vVBhua$CIkV|+KUpEzEeEuJLu
z8!fcIOk6`EpIao`cite|_uXLktn?ej55&KS8N4rqT@$f6iS$Jz-dwg44^Vthu{R03
zBP9<dVLw$|EUqSDcZG=Eua*y|9bedQcrM`n(@bn3mWcdKVZ0qzU{A??#Un&Me4*WN
zaja;^8}yZuXNY{UPkWB(B~KI263-Xy_(S~Vl6j*}`y0et#0SJj#3w~N9%28g<Tu23
z#P`IH#E-?VM4n_>UP8<h8;g62=J^3TzHy^H-|LbGi5!Mbxrf+GEEkUwhlvwKKKWug
zd&&dOlS~%}>cjKEPbG)G-j_<Yu?MiT^8k30^lQa?L_04a{!z&<im!;j6aOH7B7QFJ
z5Wf*^Yy$Gj;c*Dkzk=LH++S=fb`ZOWc0Pgq0Li=Z;hrnIDv>@LEHCukK40>M;^pER
zv98bdqtZVv+W7|gg+AKvN^j>K=s%PErTC4=sU27k`h}2tiu;Rp9)iAu<St@g@d%Ng
zBusy-I777a6!Z%uFA>ia?YxC}`kpYoowvZ-CEq3fN_<%SwfK@qZxyD0U)(N!A^u(T
zdA@;NL$R?){}$?7i#^0cMLVA%eu(6w#bZVKS}^_b;sSArNRJuDpC?`}n(r6%H%h)$
z{FNAfPx490{GJ)}3BM!xrewO_@OS9X;+NtMF+du|XNe8P#v;9R7~fhf6+4PO#6v~<
zekAPe`;p*K=|_t8-AL%COP(uMiA%+0qJ2LS_V)cq(7qoD+V>+t`USCmH;eY&NXYj{
zenfmsd{%rxd`;Xa(v^t$Z52NgzZAa~=>|f(Y_WmZL~JG|#S-yAvAx(`>?zWDiTMr@
zj~0&=>CVLXIpP9wiFmSjx=1f4+OHPr=0y2c@m}!(alQDY_`JA5q+b-%zb|eT|15qf
z?hxrXMf-;0o?>&cSZpnJ5qpTe#eO0^ubAHy@kioZaglhUc(!<+c)7SnyivSWq$d~i
ze^z{1d|jkx7vnz?w~JqhboF9<wz#L*Tr3t_i(SMXVsEjZc(iz|I9IF^&lb-U>08F~
ze=goB{z80Ed{lfvd|BKizAgS){7lTkH5>EK6<dn?i*#mVd=K#m@knumc(hn4&Ja%!
z7l>zy=Zb5@YsFuQ4~z7kWBD(O?~3n>Tg5+%e;0k+Dl=WS*g)J*EEc<ohls<(Q6k;-
zn9mIHL~*%zp14Z9RJ>BWUc6bnPkc~(Tzp!jKOoEdgZP>FrTC2);MSjZjl`znK4MF;
zz1T^lXCbfCj}V85BgA9H2_pRtX<sES6_<&pi)V`~#f!wt#Wf-w7n$EL#fQXo;?v@<
z#aG1Ni2N=m)BjHVQ2dklnfRrM)0P)QxYqpz`YlO4^5MeYS^Rt&aadTt+I<P^EFJ9l
z<b(F%^)g*q+5dC+yBo$gPT#-uqCMnt<u^<6Jd)*>RxO!bJ!vvnJ>PM97^<#>qiX5Y
zN!63Q(#cg-UMUr&JALNChavwUI{HY&hOwn`iauz!O!&>+sg;u#9FNE8)8?Xh3s0In
z8IJ~|L*Qo3oe~u%;rZe5m8fGneSOWW8FMPb9MMRxbjsY>vn%n8I+AMI{7JK6gvXPm
zld7xd&%on-Wc!_$=CH&izdg5MqR#vmS+KcmX^H=|!)2l^b?q3(r8QRW3%jyw2b;R(
zt_U+h9QP|OM`DfI@qTCJPV5%evE%pS`!fSAVSe)=b2sWGeX^z7_xN0j`#kMf|BJ9j
zit&De{H_f%iNvi$IGSH~<TnPk%#Znm`CW~0G{5$UjJ7w7ySt9voya_!2bGr4j?b^6
z<*qEjy(R2eE)LsNx$6-Q(;(>Gj|XvO3}^}C9)=vv&+FiMN$8j#9&@Dfdkx_*4T9c>
z$S=u&mN0Gu<Y<0L<i~QEA0Gdu^7|vgVHyOz1fD6LyOVx?4{_1_h9W;c^I(2>Op?m)
zQ-qmc*v1R-ptftcGb)bpf3IWrEFQ?tg)UrZ!!-y0$Z+YtubT-gl*6iK!YEq5>5=yG
z*=M*P@OcBOGcQd41oG<<3Sd|k+Z3s`w;K6zJbJi<K{7l>Ep9*0yBbP9pGH?&xdkBW
z7R~SKBxW3hE?mO=+IKB0OGcJmjhXA#{kzXyxsH{>BUE?pXoEWLX=COFV9XqzJC*pW
z{Ox{TaKSnIwycO<P*mYx>34{AKA`+r@4CBR@%lB3cks5x^5Y#Vnzfz&P7UT9D{ntB
zzBMo7#Tu{R1Mg$+l^XBr-_*dbaBEgRZd@?X<|%06-75A9u6zvomKA%Sbzphy%B=Ds
zTOP~4txpVT58Q|+Mq9IUuIZD#J)VtJxf$Ez87G&o+w=~`!DW<RhW|gs`W)6bYP`*x
zkmJ)>pG9~h>hLD`4Ax&G+->^n2%*f)?I&LSL3&KufW)b5z1G7$v@Yl8+hf@o7!SBU
zzh{MiLF>&Jk(c>UpS<nyyv*(K%odx5)^tw3UQ@94fJwb-I<FmClLx8E+L@5@Aazf^
zQ`2nSi#5%Xy=uCzd#9$wx>JsMv8Dy2%yk7_^0yb{=at_vJ=Sf=mM8L<(~y45`Id>u
zYa;UMwQah8*`FZgO>A*iWAwrkc{y9-iH9}?;rO{D1|+;zL$>tE$*ADAKyA^JCueo8
zXtepBJ`Fa#UXxfkw5BA<97|TdQIiL$P4aJ$+N?};Np#CAf4wHYBG#2Q3;WHa)ruBp
zjVRAUDer8;7`-#?Ig9NEaepCpy1dEQdke$8&m!DE4B~nPQ5ZFKC=|il_!n#2hyP<4
z7a=0Jn&EKn&NCp`?j1XP8ujsvhiPL^6MHW<O;$CL$e=G6#&hj}lpfFZ0i<9EVuEBh
z200~wo6$2kn%Z{9QhN`zWwQ~)D6Xd<V4lzk%+61Ypp=N;%D8yE7|6gG#f!Ty2WQ~w
z(~F<u-$nfxm}2DD`v_;ox7dHaUC6X~JTv1rAe`kti~lyj#JOoh@_atqOZ*Y3{R8$!
z&>x!3r|15GOwk={_Kg(VQ9OpC{dOLdgy~X<IWzIkZ_n7(Saa={#zcP{$7Gc;=02<(
zlV!qhD9o7S;V48NUqC{|M&rMK0%Xs-4J)6E`lC^<tJr+L7eU1?rB&5K_&*y8SFvgq
zz~`LVJR$iDSg|{?=32!T(bym6s^x^Std<2iikj6j;Y$jv)?#*BOO%cIMcXp<{fNP%
zbgY~z!cTlo<*)Lg4XgA3OId(OSEUD8CBDLNef1El#8E)G*2|B$##mX8vaHt`Wwl)w
zt*sNR6W3GEeVny5fg`<8ej|VX{KmOKe)IfMnT`D6enBR7loBsD_b@22S7{s&M(1GX
zkRF!^89N^zlp3IuTW5d{hAX-;F&LnegJwlU6qr+coKJ2<gmIq6>x3hOc3KD<gM~k5
zbQBDK*63)?%bmBJzB{?ug-d|cf=YP!-Yu~iYi-{>C_K~y2E&QXSZOdk<=h8Fbh<?v
zz?Ym_F6c(PBtZVn5ZsKFLrnl%3h}=MR*v}K&+lfea8Jbl)KWhhKTB@m@kLu?PVj*8
zy<@Hd)?%e^Gr10{?~NyZYr&)OKec>Yr`-e#bYL0DV~U-bN`ye9(->X9)AFE2rxBq+
z?M}PG3`P(%h;$kc#Uxht3dx@Fy`wJ!oMo*R(4w~G$h2juD`~|BU~o>l+m2=QOw*35
z23+nuo1~U#|4fAz{g6yWA`s~ZM%V8LTuY(Q;Y4UqyC24y!3cr|k$z|e@i0>z(;pab
z!7=!63-=x7%C?hzu%dO0clp$6M}5nYY0FeEwX^*24-E;I%?hw{xG?kRvRT5;;^*Q-
z6Z6{R3>N!8<*6ERO(>m$t@6FSR1fmI1WS_e@@&zP&X%!YA3B7__OtNRq*EEbO+|OW
zSPTB^#D8YioS~K}or!S0q#|fY|H4>syhDytHa5^%Fy@?EW6llL<r(BVtLe4UG<C|Q
z4#&B;Rwfl&Mn}6CSA^9tSn8|_T+F=EpdcA6Odf!VP&;*|*C;1NZA7QtBRjOWzoLW6
zf+nT4JW0Rs{LaDBWRR0Qu)~O;X-~Q{X0r=}S*0ZhwQt$ct?fIsr^{$;Jpb*a^MWbX
z(?OBdg-))n$LM7nvz}<f5VlS#ivF({7EkSQYMW~h8ggK5ch`q}ziY`69r|_Y*#1!b
zG0jl^a}}BGk~MLe%!*33)glFHt5uZ-`y^xZ$ee&@KF&YwgiakW|K+?sGpdJIE*v>&
z@~lcP`gK=6gNp2@_9@Mj)1moQrjyq5w?W>Xn}4;>l8(-6F_o6ya^F4$Ys6zxE_11T
zFbaDY9+TEM=Y=;%pZ#QMbhPWx_1l~$`yM>*h#A%W7fc?92T})B&7D@gXwv-334M<m
zF<``mE~VuohR&&6G|t3v5XQmxZf50_>Z)<@(({nLl^1qu%3U(;smU7rS36JI&XAr_
z^}Be=Ms_Tm0MlRgO?}!G2G}brCQYfHJKx+}zne=X_LUJcmR8yp$Aj<xQ8&te=ts$4
z!Eg1AoLSqClE0MSVp|p)THBA3zqWnylcyz4&pIRX%#5?*X9wrNpYjLoM~T~o$dbO2
zppt%+wd3)?KC;k{vUWVLu+mH5Wu*m#0(**-Rt0vo9+mUbg4y$uJiP?=Rv;=D+A}I%
zgSw?j7%<lNo2*^i0IBzaC4TemYMy?S2TA63rypf+$=tT|qpW*&#SxSCnT#As<}_aK
zw2d=yJsrL{g@rx$@AP{d$o%jSkeA=&IB|wJM?6tHMLb*lnaE3iroU0VTYOl2PJCJ1
zD84KHQQRtiDF(dGM80iAyY9s9)rm6Ljl_fF-ijYAj*;Hx#6)_|p+h_KkAlo+LX=OG
z{ppfzv>M{qNWM*cKwM8E{uvUx?epRW#s60EABdrU<X<G?(%H(*Adyc)$xS5lF$48o
zrSB`6UlZ!fhdPX(KxX5;yvTX>*q+&nH~&f4ohJR+(qAZfwd89g^N|ko<>M^o^O$6N
zj|Tnkr8mDx#B+(hm*Wvhna3E}Ol%>Rh;78~Vo$NJc!bCYOU&muk;fI~>EcpxnRvQr
z`z7pFOSb(I^0ks}|Ac&><Ojva#izyJh`$xz6Ky|5dOoFMef}!)<UlztavCMd4MjeW
zr`%i&{r_4?HorgYPv-Xr+Wri3&Kd4!=JyAh-ye94^tOLP=HoBg@rfD9ak!-U0fT%V
zM%n!SK=b<p&F>H712V?{LbUxI@*|S@WQ_4Ii<`u^#ovn`ihOuRd-L}L1MWXymY6RV
ziniY)-u(T*cG8!L-NZx0K4OK)2XQ<eju9t`l_H<TF@A}-LbT%pdh;&^FO&Y~;`Jh*
z)-nBqq8%TQ?ddGYM|O<gByJY%xPjiDM}y|~2b$j>XnucSPT<n#i+r5N{920U{|EUX
z$(_aSqWv!9);a#rk4f&INXNzYPccCv-i}+)j$7FAmyz~8x&5%e&Sg6g-$dnDJboU-
z<GUB_A(tz^S(5pD$IAU)@6qf2K&D@zM`L)y@+~p{4WDQ9nxhY~8SFP7_>aCb-^>bV
ziHj9rw0?Yy&Fi6X3GF6A5w%+ff#>sZ3GH|;r(L*|VBh2M5-wpJ&;8t`dnw{8JT~Jv
z0q&F7RqZ(!_wRGChG`J=nqz-{o&hak9DgIiFr(;`NPpUJ3FG*i5-s<%rtlGf9m~zZ
z%672aTd{^|5cEossEh$EVcd<7qxm(#MP?E@=EvhQ%<mC|!!!tb<B=%IfR-@s0m#w(
zIwL=p%lvqS9OkzH;V=z?-ZCWO7vRDrjALI#^P7tNm>1UqtYLm{A<Q&k8@HqKTkC8$
z#(z-9?k&8a-`TtH&t(VL!uf%J5(*&8<?;#EX#Gx#w3p|puzo%YNAu<}4VR6`uZIiT
z|FFHd%yBRG6n7i)YZOL87Y4~l^SmZVNM8|{|HF6T*I_>$rM!tSKl2>IUGM~)&`RgF
zPwwhncn27iCAsW+{@APASb?c`;o<zTKU>@KiY6;Jdremb<+1XDm4z4n8uR@%zVOI>
zb1w8gxqL;w-}v$-mtqdroaAMBhvgmOZ!gH*qdc~~AkW_#<mX<}=rY9h@>(8S6Cc;O
zVt7qXuVZTx?VwAHC@);|#EzKH_+zJ^UE#HSp{8KP(KR{qa<?aPA4g2as#AAl`0vyt
zk_A`YfthJvsA;z1?(!FEycI9hB(Ww|yzo(;|Mo|5|H&P3KVH#fyI1}W-YWOr?q$4<
zn5>KM$8EwXJF-U4*y{TQ+dankK5~r}B4y#*A7%Qd?uZxnYW~7U`NfmAW}400A9=+{
zJ({+|n`f_@vNba(-0t=1yB%+RKg#!m3*Y`IQCzt9l&u(|5B=L8#eBv+u_MdUKfc|I
zF>T&QIbQDNdD|0tmrYC@vT0)Og*lh|hvZzi{PP8OHn}3Xy76Vj(_`fmr#HQ_`QD8x
zlB>O<V+(rKbSWD+vE}qB)B8-!EkCv(n7F6C3HKi5T(YayURu#$mDiSY`8LP=wd)fv
z)O26zp@cWRo3_Ujt122^xT1XT%Q1Ux{Dum61`I{t_8C``$n%Of)x--R<vh8=E5@Lb
zRhL&B*#~m(hF7tMkMHmb^H(>nKo4IXn|@b$)`d51Pb3;u#40w{<dtz&;Ev_vYVro<
zT{ylX{{nyY#+rh8*alZ)8(=NK+U9EXX7Lj{GKxo4uvgaYh>vbp!G7UZ$-b}x+vLn0
zesO+9a54I?-*tOeZVfVuDh{kb|Mh!%hu4pGc~|s<9n)uA?D{)in0w(9J2DF!SL9Uq
z6?v;&kLUDb?7AI(zhuSWnu4C(wn*s@uE}fB0KMD*y}bO+M(Mum-LxXMB$$56TK|A}
zMZ=0ATSjDVsA;mI;f5(odR1@^*y0)QP47@~-SqAi81i-zH8G|>xkJSb(}Nk0L4V$d
z6FusgqHRUd5=%ARJ8;W}1NQS;4zGzH?squWYdo=d`ni3++~`t!kD6b;9a?d}3e4jT
z++E=jZ4vGt{0mM+RPZ(8V&S(z`63(s1?^xG3}r;<U+^YPt8ubQ`4@bF=wLbwW1)Y+
z07M5@(dHQb!ok(xT4s^RIv<JCt_HtiR=oVz$3uCgDpvzuM9S6RG#Z$zK`@cQ?sV3H
zgMr<5#<RLo@)LG-nuyz=k~n+{@WQwiV&G};5Rk!(-}w3dD+p)Cd0NYim*9WaT~H(n
z;wL5MLdrf5|KiIMRN{$x_GJ{8TNFM9noX1ViiC}iDo$h%fK~it8RsFx1&GgL-WePk
z6F()vkyD9g@%s{gMIieyDu0!DTA3ft<PRinFcJPX6d#nBk$nQ|`;d$i*&G8He>l+$
z`NWFzvTtWrk4P-Y<{fbSQ7a`@+yph@(50-U_?Lm-5ih<jaR$OU{tdA6e~h4;(1*l}
z9=yoE6#x8X%$+|vx$FjiIV(Db;w;9lVC*7_4Jn>XaW%xen<$=QHCyH7F+2ZMYvZbT
z12`?5&hW3W<{!&k&tU)Xjx&D>bWY@rW<I|N;h)KDXqW#*O1z!oGG==g({dD7J{?z_
z$U$8BLuhQVH556}(?6S8@pCfyypMBYF~!Nu>Kw*$;8XtbDUtUt=%mxB;Ju^!y2)~i
zoPytV(r=mYe&}2$y~);XqG+A;7Gw9Lv31hh6njy$PI`wTM>V=$dRM*VI_7t5+yjVo
z9b@7qiq<jjG3lQuTF02UC$0fq$Gp$9V<=k3nD`@#)-fjjjG{ID_sr^-6s_qd{uv^g
z&R4hoKt#K@`W#r|H$zlIOd)$D0~`|K`e6`r`HG@7?I?<6S-9xhhJZhWJG?)J+kYrq
zIT$ew24Q;JVU%V=YE*&%M-ttKMipY_*~R!jEQTGd5f5m7KjmG;EV7t|USaIV9ww*-
z;<0Mj4ThcVZpei>z%F935Chf5s*H603!ur2?~4>!aTL+S_oo6}<EJJ5-L5Haiq=GQ
z2HWh~GuY<r)Um|J&1!VYTJ&;W#CrwT@sTNOIqInHq_wqYlr5<3+tMgH!E9k<g4xDl
z1p1}+w6f?fTd+ZJRq0$^P%Oh7#N_ep5_mse;WJ>5C+oOv;A$JY=upB%*Pcr80E-?*
zD0(D<sRh@hNIjfjbbUt{p5)-bK!gS(Ql2s`prso^;GMACJQjGl32TCnVgqm0P0JY=
zi8YHtW``Cw@#|zLU`Q}qGeja=4ufK>#Se?B%1t$b=#Mq#on(_`4s_valBweG-Px~J
z4a<-V+DMdRg||*QIT33%!kJ6GqT=`(inFi=URB)YAHAe@JS1D#W@Xc#q#2slpV_2}
z9S!ALtP#&2=ADE3MZ7`y`|TQfG(xs;lQY*$Z<Uu>oJeKJ8=6*Fb20U8=Muyfb#AeS
zijG*(3NLe^M-|0`BPwJ;ky++>t43y~(o(Y$>z--tszI48Rt?Q;u?+o@u!({DpuXQ?
zP_TxP?DU8MQZfT(RGe3<?rPIewuxca(<d&rp5|MIz&r7zH4L1D6*CYM>>KD8r*dN7
zbAQYBsyr0L22*5)Iq<>Cl#Vj{Ht?1u)-b?^LWo<VxO+iJ*AJ0)v$(UvkMsQE@cYmv
z{5==~k4q*97k2pnWA81%<2bf$;gM!W8Zo2A%*<$znVFecW@d;fj_o++#0)XT9J6~y
z%q&Y5v#c0mN{q?Bc2A8w&dIsw(s#fA-S_%aYt^o*uCDH?F4%ij4L(2qy(5@Dpgyhn
zrAYD!eF=DNFY-y~gA;|^gFXmy2jN83AduhYGo|cvD*cpi^CjoV5V3GQ0aXjI#uT*!
z_5F+Neg1qE2_pud%~9~sp}K@;uv#u~2(#ih^QG)6d$;|(W2Z5KyyQ72pxmnpR>o7p
zbkLRZ2W$P3CGe)Fzz0bnFZv~-!=IxLg*Sgt)W3hMZ3v;qBHWG>1)#W|yy3$iA^3kD
zr^@GfH&qQ9c!6L?K(|*FED;e>M$rx(S_L<M?85)|I1!gX{vh;a^T+20;omMLEEFtX
z%-3#ukr0;iuWzGVnBQ6}=t@(Zn)sFjo#Oe{hh(Z(66h%w^FAa|tF7>n943k0neufc
zqr=AC7EAaYk15j-^beE6n17_j|GcVeBNA$~IboRGZATcz{0SE_f5N5AAJBT(!G!`K
z@Zy~V2<S@r$3U)5d_W%pN<yhwgoLRp|B?wPGKhf$F>+r5`8BPLBz$;H8|o0fOL=Ik
zYGoL_Cg3C%9icq9wE|kgD+DKqb##}uawkDg-q{+Fo&tjx93uWd{o8^UN(X(SbWqyL
z$G;W67>TL!U(5ep%(=M=-PV7JHn&biB?_C>2^SF!%+}Y+(b`SuDDe?awG*1z3Fk!#
z7y7gn8u<vZ@t?k(i$B<ILQ^~Z<~A<s7LI)dg_=Xc{XKim@%Qw%_V@hh$DW>!)>Azl
zAqzFT;o_ixp~8MX!jK{M-uAZ9wm2PpZDYQmp;fUgI7|{wEf$*j2xt26ceE3l`t%ge
zv?FR;yq(a<E=0IE3P1Tx95vh@KmWa$cOZBna^H>etb+{skO(TErjKXO@s6Icl(TTh
zIp2CZ!qw9gIgRz~B^>M{3>fl7KC%QV?X9g{giG!Gy#jH&p5F?mMeUv<!2W>4=pVlg
zAitZVmry^7zf{i6p>6nRKf8WBy?`&5sk7KFeq>F-33}OQYELUOO0f}MKY=`<9usFx
zo<HStDs=Je1@pTqlfC{|^QV+3Z+Py0#3>62!n>pG|Jwa!n?uD;f33UB$=Px8O$7z<
z0~Sr4fZyv?qPh|L?7zft>p!|fr%nUpDN<tc+|uvA$M;?^-=F`Fg{eNi`0GD=!QAl^
zeFtD!=sfIMH?z}%S>xwptGRjn_J~T~uJV?6^qB4aKkswM)5%DW&97Uf+Mw8WuV2sE
z6Q)j@I&m&`C7e79+u-q0KQryVpcqmL^WtaVmyQ+p{d^00j#jE!d<VQk!JLr5*6R92
zI`Mol2zY4U`i9%}n~2R384XfSo@~wX7oP!c#Z%X2DzYvwF#d8r=U?26Q6A&F;<s+_
z4~5@Op7>|lCZ8QSr-wZreNd$Dm$TmZn0)<-kDG@=VpXC&f5-o6N*r%{QvN-0>IW4E
z^>2U6b8Dx&T1A!9r9q3EA~KNr$$t`mit4^EIds&Qw%0XZueL$FQS_B?6F6~kx^{y!
zb<Nvrjnp;&|202OU+I~Z#|z|5{J1Z}6?1<1MZ}N$GF<J8)P($4=d;&8^5J0kS33SP
z`wT)WqLc?1HkFQl&pv}Re5D}~)eqvwxigu{pZIanOr|m>eq1-8;^3eC3nQ2^S?(|G
zfl?FE`VA>x%lApGt&qSDH_?P)jvqE7lXPF&M{p4Hr#Jnd;nVrkbq4Y=Dq%+^Q~D&+
zP?c~5!>J7U`3C$Ie7e=l|7(W386IPJn&B0O3O-#blM5JDGi+k`jNu!G9~qJ@l=7v+
zkmu1srnx-%_hmSS;WCC~-=uJ!7YDq^<a-Qx9vuA3nB2lp!E@tzJ_xs<F)*sXVt+55
z_X9qeC;1~hm=H4mTg{N;nB0|x^XnfGuHeCqW8pmi4e=MScw3qO4kq)w9$a^r$v?92
zi%h=BWS;+qbW)g{$-;}7Oa>atX9JV@-&}_Ln#u22IM3_B{UlIdQ+z{0$o#%uka=DY
zWEU3h$HGIIO!f@o-Lz-eiG}xJ;lr3bn#og{Jd4STnY@C@{61f}AMGzd`Psw5`Tf2i
z|H%BWGJn#-Q#=`yQ<$8`<YFdQGr57u&zbz1$$v0eh$$4Mr$dN*7&6(4$@Wb4WO4wL
z!wF%(;rIUnwqxP_84h9b#xa@S_Y3!#!{mi5oYwl&efKl`fe`84WLV9R>L&TS5F#B9
zhWLEG;7@5Ync6P8#+;!QLuZEW49WCE@u(dnjAPh^A?YH>pKmXK<C#2};Ub27yMgev
zOy0<FAHzcok2B=k55y-U5v9+!AHZZLr!&lBSj4cBVJ*Yw3|}#P&+re1WObtS75g1J
zFqyP6<nPVUpJ6z|Xoft`5%Ib*ne0?_-DrlB7*1n2mm$yNMZ676-pr8aIl_MrlgZFU
z>5+++@D@Y9{en!EFY+&DNTx56A2WQ*@FPPqeo?p{L$ZF6?8-2VVHCse49RFj@%a5t
zfqeS~oX`Au9RcL;n7p6i4TiTFl6j5Nsblz@A<r{}KfkXj5Q7gso(4l5hCH7S;pR*x
z`y8d`%`l2#TZVkQgYW@N9?5Vl!)Xlp_6PCEvPbRLI)?oIf{?#q@?M5~`vd<IOeTXD
zUB|aSz`IONV92*a@F%k%#j9Xg&#;-{uMGKi2=PdTL-9onwHWgI55k}9iWKh1kl#-g
zvJaEnGK^!`ogu#uA>s{U@-T*cdj$VUOeV`DrN5lvdWM@A^7{}XoZp8KNXANvf1e@0
z?;vD;-$5W*FDbl&A(<~p{*~ch_Z<|WOemawXO@ucn}o!PBXnTMw|kJine5LnoS|ah
z!8j&&VMqp2N@oN^vXGKIo8dx+iv0%HGFh?TAem4p{y~Pv7@lHCHdPA0#gJo|$WXDr
zU>=hnF|1@rMp(LDvA>`Y13!}08JaM(VCc%wlVK#oScY8~_Fy=W;ZTPBzJcgR_<aL`
z3&|h2l;K*28yRkAxQpQdhCeVo#qcacG8R*M_Zjm02SQF`GQWQy<U%G_GOT6znBh}~
zWNoJOV9DZ9ogu%UAp8xPY|7A@p*=$~Pt)~53?muFG9)84h4*7PjNvGTWVWX8ISdyw
zT+VPE!><@3yZ^2GhAH}^yVSnp9{jiy`606#@tYO>dmNMbejD-PnM^8p{{8)@_|AWs
z<9sGH|5aP?<tAaRN)n}gy8e&c9SrRd-XC5)W`^=3h@k?|z43=V{!=_O@BH!Ccoas5
zD^3Z{e-)2(8-Km;Hbo)`LvzX>9r0f|9tVLq@`^(dZ~R~4Q9ry~5ecY>HyUnKFF{+J
zblBkq*a0zB<=+9tqx{o+S?M+c8rRcau!=(wwh$i5>9s|AZb*dEqjVJMZG>BK4V;3r
z2((i2P&jEksc=)gWF)=^^<8l&!gj+$`My(ZVQfV_x-V%Z6!$$1x8fQ&1tT!F_9F*7
z6k*39E2sC?MIf+)AEk%kduw{P;Z|G&r(he>vm*yP6k#_YE2n3Uib40K^gusuO)nE}
z#WipW&Lh3$ib|&xmI}9WdR>qnwGEUWE@@4#1a3-C@r-W9SUaMqj4X`8>;4k24!ViI
z<3#_;;sN+$0B%ZUq&Vn3)A0nSa{k6BJuhi>6y@;=Ze%AOz#mVLUbsR4D&7S>lTx+?
zJCGjf4ityNNvQO?1a5dCN8o7*f2dvf`|1NJZ_4SVA_D136o(?c&ng}N;C~k<I@m8X
z<lo7OJ|Dv0?H@SNvwv+Hx9$@7x7giE=X;eMD&f6bHfZ&3SuYqCH#|<T!!K8Wy}MKn
zY40P}^07`w<G|6CY>WfnR(sf6QSW|lwFPk>1aF4E70vAbRy*G1gZjWuAIyGp`k+4s
zmRO|b99JI4feGvOR#n^Wt*FPv7b4w@Z#DZ!!1BHLR?@aCk5U&Lxb{xqry6$+$^_yN
z3mmlf4cAX!y>&JG_2KK+el^b`UfsH%R&P`AU^iS6P3bUI#Y4<9VF!qW-|FR>cbd*K
zTJ1ZX2iMheYReQ%iFh8YeBZF#x7w@mgc`YT^|^IZjIYw}WW8I~X<qHLIS$VeU5;JG
zI(*Q5G5D=W3;U4S*?mwoaQtBNYIythAM^wDyQoAJ#^uHdT7-hOEe7qnzZJEq%kx+=
zeTjc3;XY#0dV)!tma7^ga0q#)8mkg8ToAb0bIP}1(#r2ozhdKmb$uuBpgU|6s2>&u
z*~Li?AxFA>-imq_U^lh64;pVrycG>Mo#OmKZIjani`Ns{cluxwr`}T~d|uq#IB|<e
z+_A;HV`s#v&jYu2U3_Q314_37l}%nJMJfkS<l3Df{fZify8guhjxMeL5=PTM1xI%w
z2}e;^h3-8O8+2VVL<?!6DfFb~TUAy41I3}Kj4*Z%`G~|p<ns+hY`2d0QIAJ3IJ&jC
z4jkQM2>;B{C9RV17(ztm)KCa}Ag;)+JvnJ&CvqA<PTFHq<TZ($x5(FTF`VG&vKw?E
zNkzhIjwGVBbUTr#0EvnzP4Nbm%LE?uZ;MI_K+e%s*B4KhOh7cr4T?Kcau-3Wjsi(3
ziL>}15OXEpkvN<2bS0AElukU0OvGH8k!w(UA?N67P%`2v^luK&=2bTr|G=|nB@>Y~
z@exTr!stGIDb7&^M;HAN#A6DMu4Fx)RD7I8mPlxRDn6m$=t>q*rcNq2x)S1TickH8
zqpPu$BGCk2d|J-Y<u|M6)Oez@kTi)}v#~#gDyK$Sf*bpQw7RjgirlSD&6cW+k0a15
zq}ThBC9$P7iI+-A$ldbGUbD;i>GDl>Syt<1H<d1Hb>q%*w>*j4ED36~R9jdQB4k6J
z`4*)l<Zk(8PuOMWD8s7i@@MYcdYP*F=Vxwp<IZxoJP8pWN1*ux`BlBd?o4E1`JFE*
z-C6FIUv@=)XB`!EWnenv{mXwVo=}A+(q2Ova?W!Y{B)`QsjQ*=P*0#sDgrs@c>{^0
ziBMTb6xdS`^^!?kPonBhfgY(NR5tK6YNtpajM%TpO_kh$G}bDcwDG@*#Fh9b7d7Bz
zK<g~!yk*+$(!iuu>_*~Q{FBp|XOeiSRips@_&9%o$~MXZX@?+!d&`R|cu|H_y7Wo*
zpd0>l79Fn9FYuxXg%N3O2IDkVL@<%BZ!@HtMBn-ly6AQ@U33jz({LJ{!M_#cID~(s
z&o)-XG~poOmQ<DL$`N$6)EdJ>Bciw;$7w_hU`csotcYMjX`xdl7BF2f2B%885h>i$
za2omGUpYA(@Q>6=#)?>2Yk|1X9jM6QP;tgjl<KOXHRX%bMTK67IbW8pd~Gx53(`&Q
z&zGXR+|3uEhuqB<peG;S0>$UeyR`YT^HHI~)8-3~x%pD_<*(G{i;TJX^751W^M%FS
zo2gj+d4G&rtVp8r6$m(-;6;EzjdsV97}(_K2OnMjX?O<qZW8&-@(gTJIT?7<lk*I0
z(qL1K>q9keIte@no1`s}+E7hz3xN)m!5`G|MvuemDwQp1JCez<6%JD67_EYXbT~%z
z!wi3tV=^3uIISoF>!08X#A!_mkpARI!oLONAeF~aa#Y|S{SJfmWBf}Y#~b|nL=F{{
z6R9d}sCJG)f)jA6^j7Ig*`n%6`U<{!u7JZ>5rb7v8>*f&a78>_HC$yAT}AbC2VF(=
z^Ef%Ee$ww77%QT(`e{SW4qZB*E+3<EpDw4)fRq(RL*Xc=s}wOz=D>$EasawwDP1*5
z1=JqYN4mlR4t+|)6b|}917k%rlL+|GVdsQ@`RM;mQLOeVeS~1X+RG{McGQqkD;6dX
z0=3<qsO<|0c=Ef$A$GCSg$v=OCK`lGG(>nzM=D)9=&K4r7F6hFe3^}-oKY$6CkK@)
z{l)=b()8m6eA!zg9lkb1!@-yBNODlwZXySjEzQiFsBBgGIZ?@~^yka9n8K-C&2U4$
zTra}Gm#Yo(;(!z7N<S08muo3GsM&b}hp{4ta=E(U3NN~9xXKucOy&9~IjCF>HQ}Ig
zb%w)O5mmWd=~6$se2mH-x{As*jIN?`?M_!IVknm@T|wobDA!SR1(hr9+s~KlF1l0^
zO;N6Ba&93KonrhV!+-N`m&$7iBwwy2(2y@Tz>)%f+e@*lc2^@iEyY>_NrYCUn0D0E
zW~%{sLFb>YKhRZLaDWP}rzGO3X-NU4$o9uHP+DPt$cEM`{ze8WhAKm}hVmIO5)1r|
zXrY3!7T$*;nm3am_@L@5$3%T;%?@%e&$~IhF`r!vc3WPs{Bo5;8%nC5%0M;6O|7&b
zp#IUF=-xI;_Y%`<u~qiK_o!I@Kw<Vu>mnQ!0r;kT*pszY+uL57B0BNO<CQr7>m?J2
zB_L`x;Z3>QkMJ(@2ecma8Gx`#AP?S2J!<P=3KuB91Z{C*ZG*~Ta!_1iw0`~-aCivp
zaDs<Qpos7#G24NU(4RmN;WGofEqwX5SkRYXB~Jc+K>p}~|J25S!AwB(0kL3#psn*^
zxcFlP{*S>4IxE3A-q{EL`NIzX+u}qH38vvx!}<ttyIT{Wj8PcK;{@_3^Zqsp`04}H
zuvCKL#o-hRmWp`3Gi5?WFpOZ6!XL;Vls+}b61sQ=7B29YQx1iKCCd+!L;i$A3FMc<
zA8!6oWKX^zLiB}y0AlcKAF%F#t$m16@<L8YY>N}iCR73y%O)W6M;H937mT_f_fQ(S
zecrK^>IN$UMXb+Wt-6cPUV{{|=py-xX^r*St2GwI7=sh#hyVQX*{d~QpS`}Qsv^W!
ztXfe10>b3}VT4g~w-ez_=1<7U-BdKKhtiip(NXINhVafl1b5}W1RTzPT<ze<N9aos
z!aD~OP%83I=W}{I|DJ0NfTQ)0z{R-TCwS)|f>St!f`zJw$-&{I6hD7!q-wImiF!;R
z&qyBvx+j(e3?S@=6EO(rc~k}Q{K)t&@7_6pkmKDeT3_@b$aG8MlPhkG+`)%G=)P_^
z!D%N5=AC`%Uh?<WnvUY0xIF^-gS>X(R4V+>u|~+_$nz{ui~jS+=U9J}JpX1X*)Llw
zx`rAUWRze#PN87FO6wOj0Uq&ucwd4oIK^0@pw!mPhu1<rMt=etnTfCx$M!I}<j?Up
zkM>2T<+1+e(fCYH;S(QBK=%>~7A-$a4*6BBpAkI?eHv=W-V!ur<fgkw<T9E9lISLU
z6GIO9gAFC1#CU%oe|&zK{8qd2n~|b}KgQrcy&7z|%**&U2B+Ms^>JswOMVa1Yw*Ws
zuYUjNMOo$#x`-Z8Df!P{t;s9iy!>@5UcORIq6kz9N^RL^uh#n`0&fnWHbVk8<pORi
zLV9K7uYBl3K#ByWymJHr#g>2hitCi_iZB+J??DxD`?eMmx>ky#IOOT}Q%<*^Qrs`H
zE|1$^Ic|TYxUFxC(xw~Jx+X;y$*p{_aFJ5DNI5(L0<ua#^@Hz~6>*gwfx0IzKI#wx
ziXp}V9;J`Q4_*O$i~$58I7KLN+r#9d_<vapqtAQs@7#rVjv$~^_!ULukY6=|fJ*Hz
zZ(kE$^d$t)(xSs8>EcvF^_&lx-1>YBUdFdVk|FQ2oMOO-Bznp6RA{h3k|j=|Ab$B_
za>$>#kK&nme?@*i-y9KJ4@v@sU`0qVvC2nr0eLIpQ5Qrn6${w@(QAOhi&|Rt+W*mO
z&_8+&RCv)vemIqq|LoP8JjI~Gk{6Vs*pv#2B82eCw5I&otM&ervMNqWNO9a{4vrxe
zpyFr?M;uP7aJz6SAOF^MJX=xD-TaU4$t_<5fd3t4&z<Pob=LS93nokyjE@)*KX>+I
z{N|J0q^UC|&a-n{92Vj}V)Cp7cJujPw}*YkPVqDKBk*hX{BPOM2^;}`?^&~FP4u2P
zcHGnvQ{~Bxm^pU*6#9*+|K?=pEx`|4@rxJ~`Bqwy0=p5v-e~;Hc~j?&o;-fM4;ILP
zP&Q%Wq_GQT%pW~}N&Lil@Dsvs-uwyR{6j!7k>zRT*!fc+VU~@rnJ+--{Z)ke*rwWt
zRvTe85!U%w_z36O1$fvyVx13k?n0q{F?0juc%a=)q{6#0=lL+dwc51#v``p9TR#hh
zy?j`VE%W6bedTHR@X(Ipc+fxEmRi`G{&l5)xK0>pci7R&-qx|ZtuR8qx<`>oS{Q^?
zL5?=g`0wxKjMYi8v^Gdst>Pm*veHM`gf&zK^Rb!rVJ+lP_;fyUC#=DWq{TkMe2|?~
zgul#>685wcM%mfZ;-sFFgx|09;TILD@!40CFDs&~d|qHA7JydF-qSf%Y@eedoaG}l
z#H}X%!>ywJ`K`daP*M5oLZ!JA=b^OtQc-3}V1qaLVkP<Z*P}=G?>Vr4+<$QC5>FHV
zyz&ES@@trs7rH2IUj4s%J=2#<PX4;O>GQ7PGbZwjaQLM}v_m()ekFkI8~*w0`{JeY
z+f27EYWbg8=Ok|y{yl4(_;#XoK@Yz==s&e~sdaT1H6UN`c2KWc)Bj=>6JKlF#SOti
zC0fq(Hyf;fxsZucmUDiPq@u+BW>u47{SuJh=)83u6Wy>!yEs-{|6)B8RwAKz|6wiD
z=l$CG)cRBQQ4{#G=RYWXkpg}h6T90GEI;GFPV{vD!@GOao(E(J{u6uls4myl*7;&>
z67{HmyEdtVuAk~)T_@_$6$b~$KZzSQSX0-jz1GTqSo=ghdz`M-di4!z8^vFVHVHRl
zMbiXbL1I#JN@`m6|El#&MtD}m2!%$#$_MT5t*`6>nc}yOwup47bo`&R-ie-BdA$?I
z%VK_PsCXoL_6|77@<esQke*lhTgE`;^XA}x>E)E;eff?3T|2`oKr}Hvry;ARxtt?J
zvKnOk#v1=U5TDV2WS|K{;xEy92WLV<`PiDm{aJVnLwXMK@57Krza)=iIGG{MJ;{Fw
z!;K8TX1JT-F@~oZUSW8TVJgD{hSdz47(Qe8hT%ts{5mJxpSVht4>yLP3_CF#$dF&>
zgm`3mr1<<gCm_Gh3COP#0P^dcfc!cqU<->+qaV7?fFV&$NFKm&CBv-@r3|wfzGW!J
zaFni#WY~q_T!yO|enp7SjOWz@d0ssTZTngHaYD#EpC0L5Ve-!`T*_oJZ_@p8nOwx=
zI)?9<KfjI#@gx`_Q@Z>*9>``)=GXB+c44w7A>?2tM=+V^&*S>8Oy<||K<4@KKz`j0
za4Ci3xmGg#nh^eb81j61g!6oP;7=?bnOEsL8H<;}u#h3on@2d$n+HB+@n0~cri<=_
zUo_(prW!syvcyul4h(soJls4#9`Pf{AJ~B*&x?n<2gx{x5#oJJVK|@RYKGew?qhg@
z;cbS=4D%WCymqA5!sOo=k}-zv!~gCZ(2Qg>H*FZ&5+a}e3_}PJuPu{1GPyUC2QYaQ
zlczIW!f-7i(&u^XXg|JV{yc9T_c_hvOAK!@lrc;p#C1Gh9q~(<e=S4)_wM2Un#rFS
zs^OmW9Q^Ox1I<asX~ocsh4a5}kMIcQAH$I6qr=Vf(ShU0AMyC#w+GH=@)AOvD;O$%
z*M29Hj}jvOS%yC`|EmlW7^W~RAVmCfhWzi_LvCT=&lrAWsQ5j5#qZURf!0nHDxC=o
zrx4=$g$!3QBr`Jk?__v@;c<rN8D3|2pJ5ThN`_4ge<j3yUo)gV6)AlkhK7U)H)ZI;
z(1T$FA>wyn*n?qT7Cw+6|NHbvhyQ(g;1U*ZEkpkI>EX}+K0WXtyN>^zddTNkylV{k
z->JuaWh@@?m?@t{gsAsqA19=PzEd;<Jkq$4Wa_&K(UtOO#n6eN8^bV$Q4BjU?97l<
z*OU%vl?lf&oWyW8!+8uhFx<>=2SdK!#Pz3`e3s#5hSwRUFw9_>&#;(b6T@E^zGV0t
zLn290KKcF=NE-?9?|~t)rbzZ=7{D-uA<=9oyca{hpM^Y>$;7Lo@Hq@uFkHiM3&ZUU
ziG@h<_cJ`pknf-2&#&76a?C%CVHU$eh9wM%xkc$cWk}R5lKFldXv}1DhOP`f84{g~
z;&)+4tS*v=GbH8~$+H*|>5Akv4Ec4*kashgxLOo`njulPNLH-(BWf1O#NQz#h8AHp
z!@sWoBXSe9TWSo6IYlzR4jE|4WE+Mq3_TbIFr?qKrt4xDwrALn;UI=Q!4dKJ^?<-B
z%%67dr0Z#aal%CmiGV}$T86~6B6%Of!wmUx4E)bB`69#r>iWRvES*;jKQg2Sfbv1?
zE<#g=)(rV|%J8SP6%_8pFo<Co!&rtL82)v=;9%xIoFNg&D81PX7cpGMkSJvozMbKB
z4EHlU!tew`ejJ4OKQo!wW^{czLw+0t`Jb&HBnleE7ov_4^5Y+%DU*q0NdEQ=iJL}p
zD8m?r?HLkfjlu^r9K~=PLt?T~_!5TvxCrukCU0lBiy;x-DE>)?#Cs$8CPSjXk(|Mh
zA2&fRW->9VD7=OtKaPU@jLF2Bqi`b55$Z5BV91Z7;P1#}FNS^$Lm4X84Jy_N_F?{m
z84hR2uNOpm{CYtk(eUWLYZ&fexSJsn?kJoeUjd1CM>4-I5Xi3s1ZFXRV%Sl5HA5oO
zk^G7wKdyqTf|LA-Uq@)nkZ5)!yD}us8}+07xC+>w$(<PT<16^{<164e=0Axczupi2
z{CYnizuphXulECPWbw8zBr+Y{?|X(P7@lExh2af`#JQvRX$*527BZ}4Sj&*8c@+N*
zLw@`PnXIJbugOrCAu;&K-=3j6LvMye?4$5@4DoyCyxfx^@%<=#EJJ=A2YCjQ7cgAH
zkRQ(>d>fO$Ww@6iu>~o;iwya39pqa~PGFeAkZ6Py{}IC)h7Am#FjS2D-ZA+TLw@{+
z>m_VFMQlV$uMI<YhTaUr8Adbg&agMbkqpN&oXv0^!{rQDGyLl~a5wYc$B;;ol%FdM
zZ!^5lFo|IrLw+2H`23m?Akii1`d=9mBa&nxPC_C^5}Gn3ek95642c3sauh>iLXzB@
zArT%)9>;J7!+3_ogQW0v42cd&@*alxZ2A2xz8IgP?%I(*;?P0gE1Gd0QEWW&<68Lt
zbv$dw!krkp5h5Mlf(abO#z{gNZ{Yfkgzz_}cu*oK(re4)I6}nZ^*{(;Ofu!`zq~#c
z+U37n1xw!ZCoZ1v^LJ{o|F=FCZ=OF;jQrt>|5PV1?BS0fh6+%`qw*&=)i*jQ9_c(4
z2h}e+y5dxh_bX%$r{Yk=>j)2gN`kg5;G=`Q?vVZwT`pf=DPJRSDyK)R{vq&F9E$Xo
z!h_-|4hiaI4c&kpim-){mG5ipC=l48e$svEev}^JMx2Uk;1oQ@BG!*e9t!8azr<_6
z;?$E=zuBRPw;QtZeS<u(FErxOegCcXv0Ly#`6&_uD$+atm-OmUAa?Mh^!}~&vA2<4
z7~&`nMS3^jp`1Tauw1uG>0#R3`d%{OR$K$8;3d+_z`Ir)im+68D5p07=^^UBTpxQ6
z>y>FQ55+<0(OJh(@h%S7VvMYa#KI^Z)i*^RC|KK0AUH%0b|~u06UfT>n}PgM+Vs3=
zrdpr(6Wqv7Jb*vW*!}y~#~wm@G-p;E3MZk`>k`!4$>*v>rJ?sj`P0Wqc~g1~f)n^Y
zT4`?xQ>5n`;va6Obo{H|3<?bj_Y30V|Lflj8e_-b<%{*Po3Hp?yZlD5Dx_y<57jvx
z=BSKG8Y3FpC)c19zOx79h5=WPcF2V^dSIT4y-zoR<C-z;$C`KYyBpuRt$SduRq1MX
zO@yyr)iKY`-u26Hd#5jCReSp{WIK1yyxy-@&%rOHE2WCGX4~dT?9IRMU2Sjjg{*IH
z_=PO8*ZV^5{p+8Bes|3~Vb$n=>}ZSVoa*dXvDgQI6IV9IJ{Ji%jh>HUEwu!k-rcO&
zdqx7z)KeN;Vk6*e4_u3#<|W{~G|t4%j}mZEix0-W=_TO$G;NQ4HeSF@8MHQb^fCdr
zA!$Ku=kEmEnV_k$r!Nb*+~Xr+SLO=1KMecCX1@?{L2En2?lw{3;$MWs7DTFW*T#6n
zZl0jRspMM6-uOm^8x(60JK~-Scm1L$cJWgc&f4Z}jE<cu_s!S8#8?be<+MLl#vIzF
z%I%(!AG0@Em2)dkiqRAbxzz5rVqUisa`W$;j~TR1$oY64iSbPla&HcN8?#zR#HDL~
z71L#qh`YFSY0RdhBJOC*%osc{cYN5`m|3x6?t1!w7~@@Ht|X#MjDM4u(>fO!lN_VQ
z^=ac9Q?O5sJH6E*X3!fo&fud-Ouqr@+}ATSViK>bbJi6fqc2)WIIicf(R!;T+~WIn
z(ap^guA}e6=&%7Aoa>SF=s%?zoQ=W#=;#1V&TH-E=vOB+xxTMXMB7<vabHi^7oE6M
zi>oQx8eOfW&GqcODthiFZ7%=j-00=%I$XTRr07qZbU3#|L!;kl>vHdOdPYz9R+npB
z)i%1Dl^*x>MPT%q(|Vl#1lQ>0!TMaEV$0~1Bz^8&7v1PBLku{lJ1Wr$PYt*`-fyDj
zZ!qL$A8C#{Xlul^H!6<`ziY$=ZOn=4HQbo%_)Zq}=%X>WXvU4GiX$dmYSoWXgFBmY
zk^R4q>inxImy^6B>f%8&ZbQWSsBK-%xltDvMb*4B=Y~2=k2-(ef?K?2RMfMvmfUU4
zeo?0_+Hm%(Iz|;2wBgRb3X594!-^X@#VcxmZ)+~7!Zym&z=rehXA~7&WWx<eQH#2M
z(3U$K^*-|41Ut^~%F{@5KYQ-HYfa>bPxf5=_l1!IvK_b)MyZibM;*C&o9{$UTj<1H
z{qtg^YcFTcX5q2Op>8hRwI|<2s)}8?1>-kI+Sj{s;~y=LypiO_t>_ycDgDu%OH3Uf
z*?xxy7v6SoWcU(KuI%S-k*6kjap!$wA~*N*=FXq?kF0I)!<E}QM_vy0<s$c)N51j!
z<1+NMBQH7lbK5rm8BuK&z^zn$6|vDGkUO@lG2)nc5cl?VX+)r9Ft=t_Rz!qN2p8SV
zMci--<-EsTi#X#Q#`P;d9ibl{&Yc@{Fyd*a2rfKtdqnKuNbXbjwGrymqPVxo3nJoH
zMRV@$r$+p?Cx+X3Z$yOk<yg)yyidgKthSuwdWVS2C+#>3|Imp3x*fQ27d#?*2gGp=
z?luwJkdEB(Qw9;I)^y?yIEo`wE_CLyj=T-ed(?%Cw0RP4s@08aJXjT;6WyK5v?vJw
zV{Q-b*S*Q%N6+@;`kLMjzggdl`*rt)@Q(I<xGbZi;T^~H<yv;_4!?7>AJ@@vQ~1e-
z{#?z@W#K}vf!tk#+2O_W2XUo4$Aw#SgSk+{LE$AjL%D~$x`wNd8pho;iVi<_X*gH0
z+b=vpJd*2Z>J;8<<S5+FEWFpxqq%Aet#FyqSkC0oA7N+bj^no5ybKc;j^}zFZ3rt2
zoyhfbDh)ILVG{Sl>CCWfwJDsxCl~f^&QwnOr>kLmtEO>2fv3aH^q#@(|M@_ek8CE_
zGirO7OXzH_yL3(1u8Z;9u1*WW=D5w}oHD0`C7hVYsq`BWw%Kt3=U&n~Om<=+_x-32
zVYA#8b0Zr<!nR#p!cCju5oQy*j7xfD9p)%o&dpqA5O%QlN^XKs9JZlq75C%Tx1qIj
z)^IV#PeQM#t>YZNuL^zr{d#V&OF`(5p&PmKpOQm!3%=s6hTjgIHg_{umT)0-q0v@u
zV6UU0Z*FYk97=bGHjLQLwV$vlw2OELcm4UYQ0q%OxfRQ1hfWyzEw^8Ne5kd~cbw+#
zL7`n9?BR0lx`o!y+s8e<5FPr;;{Z1%(m!-w{Xxzn%_(%^k?*<ggUv%zM;+!88?-{d
zw>`@3ng3@<UF|WB6TS*Lc;*Bb_ibZHV*Dx2-tke$sK_(i(5qP?(<EoPCmp0AjStUp
zrG?i*3V*!7IZiqg61egwF75Y&A*ur}a~Yez32E<hmGiV(7xGHuI@f%0VTeid4Nlm8
zTFB|to7{?`ks)W#-R1^O?Hgjf^Dg(zr??Q6CHFbEU11>u$8(&$t5=9c9~rmou5C!q
z*hDV0pHaw5zhrJevs#Fnb1GN3@_q1@HtF2YCeMOb8E0~z&esIj>1A`L<BEcB=;U%Y
z%2R{i>*RCp3+@JA&@bdvbuR_ym=tquPah8+YhA)MwA~v#&h-)Z>!U5f`GMu!_ysG2
zue7h^qV?wns|={-R-c;~e1CE+=h=B^@GmRsx!AfM!5jB9a`#rX4c>9NnLB9}6s(cc
z!u@{BHTcD|C*1YHZGt-+Jm)Ik=mu+ryx`{TRt=6B`HGt#_*+ob#y4DD{^Ou$SAOU2
z&#efWUh|HV807^GHvGtOR}+ISb^L>C8gMgc(K3N_<!|SL&R<oPuHSb!sP{9G^nJv)
zL8Cp@r8N~BgDR$JNW<4G4N5()B^5c(3bK2lBW;^DHmEUFU;2FJz#xk?hEfBgu0gjl
zjisk=Mg=8Xnn^E>@(YTcZXxv*I|aGiZzFX$Zx*z~$VR%gzgAHAbUW#^4}SzsN^+1s
zIQ}y5PkU$SwjPavqBXA4oHwO`3v1n_TMuUi_V45+eb7}J`2Bew>5SLc0{ffzOLrYU
z6S!b?pfsTSp+MDV!P1_;e-rp&WSF$}_`1L`xe?NreHI1!b&Qs-{9{_+jJvVYjps)N
z8ill%Y7Orf=zJwks-xK{@VH-R>DRZy1Gir8D%~>GJFqIKhg99tKJfe7y`-uc#(~N0
z`$|_Vmjn*W>Mvd7^D$t^utCz7)z1T@kB3N~e_I!@d)aX5jLr`O^7KYYr+-KfSbS=X
z^yyFc1GdDDm%f~EB|uy@QM%OfRKPEbr${&C?hlBtm@YN>>g#}4cV<dGV%7whjE$Ej
zyqO<xR5DLmcVSAvo+}Han<kA2cs**d^tx@IfIB+Nq*F>e1U$LFLVEn$(0~ndS4$`L
z@(kGIwoZCk!#3bm^#<vNB*TE@gPWvvYt#aSL$^vZV&40oHs3Cd{`l1Y+M^xPh}$*(
z?uWmX$`%*-t4-P?Ee=id@8P>&y6E@2{_ox&l%DwclD|&c57JSKPxx=ye^h!Ze4qcU
z87HJGK5X^B)$X*k_TDQ085U=y#jEG}Z+vxLIy7#wzk2RZ(wUOs{=Z(lA~neB<sZA_
zy0r7I_Wp0?-IVGK3Gp`=c1JqN#>0Pi`}@+q4c7iEy`|Ee^9KIemWk5p`C|X|nkmwa
z(eM0@d`y!*P<!g<@FG+Cb#AqvW^<18#eqV<AvO8ZmWio;+7(68rT%yQoXbk2M?U@J
zcf71jIx_vZ-&d8D(kpxS`sLQuNDoik>bLTjdZ|;;D!-j?nxyT8^ZYbaf04e=pXAq|
z|4iEB_%J_LhZoYY`MvxygI`Ozj_v)5yZ<h&H4E|UIN`nYXp6g_*{V;{5BIG7dL0tT
zUhOpSYrZ3teKkq!*I1z@yB+z?w~MN#Y>UBDUmbTH*}JA{-;jR#GRcENU)c&H+4ViC
zzL(FL%7nA;`U=Y}WG_2k^1Z2REn8!M!Z){ro$Shoy}sR-Im$K^Z}oM%?jn1Cd6n<v
z7w$5{?ely!{Jdq^(<b}s%<+?XcNy+G?^>YD&!x9-<ogg=iKv6`#P$&~m--Oj7u%v`
z7Kt9dm8ETES5DaYdb!8RUT!e-EnnJMRytYD_i1)F+2n5TeMUL=l6~*}%*TIaU)gel
zTAzuf17xD#ihSOM43PzwrTIMDGhC)Gz30>6-6+|f)0chTjvOaT-hR?YH)*2m=)(Oz
z>wKol+(&=yGvvSw*@!M{e6~yCWl;eOd>od{lciZr^)Y?2P$rU$^qDqxsqE>iK0a2Z
zD`e}d<9vMjuaRYBh4~!LSuc~`@$#9~Ym;p9Sv#LYIa_7-_8a@S_y0zgxLM+3T)IoP
zeCbE;kz@DB8mIs2Eq=0JCLC4ot-0iTS$>}q@0pULvH@|K-aZFT$hL%W-aUQJ$mV-r
z^G-`VCo^(9<9%%8PqN7thrCPPUXjJ?@9>_n=Z4Hzvfg_{$Zgq4!D8<pOYX_?-c9%J
zw?Znr{%W-MP^TnW-)H^3?_{OQPCoAJy<|zI>~ce-_ioo**`iusZ_Sbd+3!`3-W6LO
z%KR(MyfxdF$($>+ym$XzDJv}h(`)hNT3KwxE3ca~8)cI!o4opawaB_vmw9!4`c&3Z
zo8z_r(hFIa#ssgpg>PizTYmQH7V}OP{rsHQkCIQa;@5}0#uo_^d_H{ZwdjN>p`+?1
zuZ9JZ1Z&OZUKhG*CtNp-_sX`_PtdiR;ML`=QG&b65HG6&vjjE&9$sB9wMjS`)z&NL
z8`}g)*C4Npa~u=A2f2AQ40KH}n_%U&Aj&f#ajw4CC}-b<(6u73AM^tgX776I8Tv;^
z!i?ijJYAnfB=}yh_KdHNNw}R-=&4`SK0&K2)l)sQQ-b63yPkuRx+RE2mpwmny%H{1
zob-Hmzh8o_-+s@Y4+bR+@BFpr@6urjV@9v>e49Kf!FTZj&pz4X64G~0_5Ad3QiAXK
zk)A5`(-Ov{^z|J6a#q5~x{jWj!g&d<f(TDN(?tpQt$jSFc`i$Eh;s0>=&&kbz;IJf
zo001h1}xL`T)gC~1gArPc)0G{nvihsrH99@ZxZ~g8$H&Rf1405Ec5VH-IuV+HOIr(
z<50qw9tj@n2OLQ-ocptf*P0Uvd-k34aJzIS;pv0J9*b+vCzv&V>(R#Ka)PnJCJ%$|
z*Ap5dmU|3acPnAb#CVV2?%hie@0{S#@LrlQ;NB1qmx$zqB`rNXZZAtum~Y<B<H&>T
zgif7<Jxas{3C|b0dyMP#Fd_c5wMWeUvV_zU1CJSvRSEAj)jV2)>l1`A@7?cw)tt~c
z=b3wX*^`9hr)u4M1-wXzEH8G~-})xuf?<ZcQ{%gY_gx>jZ|d+zg5%n&?or286W#8d
zc5f?IPt<sG(0%t*t;7`H9qysIdWqwwuXpzhH%_cLz1V%`3G>9@h8gaE8dxXJa2)Gi
zy~aLq?YM#N`mdc67a!~D{>>DR#9npL?jx#v62;B|?u&*5CLWsX;$Bk_nrM2?(tUs5
zsKhzXb=`l+Yn%8}kkI{Q|Bi_{OMiFURnj%FK>CZ@>e0OtZ);S$-EHodxUpZMTipD?
ziJ^y5-7Hi`BxW_<b&K3JCb3JvWw#%lCMN#4@}%4NTT>HXWbAjF+Gkdxo#l47yN~B4
zhD=@SHf+P9#GqRX-QpaVCt7MwcUzLMI`Q%F(QfZ1Zb&?OvA<iQ=9a_`s$Ja5E^klF
z85HFfHT>Jej_3W{n$-3so>p~stGIS3@%2y(H>-(96TPqKxScXPmDo>9)op3!*~AGG
ze{<ct?x)1@T#M_csB4LRtg2iuyuF#|xun4L)Qx+IuZvS$n-|IwF9hFpog1E#IPkkm
zt{wl#NPPO{gzK23+{A^0_q!%+FG_rV>ucB9!yY9LwO;Ew&aEo(#+rq$hu+pDikham
z+GI2*cI-LYwdwHF#3k4IyZ*lLW#Un*F0Q@${GNDsLzL?i&yR_j&;49;HB^%FhB>=_
zcq~rJNVagDo~fC1Cs5bb{<2=u(W9!a*87Z;R_g!mGJ1_gQoq%|xHQhNNwR)X<#J`1
zV^YnyLYIVYZb^rVQeDiWy_5QOz2|b(KOpJPdzW2yx`ig43Owa<%|0rr%h>}iZLHfR
zHQ0aSl5E*2Y59S5F4ru(C+Qn6c4@HclXQ6d43}Z{1Cu;7$GRB04NJPZaiEKi|LCMJ
zQ8$-vQ4^Bxu8na??>aRpMm5l7+t67__t(0*?3g|;DOzOZQoL$$(%p^vE+hA>NQ%@H
zySV(cHtEjxch3IlUnNBvKXYE*v@PlGfm&yY`mUt54iBA+-1a6Voy~Br>v1TlXAtM?
zH}7at$^C22_Ya;*n%wP2=WWU7lHL`6@4WxjrKBAbb~!gX+(`0zwb6O*fICT9YnM4k
zZ{m{X8^t?!zMqt2e{zEJj^EOgib97voBQV`eUs7CxngEfQr|J{oomiNN^0|4h_l19
zs-$PzJe`mFHzcJw**T9|)RJ`Jp0V?g2hWoZ4%Tq~M&nJ=?w6mOgoEBE?b-g)>FS9;
zlTLUxIURW;O1_s?=9Jb&Gr4w3u9MFXddbEbNlrO$jFbDFz2$Viw`KD8JuW&Wp0iE<
z?fEe$b4};uk-PUgotoy6ToAs^X?B)x^5E*#PV)kSlYjYYfz##v5y{{9O>=S=woUHv
zXp~dgtd7a*8~Qt?ly^(6@ay9Av`3%h#EK}V9uEd4-{0!*R3A7zIW5A)>H66*$;~a6
zPWK%rC0icSb5c1xJ$Xzok<&7(Imx$G-Z}alTA1v1<Ef*$&GO{)(`y|gj;%@V=<v{S
zx7%0AuS+u=oi1-nzO{>Ud=j}U`MVz19e+vPo4iT=tfSqK?~}hx_`z}O<73G;R)6d0
zz2Z#r%a~1$BBP7Ro&Q+wXn5{w^7Z?390zo~l^nHtl4DlQ{p70l!yT8dPE0<i*2i&#
zeR}e|j5x=+i8;xWcZNIOpIVf>aEOm%v_V<&F*`@cUvF0@|MJ+(@!_P#<i6Lm9bXzh
zNiJHY;@CFnMe?E^zd2wqm>g>Pi^Br1PswJFs~kqusiv6TDs)(INRkq~CCz~wteY}_
z#C?Yt6XTRZ->VK!3oTLxiOx7=@3BpJTYAW$dYE&{y-PbC9PK?*PHfufu=lZF%1>jL
zIYeCxNhyzvcQ9BJmEvPI(ZRG&`;_CahC1}H?~)Ro*URDZ>z*kef9l}SDZPJ6%{O5V
zn#YEw{1Wf&@W-;zDOUX*9PEZnOqm~I<}fE@dde$HZHHe?=cMcxs5pH8ZehxlrZ@IW
zDwn5>&S|k<o3u7%)y*pVTNgK_q#i4@w?42vC31V3{l%|#r<5$cZ$D$vfs`XtuG$Zt
zdL-rB!DsAejXafdx%2n-m;0Yj`4G0t-mb@$l)0W?+28JTGsVPqx&4|B_fr~-=Gf0|
zpO{joG0Fa$4(TcSD#PuIJLRTKd)M2(bC2SbS1;r2>-v|coPQc_e|BVT%6E@_><>(B
zPPx$NXn%Flvy|WJ&Fz2t>UBzdy^j631MgF;8dU9nzbHt3*Z8~L^(3`ajg}{N2P?Hx
zyFaV3`|+J&s`OQ{U6rXt>a_P6cF`fWshw4&b_s)>Q-^5Xu!~>jnfimtIlB%={ZlRN
zkJ!beg{EeBe`h!PRdni=$SroKY~xaMx~;M^?$s^TY507*(<}R=UYar0Zp`IDsq<Hj
zvWsaPkvjX^{&wxH$ETh+)5UJupsA?_52EdU-Z?w<W^sU>Th4;i{m)(P?&&U1y{2Jp
zx2VtBR840?y8*j5r5<djZa3i3_SDIvKiV#K_%1bm<qO*fGY+O+`=Qa+?bgxM5U$Mj
zn);d4H?_I8<Az*JeW8|Y8*uJgs+ZRtTSvj2)RX-#*@g_3rjA^C(suf#l+*#o57=^A
z*{NHzzOfCNT9~T(ZoO?*>Z8=#&P#3Ad(@;}?LXUg`1YpMr)wwJ_Iv#_b?Vijwo^vD
zPIYbQW&1<&`&2jcINO&2DrwVugxgL!s-E_0jgRf`2D)kYZ#vqZS#O+{{j0g{!grQw
z4j#I;<Kpep?oJTePJis0cJRnsn_Uxp(zuGJHpMkTX`WVfHlbr9(<+9S*j%e^m-g^b
zmQBw|UDC{}WH!Plz0!_4+_Wj2H!yA9<O?>^Ps7u`zHrPYZS%Oa7q9o)JTaS^_Cxg7
zHXdhYr|tP_t<AcKg=r=Ei)`LxFHf6jJJV+E#C2&gGsoGu|FJo3+}*)8kN53J%h&E{
zBMaV}_RXmFHrEQjPuqVv)aJp06KOBR-ZpjS=hF5Jcd)U!e>rW-6*HT;6K|$vYU<cj
z=srjrIYHHC%<ZJKm<PXGzn`3$Hml83>vLuWY0nqeTF*->O_M%+Xx(>3by|IBmUXAV
zrnDjZW!8Oud75VP@n`G!ldsc4#$2#IIrc-^v7}?x&uvxH$9V0t?p-ZOpS$~O>x5%^
z=_Q}mT6dppn!anwV(TVv>-1xVGp+ai=9sS5e!TT?sYg0@X^3^ecK`HTyI$7TBg4`|
zc6G3}@QF=-Eef}GSLu{4S>j{ey|_pE{AZ5VD=+j<51VLVow#vW`oIcZ>o()Yrl$`Q
zS+9$olD<Fhoz+L1+3B*L&#g8J7N*B#)LYrrFHg7c_Q)zdZC(1%^c<`8m$#%p>7HcO
z>)_7xvh3Sdu3zm-cj<r0N^im8^sJJTR%#PZrRR@6Xr(>)LV8g14lCR4*V13j*=W_S
z-JNuUPiTe1W$9mUo?~?}FfDzG*<`D?zPahgPK~hY?ej1_Dzu-~RiDcAkhIQLj{Xhl
zJ4ZxY9SMGt-t$F(m0Q%S^l4wYS>26$pZ?g!#%g$Pm5j8XjjY5YBpEvWG^}n<)62N}
z^p7@6mYHVU+w!_ihwauGp6)GeOpiNdd`zus^ZJ%&M!>Y9HjnZHGP1QZ+N3`X&&a;S
zwMo!ymk~7RMw>+UE*UDH&b7(v);lBU<k2=&GY4g4_uAX$?XHm-Iq$Z$vA8`UBka`L
zHtp)BXJ`yq+$LUkUPgQ2tTrbjmu56v9p9#A+M0|P6Nk2OJhUlevPJJU({sMb=#(AT
z=9Xx0#?JK-ZM33($mkU1*Jk{JlNpoVIJbFl>3qh^pW3vsdv-PBm+1y=HhAC3=;N;5
z=GiP+hJEu#%VAg2GRB;FX_@|eZiddZX3OZ<k_<QRO3SO8sxmIWD6sS_Y|Qxa=QPWc
z_Rlg5Rz0w^pYtZ8x$||)!?KSVzJ}*4ZA?X(O%+Ehf0(Y7sdsLVrEP*?=8sFZSst;n
z%)Hiht);_a`%M2fi!F~Axn<fvn`!A3?3cM-Hs12&p3uyp`-WONzmLg0KD)Q&@zI?!
z$8_mvX_wM7bC*M;<w3uJnPGqUSsEW2kvX8u#d530gv^FpR+fJ*o}T$+zoBJ(%iPSV
z%OsYSBbR258uf=o*Mc>fY3*NI{M2o8=6Sak3&X@6nQHpg7V)wBGE3hUS)|`RoatPb
zVPO+>I`eV1)MD1Xi<z!>f3~>U_C{va*$WmQlkR0296W9j(K9LY{<i%VbBZ%F8&`c}
zacpd1=H~euEHa;!WuBR~%;Ncqy37va=2&Rz{gOFs_+$&~V=ptG4;*RX9{N60rC)yw
z&uo>f9lg6+I8WBd`k_~>g{i7RmPhYki$8ua&kFAAX;B_+m-S$Py~U+U*Q~UmW){oV
z_-6GVqhk@_5}Gw~iqPVDW=vM|oOkB?7j(*cz5Ka(s9mqDwVNBv(=!KV?b=&r-e=j!
zET_|X<{6$7v%+qsn1@%+$jVK>XMSMU{H$LpubMyWvOH_c>mSX7RMux*)H-55^Ul_+
zK~8(j_bvK1YhBDX^J~Eevx0}MHJ80PmNj$HVsq~2vss>dW|?1Fb|owR#su>n?QUm9
zl?*c<qan-M{-KY#T|rvbRJ+dRxj*D(Wp;`-pFN{A>*ra4=AR;KvOM>>n=jFMoaL5a
zYhGXdYu3f*Cg#yM-ex_p);3@NwIF+FPgV1qlO)-zR=zbWZKt2@clnuFvyFN7jD~u%
z+E2FGL2b&+(kflEH}%UiJ0$hZp0YK?Z1}0r?Bb+*X5z17v-4E0nH^ZrIeS>_Su=|<
zy|d$29x+?rV{o?VgFR*?5u>xaseEl_>Nz=Er{g-aXzSV8W40_Y>t(PgyF=b=vo7kZ
zvTs;SGV}OzWA^RwBg|gE-Jae1r+#LqU+>9Y@Ue?oyO%#?`*e>rlf5{Vz4&0TndhsE
z*#n<?nl1h9Mm7e-W|uzP&rbW!+$=*iC40;hU9&8$ob0V}VzX<e53{@f@WFJoV^#Ly
zcP~u+1Ddio4{A0|Y5zQ1a=p^D-N4_otxbwd4^RCwJ8fZxY0WD29IZ!EQ}I5%ocfrX
zraD*5at5BfX!<tGHfN;HNz<fXTyy?dc+hmdmS0Y2?M_p%cUX=_?@gwQ`n1iNe{ZE}
z`hqSwOS~7D{&A>Jj``u~rbfv_a{3yMGnKp;ljHo=5Yr0lsX4np^)lVrV@}TD1+Yl0
zSd!D}d8FyypVs7TnigQ%T(>!Aa+8~>ndPpW`iZut&ixMLd}=T;)!%k3=h|d#(~^|4
zIhwzynywIE&G|I@or$31otz!NJvSM(F(F5~ve9IJT1L(;NrlNzx`jEy-32B`2bSlU
z*r%J!{GmQ4`6tfA<nfani?%<T><xaCqmzHZ<n_8wImaiSF!3l9=a#)cU=r@4n|pod
zP7{Zvrnvzgn@s9+Y;yZ0t~6Qc>Y8ghW`W6z)xNnaK20}?EDz1yd}y4>$ndtg5z#|U
z2JP#T`%P7E6PI^=ayPH*WRf*}Xs(BQv`IH^Y;JsRpvm_x({e{H@i0l=J~#JQM|+dR
zw@Y(9bInZlPFR<#vr^Y2Hh*jGUT?9<op!r((<(n0Yh68*dt&EHV_%n(xvrfa8@n95
zkUQXGmGKLM8@Zm>ijBYCazFRn%q-(iqLkcXw?yNZH95KG8g3i+{qte2*NMx<A*-r$
zhfFwQ{6z3L*U#m!@!a(<a<4xA&NxlueQy25ZN|UuP|cGrSZCa1p_SJ?W~uRo6GnOK
zBy)`0`&;ErEu3t8>VZ?<r=z2cOM83gwVgB2xU?oXFQ9!7<1-6l@(PSQ7{_UK&U1Vm
zZhYZb?>wgme#W(tL-LCDxEePUkI4&-w=uptZ)#q*?k2`P4d>?Rx@j9<y|OfKy_(Rt
ze!#lC3ytrLs^4zS`zrNUqf<ZZ&NDgRWE9fr`@BIrD~)zMKbhBUagour0~hmNj>$AS
z()s7S-rW<72L1LRZ%pWIqry|Ec`nYEjVy=e<sCCVW8|juD6c?#*yxk2Ht+V^?~D#C
z{UvYk(``nd0$=Byt6OK}`ut<wjk2XiX6MEEON!<gWlq!0f0aAMsEemrzDxFKqfJk3
z^9`~F8GU`(E&p0pPoqJL{PPWR<BaNKBJy1eBaMP39rAxK4KV6f&^>=mjk}TkkpcP1
zEp|qCXN}BHeq&~25j!b=wW^*`n8ED)-}Tju%o`TvyW4*<ymNbXzIotlLz`Wj^AkG#
zV%To_u6)lCwT3R84(9inS8AB<a3Vi&Tdtvx%7y&GQz?dhYp&-9Cfql~nGd%i{PGcI
zh&cI(Ylv&|ajhZJ$VXa+NHZU48{!`MxR)XBnU8xLA`b<~iy`t<fV>$Zj|Ir9A@W>+
zyc^;f3h*q3c%}k8n<1XD0MBZOXD-0A8{!=l;9VHvofP2R7~&lj;9VKwofY8S8R8ul
z;9VNxofhET8sHrl;9VQwofqKU8=wpdP!<L#lLC~D0m`TVWo3XeD?r&9pbQI8mIf%(
z0+g)*%D4b!ZGbW_K-n9h4ium+7@$rRpl%qTjufD-7@*D+pzau;4i%y<8K6!TqHY<W
zjuoP=8KBM;qV5@>4i=&=8lX-VqHY?XjuxV>8lcV=qV5`?4i};>8=y`XqHY_Yju)b?
z8=%e?qV5~u8z{uLV1RF;5Z{IYzL7$FD+c&x3i0je;~Of(x1^76su16nKEAO+d~5pn
z<_huc>EjzL#J8xAZ?X{Irar#WLVT<G_+|_7?dszjF2uL2k8ipV-?l!!@j`s-`uOGx
z@$KuQ4JbleppQ182yKHt+K3{w75Zp1iqLlGqYWuSTcVFPr3h_{KH8Wfv^Dx@bBfUR
z=%WoPLR+MdHmL}0lRnz0BD7WdXtRpYcIl%HD?(eQk2b9cZJR#YxFWQ5`e^ft(Dv!0
z4J<-isE;<W2yLSt+Q=fbm3nA1i_muJp$#oUTdIdPwFqsi9@^L<w6%I@bBoaS>Y)uT
zLR+kdHn|9GvmV;$BDB?dXtRsacI%-HFGgFghc>+!ZMz=Y_+qs6dT8^D(e~@14=6@o
zpoc!87=42t`iNrm6?*71iqUuIp${oWU!sRTr5JsS9{QMK^fh|ubBfXT=%EiPMqi|d
zKB*XelOFo0V)Rvd=(CE^cj=)ID@I?Yhd!+seVZQoxMK8mdg$|t(f8@04=hGssEa<a
z7=5EI`p9DRmAdFNi_v%Lq7N-bU#g2fwHSS?F8bJq=xcS+=RQQ=tBXGPA^KunQc|IB
z)<qxv5Ph{S`s|13yLHirKSW=yi$47!`gUFP@ek40>!Qzph`wJJV}OSk3+Q4@@DO7I
zU5pVPVyvKxF~dWQ9dt2<c!;rtF2)oOF}Bdf7~>(v8oC&BJjB>T7h{lz7>np)O!5$8
z6J3l^9%8Jbi!sYXj9qjwhIxpwj4sAB4>7jU#Te%y#yYwf^E|}ZM;BwD5{!j(F(xX(
z*hmLsq!NskbTDQr!PrR$W2h30rF1Z+D#6%F2V<-fjJ0$y<|@J1O9x}H5{$)kFeWR(
z*h~jwv=WTfbTDQs!Prd)W4IEG<#aHnE5X=K2V=YvjP-Od<}1P2PX}Yb5{w0PFeWU)
z*iZ*!#1f1ZbueZu!Prp;W5^PWC3P^SEWy}P2V=|<j5T#I<}AV3QwL+v5{yN4FeWX*
z*i;8&)KZL9bueZv#n@E`W7txRWpyy7EydVY2V>k)jCFM|<}Jn8R|jL@QjCRlFeWa=
z*jNW+<Wh{4wJ~Nc#n@RJW9U+hrL{4pF2&ed8)NKJjJ35f<}St9TN`8WQjEp5F(xm?
z*jyW9^iqt~wJ~Nd#n@dNWB5{x<+U-UFU8ni8)N)ZjP<oK<}bzAUmJ6PQp^RkF()X+
z+&~+1gi_2Ev@vHW#oR#~bBITnOK4+G@d$GZZOkzqVXmQ#ImaW+J+v_gd4#!$Hs&Oc
zFgMZ09OV(_D%zN{Ji^>X8*`XPn9FEmPV)$J8*R*S9$~JdjXBRF%zd;m2YQ6LkT&K-
zk1#jV#vJJp=1SU_Gd;rGNgH#hN0>`#VNUf3b1N;(u^wTrrG+`yBh0<DFb8{txtJE_
zWREa6)509>5$0-In6o{?+)WE}xJQ`FX<<%RhPj;<=6Ge8>uF)mSBANt7UqCum<wuQ
zPFRMyp%&(dWtb~!Va`~FxuX{5kY$)lYGF=UhPkB{=9p!eYieQ6S%$f%7UrO3n2Ty*
zPFjY!sTSs_WtgjKVa{5HxvLiDuw|IbYGF=WhPka4=D1~;>uO=nTZXx>7UsZZm<wxR
zPF#k$u@>gYWtb~#Va{BJxw97L&}EoQYhg}ZhPkyC=Gf(!YinW7U5>f87UtmPn2T#-
zPF{|=xhCf5<(R8$V$NQUxw|Ij@a34xYhq4cj=8-i=J@59>uX}pUyixICUgMh&;@8h
zCr}REfF^VV<<J#qLT6A8-GL@_2<6ZvXhNq@4&8z#bPVOtHE2TTP!8RLCUg+x&_!rM
zCs7XFgeG(p<<M1VLT6D9-GwG}80FAqXhNq^4&8<(bQ~4Xb!bB8Q32hDCUhVb(1mD1
zCsG03h$eI-70{JvLT6F|-H9f2C>7A9XhNq_0o{rwbSxFnwP-@;QUTqICUh_r(8Xv%
zCsP64j3#t670}gaLT6I}-Hj%6I2F+4XhNq`0o{%UbUYQ%^=LrnQvuzN26R9b&;@Bg
zCsYC5kOp)_70?xFKxb3|-H`@#NEOf}X+Wn`0o{@YbWD}dHEBTSR0-Xa26RxB&_!uL
zCshgElm>KEmC#jbKxb76-IWG(Se4LaX+Wn{3Eh?kbX=9tb!kB7RSDgf26SMR(1mG0
zCsqmFm<DuYmC%)GKxbA7-I)e-XqC{VX+Wn|3Ei3obZnK-wP`@-Rtepk26S+h(8Xy$
zCszsGoCb7smC)5`KxbD8-JJ$>c$LuQX+Wn}3EiFsbbM9N^=UxoR|Val26TW`&;@Eh
zCs+mDpayh=RnQe`KxbG5-Ju3_h*i)fN}yA$f^Ja)9b*-AjS}b_tDt+7KnGa`U8Dp$
z$tvh3CD2h;L02h(&aw)+O9^zCRnTQhpwp~^Zc_psXBBjv66idup!<|S2U-PPs02FE
zD(FTf(2-U_S1N(dv<kXY33RAc(4|VCQ>}t-RRSGrHFT{K=v=FzdzC;3TMb>T1UlJj
z=w>C*(N;rOD}m0o8oFBvbhy>f<w~H_t%hz_0v&HPbiESje5;}Rl|Tnv4PCGVI^k;Q
zh9%GuS3_4UfzG%Zx?>4+$kos#OQ2J(hHhB`9dk8w%@XLGtD$?AKnGn7U9<!`>1ybv
zCD2h<Lsu<<&bk`9YYBAN)zD>2pwq5_Zd)BX?i%R2)uHpQf$m!!I`A6k!quS@uYqn{
z9Xj$F=*rchGp~W}Tpc>}8tBs1p;NDcZe1NZ_8REg)uD5*f$m)$I`|ss;?<#(uYqn}
z9Xk3N=<3y>v#){fUL8988tC%Xq0_H{ZeJZb{u=1|)uHpRf$m=&Hh>z~0@Ps>sDW)j
z9X5g**b3BPGpK>>Kpi%OTG$fQVN<AuZ9yG2hFaJf)M0a|h3!EdHi%l-BGh4%sD*7p
z9X5(u*ecXvv#5pbLLD}YTG%qwVbiFEZ9^S4j#}6{)M4|eh3!KfHjrA_LeyassfBGs
z9X66$*h<u4GpU8`L>)GiTG&$5VN<DvZABe6mRi_a)M0a}h3!QhHkex2V$@)hsfBGu
z4K|uu*lN^Zv#EpaMh!NcI@og5VAH9CZAT3@o;uii)L`?egY8ERHlRA#g4AFWs)KDv
z4K|`W*oxF(Gpd8_NDVfmI@prbU{k7tZAlF_raIV~)L?U}gY8KTHmEw-qSRoMs)KDx
z4K}Je*s9cEv#NvbN)0xwI@q$*VAHCDZA%R{t~%Jd)L`?fgY8QVHn2L_!qi|BtAkcn
z4K}iR*viykGpmQ~Obs@)df3v`U{kAyZA}d}wtCpw)L?U~hwV)bHn@7&;?!W1tA}k)
z4K})Z*y_|^v#W>gP7OA^df4*RVAHFIZBGq0zIxdD)L`?ghwV=dHo$t=0@Yv>tcPt-
z4K~7h*b3EPGpvX0Pz^T3de{=xU{kDzZBY$2#(LNq#jrWn!}chK4YD4#NHJ`Z4X{m$
zVWVt-tx^n|Wdm%NV%RVnV9ON4rr7}7rWiKP2G}~quz5DX_9=!9v;nqIF>Im@u#Jjg
zBW-}KR1BMG18k>a*iai_OBKVW+5p?C7&g`h*jmM~xi-M|DuxZV0k&8%Y_bio&5B{8
zZGf#-jNxztY`0?Aa2sID6~m_60Nbt@Hr@u<dd0B$Hp2ERh7Gt8wqP-A!i}&Ei(w;f
zgsoT%n{gv-$70x!8(~Wp!=~H_+p-uo=0@0>#jrUy!uBkN4Z0DwXfbTkjj&CNVWVz@
zty&D5bt7!oV%V@7Vapc7rrikJwiq_<M%cQ=uz5Ga_AQ1Dyb-o=F>K<Eu#JmhBX5MQ
zTnw9eBW&kl*w7ncOBchY-UQpa7&i7M*xJRgxi`V~E`|-h3AT7KZ1PR8&5K~8Z-T8}
z1e<*mZ1*DA@S9-E7s00A1lzs{HvT5q`bDt$H^KHV0tcW8TmTU`0Zrfrh`<qO0#`r;
z&Oj5m10rw;n!qIxfm6@~Zh;6KgC=kdMBp4WfqNhV2cZdE1Q9q1P2eVoz)@%dS3v~M
zLNmAvB5)X*!DSGE)6fiVg9sdlW^f%u;5;;g`yc`bq8VHW5jYXe;6{kRk!S{2LIlo4
zGq@8Xa44F=r4WHr(F|^d2po%Ma4kgOTr`7wAp!@Z8C(nzI2q00W{AMiXa-k91kOe?
zxEmsHIGVxb5P{Rt3~q-A9FJyjJw)JqG=uvg0tciSTo4gBA&<cg5rHG}7+et%I3th2
z9T9;;@)%qa5jZ7}!7UMiWAYeW6A?HkkHI|=frIiGToe&FDUZQT5rL!f7+e(*I4h6A
zT@iu9@)%qe5jZW6!EF(N<MJ3>7ZErwkHLKrfdlgxTo@rZF^|EG5rQN07+e`4I5UsI
zoe_dV^B7zjAviUU!L1R3WAhkX8zDG1E#Te=!NF+(7e@$AP7Am>LU43iz||3gv(p0Z
zju0H47I1ll;PkYB+am<Wrv+ReAvixR;Qk1~0crskNC-|)3%Ef-aD-aG6%v9o)B^61
z5FDZwaEXNA6t#d`Bm~E(1zaN`I7cnu9tpug`u{k(7r317|NrBk>x!Hb$+1wWl#0&h
zuIoe2B!?p8TuD?)$8DHxHiwznh7H@khRv7_vja0bI1RHIV-CZN4I|}PNcue=zyIy_
zyWRf3+xPq1sO$QC-iPP?`MRMjl7liyH<V3sP)6y7vPurhEZtCc$w3*W8_F^{DAROP
z*(L{NoNg-X<e<#cO=X`Pl!3abER=&XQ8$&1au|Q5?@eW;9F&>5sqB=4GE_H}rE*ZF
z>ZY<)4$4^FRMyHtnX8-1UO6a(byHa^2W7HuDx2k?jMhzMwH%b$x~c4zgECw<mF03!
zrt7A%T@K24-Bi}gL7A_c%6>U019nqcFb8GAZYmq*pp00BvSJR(j8!N*=AaB&g|cK0
z%9K?oTjrpQS%tD@4$7QWD0}9h3|fV<Xb#GxRVbV0pp06DvT6>>tW_wx=AaB)g|ci8
z%CuD|+vcE*TZOW24$8b$DEnqr2ChO`IIA*o70Sk0m65AZR?e!-T!pf8R%Pfal%=yO
zQ&*vEomCmT3T5rA%G^~bduLS!@0PN7R%P;TDVt|iM(>ugdRArjZYjHGRfg}DvV2x$
z`fe%PXH~}Uma=|UW&Um{`)5@K@RqWGR%HTjDH~{2M(~!hf>vb)Zz(%yRfh1EvV>M;
z3U4V}XjR7Wma>LcWe#sCduUY#@s_fPR%H@zDVu0jM)8)iidJP7Zz;QIRfh4FvW!+`
z8Y`7;v?}9RsjQ<_na4_HAFawjRw@f=RVK1h*+{E0l9kFzT9uisRCdy;3}vOVlvZUb
zE0wLZDq~rxtff_%%SvT0t;%3lDvN1VCbLr6Osg`QmC9;bmD#LRcGId1XQi^7R%JRX
zmF=`D<5{V!r&XEHN@YK-%79iX3u;v+v{Knnt1_Zh%8FW*8Ld)w)T#_=m9nH(WlF1*
zEww6RTBWS1RhiQ&WlycjpjIi1YE>q+O4(GaGOAU|s#=v<tx|T?stjwDvaD8RTC0?8
zwJPIUrL3z}nb#_1U#-f(Rw)Z>RVKDd*;uPGvQ^5;T9uitQg+s=3~iONv{q$mtCX#^
zDq~xvtgTg<+uO?CT9v`Qtt_rpncUmT=311|y{)XSMVZ~(%I;c};k~UauSJ>O+sgJ@
zl<~c-tgl6x-`mRms%p3Bwz9w$WrA-j8*EWV__ngb7G;KSD?4mahWNI!#1>_WZ!24D
zQO5YTvc?u=j&Cb_Y*7aJwz9|;Ws+|zn`}`=`L?pk7G;)iE4yq_hWU=N%ob&u?<m`B
zQO5a>vd$J|p6@98Y*7aKj<V1eWuosW8*NcW`i`>F7G<XIC_8OYhWd`O)D~r`?<iYs
zQO5d?vep)5uJ0&&ZBYjMj<VPmWwP%mn{81>`;M~O7G<{YD7$S@hWn1P+!kfJ?<m`C
zQO5g@vfdVDzV9geZBYjNj<VnuWy0?&8*WiX{I0U%7G=ioDm!jbhWxIw<Q8Sh?<!kv
zQO5kPvgQ_L&hILFZczsPuCnMBWzz2|n{H7?{jRd=7G>7&D!Xn`hW)Ox>=tF(?<(7F
zQO5nQvhEgT-tQ{=ZczsQuCnkJW#aED8*foY{;sm}7G>t|Dm!mchW@Uy^cH36?<!kw
zQO5qBvi25b?(ZpkZ&3#Sp0fBBW%BPSn{QD@|DLk?7G?JDDZ6h`hX0<j{1#>U?<w1F
zQO5tCvi=rj{_iRKZ;=7GCktSa3AiU4V385HCo5o)8Mr4qV38rXCre<FDYz$FV39Gn
zCu?AlIk+c#V39$%CyQW_Nw_DQV3AR{C#ztQS-3B|V3A?CFUw$&X}B-jV3BdSFY92D
zdAKk8V3C2iFAHIjiMTHtVUdxzFDqe@nYb@IVUeM@FH2#Oskkp&VUe-8FKc0uxwtQT
zVUfYOFN<N3$+$0@VaRCQm(?(2Htx%A7&099WjPF)j{CA5hK$F3Sr0?z<ALmlAp`P2
z7Q~PVc_15N$cQ|U6)|K+9>|UuG9(XVNer2i2eKuGjL8F86GP_Yf$WJPgYrNY#gIvP
zAe&;ys63EWF=SRA$gUVNEDvN^)LXgjfozK*<MKe(#gKV<Ap2s-z&wzJF=S#M$i^5l
zG7n^B44Ih+vNMJZO|>kIAyZQ=TVu%BRLj~JGB?$-H--#OwJeSylT$65W60=K%jy_1
zJJqr~h73=&ERP}6Q!U$L$oN#t`WP}l)v`Z^3{bT!kRcOPEgNLW2vy4p88SoFvO|Up
zQMD|QAyZT>TV%)>Rm&O~GDp?2M}`biwJee$lT;&{WXLGh$SN5!OEt1fh741UER!MA
zR3qDD$T-!=IvFxgHL_0{FqTmx3uVYe)yPH}GEz0NQijY_jqH>mLscV7Wyn<3$W|FL
zRyDF#hRjus?3E#dRU?aK$Yj;XW*IVCHL_ZU%vO!;ma*y8hc&WXhD_H(*)BuI>!GZd
zA@lW6_REj~dngNL$b>zV4KrlK9?FUtGGh;A$27QX+(TJ1L#FJZY?&cr_E6T$kU4uO
zduGU>J(NW=WYQkWrWrD74`tO1nYD+qYlaNlLs>RMrtP6@n<3-&P}a?md3z}PX2`%j
zl!Y^7;vUMz88UK@WaSK*xks{dhHk7M$<i4zb&q803>mvevUY~d-6PpMLk91WES@2g
z_eeI+kkNZ2t7pjUJ(ArsWcVJ*@)<IHk7WA{8NWxeeum87BiTPqi2CM{ETH~<2Or4>
z8Zv^9WCabG!AG)#h792&Swcgm@R4kxA!GPh*3ghSd@Ort$RIwJMKoj*AIl~hGK!C7
z6%Coi$Fhrt4C7;2Mnk6Yv23Fu<M>$C(U5t3Ec<B4Kt7g*G-M(l%SIY9l8<F24VlTu
zvXh1k<zrb&L#FbvY^5P%`B>J{khy#;duhmEK9<EaWHKMiW*Rb@k7YFtnax_+O+$vW
zR+iI{>8zFQG-Nz$Wjzg<&sy0}Lk6@~7Sxalt(6TmWJGIaMGcwJTG>%UhO}0e)Q~By
zl`S=7OlxIL4Vlwg*;7LXwN@6@kV&nTO*LdxYh_gpnblg^RYQigR+iO}X|0uQHDp|C
zWnB%K*C(>Ch79ZzSy)3R_K9q)AtU=lR@RW2eIh$+$k0BKr8Q(~pUBo4GPX}-Z4H^*
zC$hJO4DJ(ITtg=JiEOSRqx(cw*O1wLBD-tI@IH~{HDr39$o3jCzE5O*4Vm93vcHB5
z@Do{JLnio%Y_K6C{6tpRkQuI%9X4c$>tu-ync_OxVnfEbPS)6vIj)mEHe`_NWRVS-
z<T}}8Lq@qyR@snQu9IChWSHw@nGKodI@xAJ#<@<`*^qgzlYKU1pzCCz4VmaV*=R#X
zx=vQwkeRNNoi=2s>tv}7nd&;(YD31lPS#q3BA?XBUK=vlPi3(Une3;s*@levQ(0|8
zX8Wn^wjsm)RF>N~6F1<gY_}of{Z!W5kokTJc9#KvDhqDNgg=!HH)O=0%8DB@<4<MB
z4H@#MvgC$L`BT|)L&p56thpg`{#5qdkU@Vci*CrIKb1{4WYnL^sv9!vPi5B)8TNWv
zc0;DUUbfwkaj%zkH)P)HW#0`M_<C7*LngjnHr|ktua}iKWajH-=M5S9dRclyroLXb
z-jK1cm$f%!?(1dm4H^7;S$sn#zg{-qkkPM~)i-4J>t**18UA|xm<^f!di`|`8UK1&
ze?#WKUiSb0{~!PR(`8Nu|9P!f2ZR59&F8)b|Mz!#hZ+3yZk)6m{PX|L8f@_IJ6WA(
z@bBNhAk*N_v#ouh!JqG)O>+$XywAlgHu&?8{&}Ur-zQ|;dV{~8_10E{zwgmG-x~b=
zmpLCc_<1D#@07vMr#|?y!Ov^+50%=HSd78LYYl#$SN?8f;pba8tF?un_kF9Eg`a=!
zTiq@EKF)Z@S@`|Le9_Os?`uh)6brw<6DKEH_<c6Z%C+$Oje4Lpn||LTUVhoa?|)*O
zH!XY~#((&}h0n*}$WJVMUi=SyZQ=9tAa%cm&(pSlezWlT8dH41!so5Z;f96JU(s9D
z7Cw(xx;R+*eD?gjg_Y0i!d@M%e13QT=5OWme0E}_mCyI(%3fAJ?<eOZTlxHNbxODL
zeJEO!ZRPvn5m0R9`?6!_JS*Ry9{pdl@_kx%YL%7m*O`outbE@Z-TmCk_s?zK_g21-
zuFglTd_QlmIb-Gfx~<#4R=&R@zrJJT`+UC7Q!C%^z9*VG@O^({Vmk-E|KC-3JMcU>
z`b>xe&xhTPHV2*;i{2XO!1E)<bCd(mlLK3(IPiQ4jh*Sh^X9n&&pGh?SvP#41J9$4
z7nVEld|H_EfdkL0eh)r%;Q95}yl)(Mo~1hd<iPW7{oB7g@Vq<P<&p!>zhj?PIPg5&
z67$G`=i}sk4K+vH%cvaEssYc>)H9tM@H|~MC9na{*9{fX4S3$ZR@$cl&)*@&@CH1O
zFE1M3fai0P>+}XZuU~z)v;oiW_k3S!!1Mg2&t7l9^F1N@-3C1GfBOF820Z_L2YlIp
z_d)7!KQ`d~kUIL;2D~qPE}d(@`{O|NwFbOTBCGB-;QdluYBc11^J1M-L*73V=67hw
z`>1iVt_^uVJ^w~nL*7^W+L;Y`fBpX6;D)@<KGU>S-ftr}Wj5q}_fwC;hP?kAzL?XH
z_hIAM#SM8sp5C*vA@9qXiR&Bk{`~FW)`q-K9}fDqA@A2~zaDDH`}X}2ryBD9b^qh<
zhP;o*kEv|P`+4g5#|?R3hfi$e$ou=i->#0l&)qUT9eKY;Tn%#Mecy6gtRwILt^f6P
zWIfPw#t28&2jLYH99b{4&70xK`eFC2GDp@E9{KYfSzq+2T;|An!!Q3mN7f&QZ*6j9
zJ<=`jD@WER11k19vR?6?am<nR%kKaFbYwl#a@uuA);FG4?>n;IxtU>U#QJB}-_0Ab
z9@;U%tr6>^&;IP%i1pHx(cz6)KOH-1Hex+>e^^o@)>kKvj&8(yD|<jzBi3I#_7yf_
zJ@%!2ZX?!b`MVZ3V!d`g{Ov}p-|9bI--z|xX}@iaSl?xQ@NFa3d+Xf}H)8#_@~u;i
zSP#ZKU2eqs@U8ikjaV<f`{Z#W){kk$jT*C_+<VitG3(2VQ#>29-rRIHs4?qLpJB0$
zS&t4m*taq3Q{RLUjajdLvVB5h)~^@4&S=bf_PaG@jalCgZaKd(>)n^;FKf*DH~Znc
zjad&@&)C$M^>N5wUp8jF>^fp^W7f}W_y5|M_4FT6e>P@){pH8k8nfO`aJ%1__4o8w
zjV7$edp>b$!utH%+zw4xum5%4w+ZX_jY(lmSkJfq*4~8my<gzqCam`_tV(Ob`aimH
zW)t=Uk);Jq*dLs_GP?=;h4#Z2HDUiyw`WBY_7g7!tZTylV)M$+ny}v}wC--g{^LyE
zPfgg5{B`E{ChSjM?tQ5V`<26=Ry1M%vZdXlChTW|UTD~q{msA|E=}3*IHYuL%Km4}
z?trH3hX#2^H)VfxdU5Zj?3bS28QPTn(+{J^HDy2L{{6J3?5|q-mNaF*_1@wanzH}e
zSM^%c|KE?Lu5QZy?9|SWnzCQ}vEz=W?B9CN`@Sjrx%4YPH)Vg<q~DpQ?DqzL{7+N%
ze_fj1Y07@^wHb9y*&i-B+N2r##ZKMZHe>&o_*$1{>?a>q^k~NZvS(6!GxnPuKIz|#
z{pX8KQk$_Kot-_Y8T(Vm1G&xEuX=QOrWyO!pXR>YjQ#ABb8j?bfBQq!`_0(zy1co$
z8T;R=im#fnA0E?xUo-Z{!#+6HjQ#TQ$A30s|9mm!dNcOZC0p({V}HG}fyIgacCT^G
zo!EaD@95yfemt~kS10!8C6mIO*su5c%I?JeeR;FNPVDFNC#5;DzyI}%3@7&cI~o@_
zvH$NpZnhKW0nS?&I&nVmqGg2>=LOHEeBi|S!GjH-I&q$G@4+r7&KHXM9dzQnp>*X5
zC(a)p{d>`g^N6PrH=Q`2c<H4YC(bJt9d~HX`GvDb%jTSCxa4+h&iTgjo&L=^?^w|w
zvN`7;uETmY=RCxD&5-7tkG%5lnC6_9JQqB*Ip-%g%V#y`Jmrrc=Qihj#n$xI=A5^5
z8u4~>&R@z`t#8hG%-~B~n{z(%PS<anb6zt(_fT`rZ&q(V*_`v7q1Bg~bH4Lj+^y!E
z_jH>3s5$39kv}$c<~(ShLn~*_hYt4b?96$QeL;XT=SKmDqMSKTTGY6=Gv`a=1`KuP
zylLHnbZ5?=#vaUe<~-`92F1>tPjyb5=gfIk!1GI-IltPt`yFS_v)-!N;LQ0}RoHfC
z&bxNy?Q!P(>)yu0&YXv>{`-_O=VM#lE<1Bx7MfD&%=ww;tB;*IPkVN+V++pLdOd2@
zg7dbbV2>7@zqQB;Y{7Y4+ttx6IG=mv*WN8SubX5Y)`Ii9^^xORaGsYuZCVS?_a?6{
zZozrq`Jd;t;Qa5qCresz9_ZM8RSV7szZmyn3(gA<y}G>x=Z8JN+0%ma#Lm|bx8Qtn
zVw*o&aNgK3@p22!ADib_w%|PSnN^Qla6Z{@zhg_zD@!X|wdDM=QG1V;oM%4l8Q7BZ
z&A~a*EjjP3Th_ZJ=bz3yhqmNA^!bbFEjb@eZZNGS=cUheD{jg8sbliImYk<n7A|SY
z`D)mTcUp4Z`uo=#T5|sS+u3a`Igj<P{kA3Nv*+9ox8%I`TKuV&oZlv=|J{=FT<2$R
zwd8!)@0~|2IqzNdWkVOve=|<FxNsgkzp|4H=fh8$1h{Zs{IgG#3+KnT?TId&Cr=-p
z?85nST;W(3&YLGLn(D&&^Xav-TsV*3@bz35&ZqbPve<?5>gX#gT{ypfQnSv5^K4hA
ztuCBz&-U2u!g+UO*iSB;f17=Nci}vI)yThGI3Mpl^`;Bw<q4%VE}Wmwf7ziG=jm?C
zTeRYQz3v0|R-Cu@*y`7c^Y<;g!&`A4U;2~Tiu3s;CkD6Ty#Chtv{szouezGiiu3$s
zRWn<0zJI*txmKL_r`IoN#rc1*<MLMA2Ml&v+lu>vtu9+yabJ+$c4sT@4~Dw!Z^eDW
zqE5fH;(not=lNFLHyrc2-irH&KfBy-#eGDOx8chD#E)H^T)D4U?bY6u`-`tUd|bKD
zXxk~omHUmI9THr*?|84x09Wom_O(oP<vt{!*(6u)M@}@zb>+TfcU_q)_a|2#yyVJ#
z%HUhCyK=vB_sSYq?pscu-RR2w%i~{nxN;wpzVCZi?q?o;^|LGYHNS5<?aKYle`~I|
za-Wm%T9qsJJBR1gx^mz1MqZ=V-2W^e=h~Y4pyPu)T5~_tFD9@x_eBqUqFZx+bfIPM
z*4!sOsZDOp{Zh)+v8}mp`uo__*4#gRxN}x(?xWVOo!grGspAV4x8}YoDt~2b?yrug
ztZU7E*4miQT64d(zT-Eox$in#f1ow@Ux}BGx8^?V;=T*5xgXoI;lI}0mu;E<pf&er
z=QAvAxKFbsHgCiI+A)s~ZMbh+_Qa<R_irzp32DQ9+}a%pZMdJSd~HA*?(3#!r?%n#
z&b8;HHr(g^*DkjW_j?tUWo@|cb3gD>8}9!~SHIqd`@q`#HEp;b+>*Gl4fll$+U#h<
z{o#^p-?iaB@td7T+Hk+<vgnUC+&3;8eYp+yk1>9gZMctY^x#n&?kDShY}l6jO1Gsh
zZMnZ3Kc-V#?lTW~cWcZ2X3DLIw%m6*e$}%r_n#N$B(>!}^h}@8ZMh$<X`0!V`_kCo
zX13-2^u6WJwdFq5d-Q^~+^_!Z_EuZ&TbG}Izb*H#bKl$CmiyR+<G*Ul{p{x*_qOG}
zw)WgFZMnbAeCKRi?sIRX{@a%O-Pc>*Y0G`@@SmTw<^DJH<;Lx}5AJSn-H!X=e$^iB
zxG#S8)4+DzA0N($ZpVFcc!%EYxL@A+OL9Bzo6}wx+m8F^77<h1aUXr@-@<m>Paj!1
zrycjzNBb>m$Nlxy2g}=WpWSZ5+IHM;PaM9b9rxXP>b`Er{def5eeJjp-<@)-9rxp7
z>dv*}zTD}ftL?Zy|9!~acHF0bcE7G2_v`PjZqlCn_V>&-?YV#7cEz(j_wlD*32M*%
zyi>QB_T1N}9O>Pj`}<F(4{gtVzH8I;_T29;{&;G8?)zQ(&1%p6|HjL6+LH$uG<Q*Z
z@&QlUuV_zRVE5;1+mjzyFnCLQ@&psFeBGXWL7!*$wI^>7(ehY(@&~~mo@-AYAu{%A
zd-4f=kKSodUSZ;dy7uH3UaV@|fjq-!&$sSCzTt|qX9w~Q9`6NqApejV5Z!@1#MZA8
zJCKjCBqnztFERG$m=5G8c8<*IK%T<=VnGM;74x%ZcOY+Z`{sfU<S!-{zSV&|#vc#f
z??66d$TOQekk>d=`(+368-3>d*nvF9-nye5$af^pIn#l>$G+Mt9ms$5d8VoZd5{AS
z9(N!g(znpjjl9T#n=WqTNBU%SawAXj!v%jg@+I*jBizWF?D*MqBY)!GYp@%6lvQ7j
zawDJ8sM{1b@+t*u^4!R;oOF7|jXX>EocV6#Tb5M3?nd6_ud!>~$iD<0`pAtuOku?5
zZscRO{%?;Pd6|Ek9Cjl=)2isC8+n@OKmT$gUz3t}(~Z1M*2mRu<Zp7DTiwayOfPKi
zPCjSc$@cE#b$UnnxRc-M{C2QAd7g^uICt_rpN;J2PTnVD$8dM@KTTVXcP9_De#SI+
z@<H7X7P*rb+T`)PJNcnD<%`|P6BQm?;ZDA2kM9TW<c%IZyTzUSk@vB$-N_>*blK-l
zJ}I&IS9kJC(Fe}DlV57z=3jU6Ojk2*yOVEPyS>((yi>oYjvdKAof+7wBYCLQ<()c`
zkJ^2~zax1mr>+ql$xrpqGdq%}nz3V0NAgwW4@Y(+Z<UuYxg+_jLC@!QB#-6%V_8S?
zS-UJRbtJDfxYyE-<hS-ezp5j7F0VZsI+E|odbG78d9T+Zc6TKIwJQH$NAh5cHy-au
zK5W8Y=R1-YYt#06NAhD^2jA;Ro-A<Q(~jiJ7VT)#iM-k2e_MAVfA(Kn&ramgZuAS(
zw%EDR&m~cv$g3?`->Vb(wV>aUI+17FT$|R3d|TtL8J)<x^&XnviTvBRvS&Jxha3L>
z{7&TKeD=TIiM-s2>#IAFpBwM=Q77_r`+98eM82-Uux~q&xAQ3YsT29THm{%PL>}*-
zEf+eG&s%c%dMEOF&HugEiTqx6{nJk5`QB;Yv@`j>4?@~>Chzw`f6vb3|6;}mb|w#a
zpfIX4`9S}ddvzu+IO*-A&g2L4K2GaQo^a^SDV@m|HvB2CGkL?MC(ApNKfHPArOxCL
z-7A)MCZE`;dR1rginpI`=uCcbrQ^2F<Qbbc-`$yfV`{5|oyj}SXnVXf`NxzF=R1>!
zZ0dfkGx^A6?sq$rm;A@At~2?`MjaY^kf*F^<LW`a@=KS_9^@@er*0nPFIP5<@F0)5
ztIqC0KJ(-I13k!VPPvilL4Nb<#fcu|IU`R@_aNVyyuZYQyl3c_^E}9Zp5O4Q2YJw8
zZ>{toAG&1T2Oi`_-^ktKL4I^x+SeZBNvnG9^&nq5pxZAV<V~|%p79`ms<@#CdDQB2
zw>-$FW_|Y%``>ugS_e<^tIJ++_9V}mG`WK(`PL(*k0*K8W}SjP$-lOE6zfSI_T=w<
zJjutVe>&8YyzKgy$9j^V-7+rAlRRxnSb-<`+NX}sd6Kv7ckX3R^0z~_Eb}Cf>pEwR
zC;8mBlRok!uY1;QyC?bGGuL)|lILBq<De(`-sW?Udy@A}?0?>q{BKx`Yo6qRFP^&N
zNj|vGnkSy*g|j9$@*+Rnvr8*4^2DdEbo3%$?7hLyi@b5Sj4&_q$Jae=UgVJ{Ug+;d
zKKZqGMtG4|E*df3i~MqnX4AaLGf&w&%Zq&T^zu1g<emMyFZ3e+yynuIUgV+ozWJUP
z`RMn1f9yqGy2riGy~s}&ez3=jJau;RAusaPEgqlnB5yr?!v!z$*QG<Qdy&VEcyQN?
zeD?Y^bzbDP_x5buh5YuL|Fr5tp4(+Xr!M5XO@IF`<h?r{3hP4t`{Sv$F66;4I}GST
zKK#i4Msy)BJ|S*=7xLq4f6wkho_y(ySzXAN`&;L9A#a}l_JS_t&nE=F*@Zm%<2~<o
zA)nrJ=*BMO)kFT;-i7@7k-TrakY{(QJ=leO`@>g`cOmb-#N~V!^6!UMU+qF3{*x|u
zx{!~L+Em+xynJ>KM{n};_Rm{-lc)bS!rhyE{a;`DdXu-`7#ZSC{=W4Wao*(deM9?t
zlg~f5WvDlK{cyjr-sJattj+W$&wsStOmFi2&6hsoP2RuCI^Uc8e^KdDZ#=*|*WdBR
z2TT~V-WxBl|Inx2_<<u)JH7D)GuQ9+#uw~x{>2+_u(JHLH~ygA-+z1K5uyiFc;gf9
zeOm2}R~XXD;)7r4UDC`4&v5FGHa_@<2GO2Ac!ytC1o+?|!tO=*;32|>nm+i5qnif$
z;3ev<sXq9Lqhlxd;3>kkPxHZ7ggO@a;4Kb~nd5`MsQF}p4<6&YCvW)RGu)Hj^}%bj
zSpAU?eq+_uZ9aI8Z$fwb;5%kMcfbel@y)(tKKPH-P0#t@L7a#E<AV=rv%Jy=FS6~A
zhd%g`zuGzY;z`z~HTT7r+*{Gk7jJUrgqJV=WT<nHFCHarK$I^&rD|SJU%X2Dor8Sw
zE5~o8`r=tSbeZUjZ@H72<BNAmd!@)1|C0389A7-lv40l$;$!}DdD9m!Gu!sAFMeiY
z_D8;Wn(@oF`QmHVe*KLv-X{OTeqa2}A<HpeJkA!Mv%dHo_kLG=@j9)i-txuoygk3h
z7tgcq14~zYPxPK<UGYAtr`vSJ|2(ep=!ysOYZTBGAM|I(h^}~{cA@sJ_@T4C2Xw^~
zd5s*=HBP>$Dsx;{yisD&)UNm=w|NC!@knK_KHC+aG<wDSu6U(A?=9_$U;1dnJ6-Wi
zE}PeN#W&S|x}_`LsbJezUGYy-w*Sx-5B0~kBVF-PKYw<zD_*MCCl|Zor=mZ)-W5;v
z>HqF_#aFF=`$<>4Rr{rme)ub=ms<MavF4V#`Qfwjr}_Bdwa$<3;fLQk)IY`#&lM7x
z=!frW<CWxx_bP2R$`AiF;{HTGJlN(xbNujObABxH!;Ag=;T%8w*jo!1_~FS;<-FmC
zFIzTnjUV1@zu$*`__J9Jw))}G-u`Q+A3iN&*Iqxo+Q2uC`r+43W&h!aXFHQ{$q(N)
zqU8-gyj!o!_x$j08$Yk}!^6GsLL+~C+;7P){&>0NZtnj0xugI1_~YryKkea<uY0FB
z#vgAN5SQqWzYBgk*dLGg(GMg2@p;Q$nCOq!yU{bpAHVn2(^>v_zI)%y_Q&_FEqTQs
z@3*JNGJpKvpsTC=@qqo_UGI+%+&=76f4tzU4qyA@2Ty$QgFl{dVdfEkeBmdpPWs~w
z<G;V)k3Wo_e$5|`xYqTKKR&T!_hWy&;+K;fbi*%Bc69EBXDr*)t{cAb;UKSWc*iR@
z0=nTJqZdVV!$UsswRgiucKoq_H@xI0V~2OcPp-c^wi}+(x+t?7zVdLV{BC&5nr&s>
z@Rv&xU+9L%TySD>H+<&xNz1$8HMib+uN!{z&+?7k@SM5U?cMO5lNW!}4e$9)%l+N(
zpXDol>4pbg)&6uhd}znjm%8Ca9o%ko!;dDtbFUkow7PX&H+-qXGRFYCX+e{g0r*q%
zg$@CD)cl$*0r=Fq89@Pf)teV11MsVH!^{9Y>$UF(1mIimbsrIccOAbvJplje+b}Bt
z4?8$NKL8*5>#4E;yzFQ3F9hIcZ~Sj@0G{?G>+%46ZCS>90eIVkdp`=m-xhjq3&7)+
z&E6F-NIv(EKlTRTb(aMn4Z!cNf8|sFp10-sivjrFQ^D5*@V@t6xD$Z?%{lQn01q7P
z)gTZbJTAX^AYS<FuC{^r;VllHfq3FmgS!Rdi$}g07Kk?vI2|8|KOX7UHxQ3}GCesE
zpZxKfv_QP_Z)Yb3;+KcCogRp1?l`<C5Z`Pro*jsH{_@9{1M$yuYL*7#q2CUCClDX)
zFyVthyz~!CHwWUUf8Dbq5KrCx=C^_P>I-cT2I8&H_dFJezYfef6Ntw?{QBR4`0TH~
zxDklgzI*y!AbxxHqbGrQ?vxIWLHO=xqFV&vy>F(p55j+M&i4w!gMYOkAP67s{J-!Z
zy!iGn5`ysKYY+7e!jqpnmmGvIpKvoR2yfo~@uVR9dA~-}gYf8^S``K1(?@ok9fVgO
z<nwY6etki}(jYv0^We9G@a^Y9*9PI;tHL$~;op<OJ`cjfR|W45!pENt+#iIOZ_@Rb
zApHFEo&N~J)5o>>D+pg7*YtYO|9kto+d=sICRLAu@c5@MTD#-(uODsJ9j|ZO)w(-=
z|J3?U-SPa}mUQio@BgJJxI5lIXiQ9Z{QoZry}Hu}u(k7`?(_qkcsimxeF0Gy(!0|i
zaBf#-clrdrU!K>Ueu2w*rQPWp=-c=C?(`2_cU#z<K7vD)%evD~aP5ax-RUdn^TxXF
z^cVa!@ssZK8GIG=MR)oQey;hpJADToe>~8g{)5d6f9*~mLQ(SR?(`#+x4P7wzJ#48
zuXm?EA!5ay?(`}Am-4tf{R(GWI`p7#!Qp7L9`r9veYtfH`WPH+oqEvEaOSRW5BeIe
ze$=A}{S855qI=Niu(?Uk9`rj*+Bu*HeGf@l!+X&GP|$L057~d$BfF;bpdVuF<QYBa
zi|}kz+=Kpzj-Sl#L7&8sAuso!Ut-6t*Lu)5F=WZg9`sMRcl%!t`Y1Z@-`InGij?u&
zdeB$#?fsoS=&u;P_{SdfS@?B6(t~~rzilUa(04Jm=bt_3zxeLgD?RALNJ+2gK|e-^
ztM_}*m(g-&T@U&*qN^JQ%l@}s`kZqx{Ti+7+XmCOab%uHF#Q`_4gX;JIQGsB38tUJ
zp*AL%zK)`jUcvNtw5S{yOrOWO%n`x#dmKMIHkiJT2T2*h^ndjIZbmSDAU}354yGR@
zXU*(j`a%*Ky&Oz`NL=A-!Ssn_oLv!2zsOhS`@!^$gm3sLnEsJ-j$4E2BiWq&buj%T
z>kob(Okc?X??b`#m$Z2Pw_y5AUOaOqn0}LvA%6$ccXILN|AOg1`RVMPVER!02z(q&
zKZ?_AYY2TQIY*j?(4TU%t!oH<DsN48520UW;%4s<`c{VD2@IisB|9o2gg%ya&m@HW
ze?QCaJ|XnAy!1FJg#H%)n2{m$x!f)qA40#&pPy!h(D(A+zj-0_zqIdI8bTjT&ak;5
z^uwHg@s$wzVrK4G8bW`J_vMu#^vOJQ{$B|FGPhzkhR`=-&Da`3|4h{4uS4jgS+w>0
z5c+9qPy7@@U(J&H$3p0@iEn)-gg%?bVV6Sax4AdudI)_twb{2r=)dup_b`M$oXIPV
zQ2KGc-`qHqzMR-SEko(gIrdBYP}%>s^UiyQ(yx>BpMNNQJK^_3Lh0X$tcwYyk7rne
zUZM2!ywYS~D1AMroQ8+e-(z<k6H1@Y_su7V((f~-SxzW@KTeGbL+Std!+0iC_P^cE
zhx0<|2l~8nVJLk;`z|jFr9bG#$#+8O6Y@W>Hk5v$**iWCrElok|F(tFKQwjm&QSV@
zYG?frN<YzuV-AJVSCnc0EtLMEXs<J&^ci)wUJ9k(sQus9Lg_p5`>raK{-Xh_YC>iI
z+s~d=A4)&czJZOx=u7J8(ISlgqy=}|hS8_wu)lK{{Yr1V)isR1rI5)z!suVR6ciOk
zAJf`uTNwRJ1>f}zqpxY${2^iVH}xDaGK@Yad(-h@^gAUT$qb|KY1+cvF#4a~>Qfv>
zAJoyO&xO$s)#~e)!sv^dn)hlL{ZT)8y%k2EROHFkVf0IFo4+oMzNx72&0+LU9sX;3
z7=2XPi+6?5PvxSTb^59fo;?&sf7Q!#e+#3}YM9rVF#4^0_Wl({-<5UpwJ`dxZq!wV
z(TDZtJJn(IW1R|p8b)8%=|c^}>Cd_{zIix(TGh8(htsd+@?ytu`nDome8TD9n(%&L
zIDK5NcMA`vpX=b~apClJHHb?Lr@w2!_XES}^LjIJcsTuDm-mehr|&DO_oQ(8zn1-w
z9ZnxuW&F%=`oV^OSsG4X*w;aG!|4y}vhL+@`oxyCc`clNG0TGG;q;A_RIdrAf2<;7
zeYotuTh_77;q;STiupX8zOwOacZJhm_GiN%!|5|i&p8xMzuEaC$HM758y|2woc^<m
z3oeG!hc@ZTzv1+w{he?toW8Uv%kPKNpLY4b+Hm^RCfgh$=vVt|Y10V$*3vJ!M9BWT
zoeJy_K_A<YGS3M5+4lY57eQZJRO8?X`rAGl5*0z8TdOy05%jw~ccM=OeQ%dsk|OAT
z>oqhbf<CzS7LSdfAMU}v$r1F$^{<^4L4Vwekb(&M<St~CMbIzjv0`oneRJviUyh)E
zZrPnB5%kf0-*I^a{dCv*u8E+pu5sSF2>R>1-rN*HpI!Ku+al<<OZemK2>R}9559|_
z|1PT4!3g^Bx_191f_^-wekUX7%eyh|&j|YS_7q-@pighX{Qn~8*Xy_9b_9KUwd-pl
z=->Nr+tUd8`1<T_7)d|hnSD-?^z}_T;u<OY-|@n)Zjto)4LR-=Nx$Fr<NlHK{WbnA
zIFkOq5l5pU=>vTIpe>Sq!0*576G>m--(L)lq(AWf$0H)?6MVdSOeFn+cNR~Iq;K$S
zd3GfIgP&*SN76?)JGms1e!{4z*^%@WUUGjalK#SH>la1RXV~EHWs&q7&iUc(Ncs-{
zeeeB9`VSMH`7n|`#1}_wiIn~C^kuglk@O{=e!44?{={p?e~6?{@yfcNBI#HBweZ(S
z`W8R5pNgb^aaxn}k@PWkIB_|We#S4~`7e^bM%(z?k@Poi_o#`a&(Y;lT_pXE>F+m)
zqVI9p*k)1mKW=N?DvCbHZ;rN)q91bWiyl$*MZOl*HH!Yok=KKw=#zAOCp?ON$+dms
zqUf9SzSA>`{>i1Q`$y47dAV0|6#bN)uBArNSJ`WEdKCSYNr6+M=(DsRnHELAWxMQ|
zQS@D&wv<NEe>r#c>?ry$n}xm<ML*`81B;^Q%lsp4Srq-5t*@_)qE9or^t~whHBIY=
zDEc;omTZoqf3wbYdlY?~J63(ICEJ<KNu9onqObGt`}?El?+obta}<4^`D>0x(eJsU
z?U^Y0KHq=+Vif(Kiyi-sq7QWRb2p>t2W?V$Cu)ZJLRU|C7)5`m^Dj@M=o6h1+c27b
z(RbE2i>7b%vu3TLW&b@sENmZ5AL;B<oula|4UhJXrmytK%D`y)OMBiAji%3Z#n6~&
z`c02~Y>%ez^g?}~X!=ioO&uIfAL{!Xhey+on)EO&n!eOC{U$`ypW5rK%xL;l7haei
zO~2|E-@<76R=3P3i>7~d(bhT9^s)B7^HMbZtY<<NN7L6jFn?Jz{jDoEt&Eoa_x$ei
zyV3N!?(MKXn!eYy$(y3-e;xC})@b@*E4F_bO+W0|OS_}#i~Yc9Z#4a}d!r6T(<i%U
z!mrWv%PyOLGMc_w+sEgk>7U(q_);`|v|j&Rji#SA&GA+=eYII$_oC^q9US*4TK3<o
z$?*DU`fcCOY8XS`ZPW5*G4$UKS?Cf&AMVtZ?PBQ19ks4g41Kwsws^<TpSx>Ew;1|#
z19k<+(63wgZDb66yG!@P$I!p~{I|Vg=;Q6TtA7mryq9(iiJ`A|=$4ci`g`A8HztNY
z-%Tqg#?bG(d|_4$eZM2hXT;F|dnKzdhCbl_!^>jm2c8=@Cx*V@1zs=3&>x)PxG07`
z;g<g`jiF!o^~1|!=o`MYadiy+!`At0W9TEU9{*7c{lwoyZi%6<cxbcFW9Tpb;^Nma
z^cmmSx+jKy<Epv)V(2^GKlpGA{l__NkHyITce!x!WDNbto*$lzp)WZs=TZ#)$*zG{
zW9U=fd*fyd{mMN*z7s>=@~as&G4wBQ=vWs+AM>lfTVv^GHWxOIrLXyiIOkaUo1JgE
z#?t59ZB>U@`kh<$^@yeKd0(YZEd9@kD+6NbgI*dR5=%eyhKrH0^hLk&e0(hZ(cztY
z#nLCe<(q!7^h;N!CdJY>{iI@eEdA5JznB(FA9YFF@v-z%U)ne&mcHsX(bHn-uWr3R
zFP1**^T|cA^jqhiE{~<}`r!DvvGiYG|NEs_`mj%AEQ+Nc`{gT3W9iGTpR_!d{_Mo_
zt77TX9z61YvGi+qJh~y4zU?o1ZjPmY+jYm*So*kQy}yj5pWFA1Z(`}|KK<nTSo*t%
zPCXDypZ9CO9Eqjh`;D;QV(I%HyW&(V{omIgoQtIoJR$W`EdAiA+y0HEFFdsA%~<-w
zPfWfYOP_f3*AHUp7oXI$HkQ8eA?ZdO{o{3;8phE_URd2Uj(+lwd$x>|{r6qBuuUBO
z<r9B(i=)r{qKju7{pKDizH#)Od%qbFNB{ZtUxVZ5Loa9&8Am_*u3m9*^ri1BGvnw_
zU;0U(IQrDxE)0yLUp?DtXdHd(#j&Yz^sgsoj)|j>{kJ6(;^=4Zv?C*qzV^V=)8goF
zfA}yjPWIn-e*2<0`rVI3mdDZees0*DINATM>vLX=qYpk{-hw##;R}{8iK8#R_@g)C
zWdFNHeYG-<KKZZqt%;*w{@$-^<7EH4R-XPaj{f<NE^dyakKX;t);Rj<lm7i8j=uW1
ze|N>n{&)TN@^^9c*(Y7x7e~MS%+rVB=(`{C>o0Ni-(TN*B91<M+n1-~=*Lg~@O&J7
z`EGCh9Y=ru2Xn8+$^QFY$-Ws!zy4pzx8vyBUlINwj{g0IZ6C+c#~)JtG>(4$)+Zg}
z>FfV|YvXwO`<pCk9#5Zthe@sC>G!`J(Jr38|I9`m<7NN--aqXb&pd!PKJ<-eK7g$-
zAf9;vYvY3BnIEv*5)sclfu#py;+ZedevvJnc>`kyCdM;=Af-|Nc;*o}>>C`<e1e?W
z!{V7&@Jjf|c-epdvDe4MGtc0k)f3{GZ{R&RBc6E&9Uf)JGyh=!hTM4OA^0X2#xoxw
z;Xz3}^AZ}Zem0)@2@4XQk7u63x94AqXTHKm&n}E--a?<Yuf@y$`@g;Qjd<oUyw`7K
zJo6dS{#+f;yoLjL|BILX_rF%RKAw3F-@f{BJo6p;wEHyv|K~ld-5$^UhkU=U;+Y5G
zyycsC=0i;B@qIk=BC<c*7tj0%kDx>G%#&EO@n}5rB{p~-k7wRQ;oGO;nLly6*|~V;
zQFzY17|(nPOXcNw=2g6vel4E)6{il~jAx$3;o#fx%(uv0c|V?c7e73H7|;BR{p0H5
znTJvSttEl^80R}UCNMAKc5%}L=4X8Vi*o|=G<<wq6PT~jx4c~f^ETQZaZh0W#_|rH
z3C!czJJlzF`5f<W_fL@h5Ac5+l)(IsNj*aonCH=Neq;jkJ<c77O<>-KdqaBy^FNv<
zCMGZs<fGaB5@i1as=gSMz`T%uZzLx$KV)I&lmzC9oEe&yz<iODbJG);H!}N^i3!Xf
zIesc5fq5jy>#`G=Pcqj#H-UL2fAlLzV1CKj?BWFGnJj#zJc0Qpm)FfsVBX2KZ|5a2
z|77LK`3cNJx%1z`1lj+<>L*JQn3wWl^EVQhpHlC>B7u1-4*shWn6I)e^t}Y;tu&7P
zAc6TSP3#{gFpp(N&rJ!;XKB>y(*)+VG%&X(Fu!GU+?NT=b9ofLD}nhgw*&ShFz;oV
z$Bzlje>v-NAc1)>hb@N_WdDPvR2@xVUd+04za=m~=GA>C6PPFCzWGc7^JPXXJ)gk5
znb3ku3Cy4Qdgwn1vj0K<1YJ*HKF!WX6$#9%3A<F4Ap0Mb^3}Zr+5aH-#We}cw^@{4
zo4~xA_X6q@n17R2W3@34=c^wbZOq5{c2QFs^K!C>I@_3^^L49MHs<Mk`g<E2^K}Ni
z*}=xVorTGrY_k8|a~pfvn8#E7y^oFgJl-Y#Hs<wI`vuvU-;;YL*v34c1+RqLnD5g!
zEZWArpN)UU*_i+H*^71?^MKO)5^c-}+Hkn9P4>V0@|=M-<_GyV8e(If(1dlvY|Iym
zj!(5QZ)nHyG#m4WPGqIqm`C(h%>*0siK<_jVw3&vUh6v5Ci~xg{rfpK<{4FV&9gDz
z==7EX8}p7bLyB$8KYDX}nN9Y;$K;UbY|KYGv1P7}c}f3tebL7Jq?PZ#Y-66%4cA3B
z<||!%Wr>Y>OS5WTw=sX|<E*!A%ww8!e5H-~On2i}+nCqXc-?z8<~Qwe{J_RMr&c)|
zY|M9Rba<nUc~5J)eqv+()3FymvoQ~9-MQ^H=0mxLeraP~l+VjMZOo54`NwV>^Q5|T
z{oclWsTM_hZOofmv*&<~`BMiP9=6H;2fsG>sEzql_m&>BF|VrT*a;i+t5!MxVPl@v
znL%f5%(wb-{&^eou0p>3%f|ex0e3Fjn1@y8ebvT%tf8s@*_fAQf3d<Q`yYJd(<+<n
zfAGCO?%J5IwX^Pljd@#cT^`w(ztz6a6C3lmKF_GPF`w(dc~(2~x^}N=XqWvD3HYM1
zoq1jnN1EB0?{)Tqvz>Wg?o}>!=6}`HwYD=4Y-ZE;cIJb<*xKFBys(gto$bsId&bMl
z&OEX4K0bEli~Z^2XJ_8n{VoA^=8t{cxx1ZtWYz6L?93;-=p1fmUfCpvC_D4ZW<Q9r
zGtVsS-*`Lo&0aiVw=?f7cTX=n^Utb2>|<vhTC*kn?aW8}apoX9^U_)lA7W>I+N0oM
zcIK%)>y%<=zS{DuBkjyv>;K(oyX=4Hn{TDtna5T-b%LGwZ1<uj+nLwas9~m^`E6hP
zHr38Nx5uk;?6Uu%rzhpwnfI3DJJZhmw=vfW?aYI#`>5E?e7LyGGCT9)ntMEJXMSAy
z>DhMK|FGv?d*04`xz@d2v@>t6@7?)!=Fd5Ou)xkdy6Hm}+nG-{v1W;#d3876f8Eaf
zy5@b}v@_4{;ML`J=G(Pd@V1?KceOsN?aaR`{o!3Z^Y9jq`JbKnc)_<nurn_&cm4)D
z^YhHM8|}=~`}o66cINAS6t>0AyuG+RpV^tem(h2-oq2p-Kku+JpRXkOD?9W0#vj{h
zXMW$GLw4Jl=XdMy9=q&+`10OA*qQhD+c$gd%>P>(e8A2;z=rF7vNIp>sml>N^8#Oe
z{-|B{Km5}hzuK86n2~ba&V0d7cl~Z>-r(X+f7qEn_+;)GJM#!F7th(5Pq;enf}MGV
zKP~^u&iuj!6@S~AXLzpHKX&FD{<!?Aoq30G|6aE<|FD1fO*``tug$$>XFj6ap(;D`
z5-&O5wKG34Cgr}Jd5YdEs_o2I{NUt6yX=3&c9&W^^A}T->g>#8Tr|Jl&V0sU-&joM
zHEz1)U^2gPMQ2Bod5*1yG&Y&<==DrflX;JO*EyN8|B(+4JDbdd+*R4qWIkjI7gv*c
zku@Q0Oy)-xB)2n}C;4nn2b1}dZC-RYnKzmEPA8N3ll7l?n9QS0-s5F5pR&hMZ<BeI
z@1OBCnP2(8%YG*FEJJT}GnsFhQWa=2@6z#Zca!;-gYE{K%){(-JJe)8<_kB&P1*m*
z(tjdN=4U=W7i}_6)A?Ae$$ZTnKg65N+q|~bW-@>ClXp#%d7SmH^fH;xc_qKM$-K@{
zseMi6caDkfZ!*vGX1jqV^F5na4>Fne`Q7m(llh-dHz%9S1O4TNVJ7oIgGP-onHTEj
zpK3BcbY;y*lX;@+_NST57fpD5jLE#wth98K`J)<iVKR?2<I)6^`J^!)Ofs2Qx@O`O
zlli5uxo4WpGi`n<%VfT3$0gY&^G<j6%rTjNdgbnPlX<A`uFEx<k9uWjzRA4QosVal
z%ujV+UuZH<wb{TTlliKPD~e6#t*(5n)MWl@NKm=SJl3>B&zQ3R(N0sIGnv<#{Aji*
z`ybtT>0Fa}uFrYSGnwz2we1Cyd9N32FPY4Ly?kiC$voKN;jfs?hkf((0+V^M_Vh(2
z^JB}-FE*JcYfE2ZGGF%f)32G#o6R5oy2<?6bBC6h%%eSFd(&h-?dWZ9nX>;eIi4#_
z=GQh_y3%BxZP=r?P3GHPpS;SH{f`McwAz&YkEsoO*JK{<sMp>znU8C)c;94R?&ky6
zn#|AreBB2o^K@;G*O{{au_K3WFqyae=z|YU=I{F7{m7L4kG*1kY%-rW;MGkg^Lp!k
z-)u6!H{ETE$voe_6FxPW@4NedpP9`2-F<PZDf=Hgz<s;^eFtMFj{MwYKCtz*9VYXF
zL-&4RGC%mn{Vz@C2?zUrZOZ<~)sNU|GH-b7++8N~hkI`P#$+Dx_Fs0J%qRZz&bKD>
ziX&XVGnrr9FYJ4hdB#_ge=wPE+%)G$Q}#dZ+j)CU<{v*=vCm{4@{b?yH<^#@y6b=`
z`yY4v;6ao5$)ivFWXk@>4f^wt$$aI5e;+nw|Koo7_lU{-<q6k*Hkrr#?A4<t^O-%b
z{9-b%dDw+tP3AW@J9W%tp7YQnznRQ;?!4!?$-L*XPfwW4e;&K$cT@I1{-;+?nzH}#
z-_1N_GB4U3^@qv)=s|I(P3B4e<$lIwzVy?_XH41u_>HH}n#`X*yZxNWJnEH;{xq3S
zeSX4ulX=x!LNA!I|M3m27ft3_Uq5!yl>Lt%x#lmEdDnw8FPY50{yE@plX=*uD*rZ_
zkDa~kvdO&c`7^JW%+C%8`p0CR_L!^xn9SF1_5Qym^R`n{uA0o>_HevrGLO6Xt7|6n
zxkqGPH)a15cD4A=l>JZGwDUicdEVX=Z<w<G30)m-n#}wDe8WwX`QJbFt}vMgo^`3h
zWIp(kXK$Iz3%9kZG?^b>y0Ow^o_K6rmC1bZ`A4cu=8caYecNRI_*YkMo6IABH}{Uo
zeDY@Z?wHIgcPP7SGQWKO!@DN)%$JtkGnsGhdH<ftyz_+o`zG_xFa3MpWFC6+^arNw
zzir<y4@~BzTkO>)^V1J~Qf)F%y?whHllkg*p06>Pw?5)(jmiA=gh3BY=CObF$wQO*
z?3<fDGMU%jJ^PU<`)`l?@sTO}Z$H-lvB`Y*ioD0B?7#iZA0C^s|MnkS)|$+NFP~6r
zG9P~Drdsp==f&TxHJKlOJm!hXJo(MDpP0;-clz#$$-MdMCr?b~&*#L}narclEUGh^
zPk(K5oyolVdw<oL%&%YA>Z!>*`wfXtP3GGVDtKx#@4jr!Q&aZe?7si0Df@5c-gs)t
z{+nUW^``8<`C@RrDf@4ZNv=0#|IJ;~>rL5z^Mm>IrtH7j>fL%%_TOx_z221lH<#?I
zH)a3LmA}`Uvj3+4-}R>KzuCK@-jw|}uimdWW&cf=+Imy=-`xMS-W2}t$^Xdy_vC+<
z{qM<tF8kk;|Gw;hPyX*^|9kS!ll||>KVSC0C;vX#|DOE&W&eBf=aK#I$)8X5zbAiQ
z+5evW`DOom^7oPb@5$d!_P-~8U)lej{QYJBd-C&;{qM=oNA|xbKQGz;p8Wh||9kQC
zl>P6;&sX-p7e8;=|6ct3W&eBe`;h(b#qUS<zZbtR+5cYr{$&4q&C~Bw_P-auU)ld&
z{Jv%Xd-401{qM!+LH55FpAXspUVL6;|9kQIk^S$*=SlXz7oRWL|6Y9FWdD2d`IG%m
z<nt)|pUCG^_CJx&tL%RwpI_PkL_W{5|A~CQW&acTyvzP4^7)tjPvrX``=7}7L-s$B
z?~CkzBHtg`|3tn|vj2&EzhwUt`M$~iC-VK1{ZHikDEptt_fz&ik?*VQe<I&s+5beo
z&$9o$`F_j(_vZU9``?@IzwCc+o(Ho3y?H*!{`cm2A^YE(=ZEZnZ=NTz|Gjy>$o}`{
zc_aJZo9B=0e{Y^gvj4q#KFR*~=6NOi-<#)`?0;{bXR`mjdA`a1_vU#g``?@ApX`5c
zo`<skeRw{~{`cW|Df{1t=cnv{AD*YO|9yDA%KrD^c`N(hhv%>Ce;=O5vj2T}KFj|1
z;dw3l--qY7?0+Ag=d%BOc)rX2_u+Xj``?G>zwCb>-UqV(eRw~}{`cX1A^YEl_lN9%
zAKoXj|9yGC$o}``eIxtdm-mnCe_!55vj2T~Kgs_0<$Wdl-<S87?0;Y0XR`l&dB4g2
z_vL*j``?%MpX`5M-iNaPeR)61{`cj5Df{1-_owWCU*4y(|9yGC%KrD|eJlIlm-nyi
ze_!6mvj2T~Kg<62<9#jr-;ejV?0-Mr=d%C(c)!d3_v3vp``?fEzwCcM)&sKt{a7E!
z{`X_OAp75s^@HqxKh_hn|NU5B$o}_Zy&?PGkM)P_e?QhEvj6>9pUD3AW4$8#-;ec+
z?0-MjGqV5vSl`J0_h-E$``@4SkL-Vc)<d%Y{aGK${`Y6SB>Uf=^^@#>f7Vm7|NU8C
z$^Q3ey(RnKpY@mQe}C3vvj6>ApUM9BXT2u--=FoH?0<jObF%;aS>MV2_h-E)``@4S
zpX`5s)`PPD{aGK%{`Y6SDEmKv^`q?n0M?VT{{vWG%Ki^vy(#-Yfc2;B{{Ysbvi}2E
zpUVCZV7)5)KY;bC?Ee7Pv$FpKSl`P24`973`#*s7uk8N-*2A*@16Uu+{tsZiEc-uz
z^|S2%0M^s8{{vWG%l;2wy)FAckoC9h|3KE`vi}2FpUeIaWW6r?Kalmi?EgU4^RoW~
zS>Mb44`jVB`#+HNzwG}&_5-s21KA(Q{tsloAp1X%{e$fPK=u=|{{z`y$o>yxzajfS
zko|}3|3LO5vi}3wpUD0XWWOT&Kal;4?EfJ4GqV4K*x$(h4`RO~`#*^NkL>>-_CvD&
zgV-O*{tsfmB>O*z{gdqfAof$T|AW|H$^H*wza{%Wi2c{R)YXI7kIDWIVt*$4KZyOB
z?EfJ4Z?gY`*w4xS4`P2O`#*^Np6vf1_J6YfgV+zs{tsq<DEmK{{i5vuVD^u)|AX02
z%Ki^#e<}MvnEj^g|6ul?vj2nGkIMcJW`8RCKbZZh?Ehf)ud@Gx+0V-U4`zQW`#+fd
zuI&F{_P?_KgV_(u{tsq<Ec-v0{j%);VD`_l|AX02%l;>^zn1+^V!ti>pTz!K_CJaJ
zxa@xt`*Yd<B=+mF|4HoMW&e}d&&&QNvA>u7Ph!6>`=7-AU-mzV^8nfZB+dt9|C2Z`
zko`~M{6O|UiSq>6|0K>AWdD;mZ;<^@;`~AOKZ)}Q+5aTYCuIMJa9$z%KZNrO+5aJ&
zXUP5!;e12(e+cItvj0Ok|B(G3!g+}7{}9ecWdDb7ULyNHg!2>G{~?^G$o>!Ed`0$u
z2<I)b|3f%`k^LXSd5rA;5YA_0|A%m1Bl|yu^BdX!A)M#P{tw}NNA`aR=RLCj$(;Yl
z{wH%DB>SJt`H<{?GUr9I|H+&m$^IvEo+SI9%=wb+e=_Gyvj54PKgs?la~>u8pUnA`
z?0+)nRkHudoL|ZQCv%=9`=8ADmh68r=UuY@$((=5{wH%DCi|bv`Izi~GUsKo|H+)6
z$^H-JJWck0DCcXk|3f)%ll>pc`J3$jP|o9I|A%ruC;LB?^E%o8p`72z{tx9mPxgN(
z=X<jMLpkr0{U6HtpX~oo&I4uthjKnB`#+TPLfQYJoFB^m59K^j_J1hni?aViId7Ex
zAIkZo?Eg^CBW3@GaXu;gKaBHA+5cgjU&{Uu<2+OLe;DVRvj4+4@09%?#`&l0|F969
zhsypB<9t;1e;DVbvj4+4Kb8F-#(Apj|1i#1W&ek9-YWY)jPqC7|6!cR%Ki`Id{*{<
z80WRJ|HC-HmHi*ad9LjLFwS>n|A%wlEBim3^IzHj;hYD{{txGTSoVK7=f$%B!#O{e
z{U6SGvh4qG&X;BXhjZR6`#+rXXW9SZoJY(459fSZ_J26%)w2J?Ilq?uAI^EU?Ei4i
zw`Ko_bKWicKb-S#+5h33hs*vC=X_lDe>msmvi~DEKbQR<!Fjsu{|L_4W&cNT-Y)w;
zg7bIT{}G(W%l?nxd|vi{1n2d#|06iRm;E2XdA{ub2+sFq|401)dB5ZG5uE?a{*T~3
zK=ywG_XD#3Be*Y+{U5>of$aYX?h|DHM{vI&`#*yF2HF1++&{?vr*I!3`=7%7gzSF`
z_Z71LDcoPk{-<!CA^V@g{f6v+3ilnd|0&#m$o{8rA0qpo!u^Qse+u^{vi~XEpUD2F
zaGxUkpThl$?0*XPEwcY9+`q{Fr*I!5`=7%7jO>33_cgNrDcs-4{-<!CBm1Ai{f_K^
zD)&9I|Eb*n$o{8tA0+#q%Keb+e=7Gyvj3^vAIbiwa-SsopUVA`?0+ivO|t)~+&{_w
zr*a=9`=84Fl<a>h_f@k0soY=5{-<)ECHtSs{g&*1D)(Ko|Eb)6$^NHuA13>s%Kez^
ze=7H7vi~EwKa>3*$$gsa|48oFWdBEU-zNJ%lKVH=|B>9s$^MVzeopp(B=>c)|0B7-
zll>pbeV*+9NbdJ!|3`A)C;LB=`#;(Lk=zH${*UB-Q1*W$_l2_mBe_5PX6KQS+$YNZ
zkK}$)_J1Vzjk5nExqp=XAIW{B?Efh4CuRRfabGF>KZ^TH+5b`8XUhJM;(k;1e-!tf
zvj3yF|CIe7#eJyk|0wQ9W&cNUUn=`Qiu+U9|54nh%KneyepU8=6!)#N|D(8nmHi*Z
zeXQ*NDDG!v|3`6OEBil+`&-%nQQYUs{*U5*SN4At_r0?JY25$H{-@2;eX#6*8u!Dp
z|7qM8%l@Zve=Pf-#(lEve;W78vj1t^H_QH~asMp)pT>Q(?0*{f)3X0*+*ix~r*VHR
z`=7>rw(Nfz_uI1nY20_q{-<&OE&HFweYos@8u#O}|7qNp%l@Zve=hr<#(lc%|7h;l
zW&cNW-!A(<n)`Rz|IysX%l?n%eqQ!}H23wg|D(CTm;E2jeZK7fXzurA|3`D*FZ(~5
z`+wR0(c}SS|3{M#ko_M`UO@JLH2DG9|Iy?LWdBE#FOdBoP2NEEe>C|6+5gex5oG^I
zlTVQSA5C6C_J0id1=;^G<QZiD$B=K3{U1Z#LH2(P`3KqmG2|g+|HqJzko_M+UPAVN
z4EYJ!|1sn#WdFyIuaNy8L*7F6e+>Bx+5a)*F=YS8kk63)A46V4_J0id4cY%O<T+&j
z$B^%k{U1Z#L-v0R`48FuG2}sH|HqOKk^LV_UPShPEcp@H|FPsrWdFyKFOmHpOWs8G
ze=PYE+5fTRQDpzel24KSA4^_E_J1t-71{r><XL3@$C7W6{U1x-MfQIz`4`#$vE*T7
z|HqP#k^LV_UPktREcqGP|FPt0WdFyKuaW&9OWsEIKb`!I?0-6W9NGVL@;S2q>Ev}}
z|I^9u$o{93=aKzSC*LFcpHALK_CKBckL-Usc_7*Ubn-#6|LNp~WdGC256S+glP8k>
zPbXg_`=3tUNcKOS{E_T`I(a17|8(+6vj6Gim1O_Z$uG(Nr;}%r{ZA*~B>O*(yp!zz
zIPy=j|KrF*$^MTcA0_)gj=YrY|2Xnfvj5}AQ<Xm)IgWgl?Eg6OR<i%&$Y06+k0XyI
z`#+9+mhAsH@>;V0<H&Ex{*NQiCHp^)e3$J1IPzYy|KrGi$^MTc4<`FRj(nKx|2Xnu
zvj5}AkIDXzBTpv#Kc0M<?EiT3X0rd|$)Cyok0*~N`#+w1n(Y60@@lgG<H@hd{*Ncm
zCi_30e4Fh5c=B$t|KrKO$^MTg4=4LSo_w6_|9J9pvj5}B&&mFeCr>B)Kc0M@?EiT3
zcC!ED$=}KTk0*~O`#+w1p6vg4@_MrW<H_&I{!bv!C;LBve4p(91oD2e{}agn$^K6u
z4=DRTfqbCs{{-@avi}pv56b>eAWta!KY@Iq?EeJvhO++?$REo7Pauyd`#*tvqU`?!
z@`|$m6UZ;h{!bv!DEmKwe536D1oDou{}aeR%KlFv4=MXUfqbOw{{-@qvi}pwPs;vJ
zBu^>(KaqT;?Eggama_j7$zRI;Pb7~i`#+I<rtJSj@|v>$6UlGN{!b*&Df>T>e5dUH
zMDm`p{}ai7%KlFz4=VdVk$kA^|3vblvi}pwkIMc}Bu^^)KaqT??Eggarn3JN$)C#p
zPb7~j`#+I<s_g$H@~X1`lgO{i{!b#$D*Hc)e5>sLB=WAZ|C7kS%KlFx4=ejWiF~Z=
z|0MFVvj3CF&&vK!B2O#(KZ$&;?EfV4wzB_|$luETPa=;i`#*_%uI&FL^18DBlgRJN
z{!b#$EBil*e6Q^PB=Wwp|C7l7%KlFx4=npXiF~l^|77yQvj3CG56k{fCQmH;Kbd^7
z?Ehr)#<KsD$sf!9PbQBn`#+g{vh4q4^2)ORlgTg3{!b>)Ec-v1e6#HTWb)3k|C7l-
z%l=O$4=wvYnS8YD|77ygvj3CGPs{#KCQmK<Kbd^B?Ehr)*0TST$zRL<PbQBo`#+g{
zw(S2D^4hZhQ^;@2{!by#E&D%(e7EfX6!PA(|5M0+%l=Ox4=(#Zg?zZ|{}l4#vj0=a
zkIVi~Ax|#*KZSg`?Ee(<=Cc1&$e+vpPa%&k`#*(zy6pcH^6IkxQ^>E&{!by#F8e=)
ze7o%b6!Pw}|5M1n%l=Ox4=?*ag?zm1e+GGZ+5Zgk^RoXL<mqMqGsxG={%4T4m;KKm
ze=qx=K^|ZBKZAU}?0*J%ecAsE^82#?8RYq8|1-$<%l>DO_m}<8ApbA>pMeLE{m;M$
z$o^;G1!Vs-@B^~{8F&KO{|tPA?0*K{K=wZae<1sxfk%-2&%h_h{%7J9WdAeq3$p*2
zcm~=3Onigve<t2R_CNFg{lic*6AvN#pNWr<{m;Zp$o^;ICuILK@f5QEnfMCX|4h7v
z?0+WyLiRrsk0JY?iO-Pz&%|rU{%7JhWdAeq9J2qJ_zv0sOuUEee<uDz_CFI3BKx0-
z50U-P#EZ!OXW>U=|FiHUvj185650POyov087XC!`KMRi{`=5nRk^RrYtH}Om;a6n;
zv+yjk|5^AJ+5arOi|l_E{zdjb3lAgvpM{T+{m;V7$o^;HXJr4g@HDdjS@;^+|17+X
z?0**iM)p4ok0bk^h0l@w&%*1-{%7HLWdEn)d1U{m;(KKOr{aBN|EJ=AWdEn)fn@)u
z;)7)Wr{aZV|EJ=IWdEn)iDdt$;)`Ver{axd|EJ=QWdEn)k!1g;;*(_mr{a}l|EJ=Y
zWdEn)nPmT`;+tgur{bMt|EJ=gWdEn)p=AH3;-h5$r{bk#|EJ=oWdEn)sbv4B;;Ur;
zv+-84|JnE}+5c=jmh68vK1=pL8?Pn%pN-#={m;g8$^K{KyJY{f@m{k3+4wKn|7<*%
z?0+^sO!hw;FDCn+jUSW!&&HF<{%7OMWdF1AX0rd;_%qr6Y&@Fme>Of%_CFi1Ci|a_
zUz7dM#<R)(XXD#?UA~u%ca#0k#=pt_Ps78>{!hcl$^K8n%gO#v!_Ue7Ps7v6{!hc#
z$^K8n+sXb<!{5pNPs8KM{!hc_$^K8n>&gC4!|%!dPs8)c{!hdA$^K8n`^o-K!~e<t
zPs0Ps{!haP%KlHo3(Eda!w<^-Ps0<+{!haf%KlHo8_NDq!yn52Ps1b1{!hav%Kqoz
z6=nZ(@QbqlIe13d{~Uay?0*j4QT9Iv|0w&PgNKy;&%sB^{^#H&W&d;Vld}IgcuLv-
z9DJqhe-7SK_CE)IDf^#;$CUlg!Dq_;=ioJE|8wx0vi~`FPTBt)e5dSx4&GDtKL`IQ
z`=5gcmHp4bhsyrv;6;<(xtD_<mHp4blgj>2H{?rY|EJ?kW&fw+Pi6n7<56Y*r{hy)
z|EJ?sW&fw+S7raF<5^|@r{h~?|EJ?!W&fw+UuFNN<6&k0r{iN~|EJ?+W&fw+XJ!AV
z<7s98r{im7|EJ?^W&fw+Z)N|d<8fvGr{i;F|EJ@1W&fw+cV+*l<9TKOr{jBN|EJ@9
zW&fw+e`Wt?;DKfTXW)Zn|7YNZW&da3hh_g~;E84bXW)xv|7YNhW&da3k7fU7;E`qj
zXW)}%|7YNpW&da3mu3HF;F)FrXW*M<|7YNxW&da3pJo4N;Gt#zXW*k{|7YN(W&da3
zr)B?V;HhQ*XW*-4|7YN>W&da3uVw#d;IU=@XW+AC|7YN}W&da3w`Kox@!Ycix%h6`
z|6IJc?0+u)TlPN}4=($kiw~Fm&&7+&{^#PyW&d;W<g)*{_;T6*T)esLe=h!9_CFVo
zF8iO0PnZ4A#jDHy=i=98|8w!|vj4gGcG>@2yu0jwF8*EiKNk-#`=5)Cm;KMh%gg@f
z;^$@mbMf@D|GD`3d3CpQ@%FO+x%hk8|2#at?0+6UU-mx_uP^(bhu@d|&%^V}{^#NQ
zW&iW={<8mh_<#NX^XLQ6f0jo-fd0FA^abeuHjn-Q{j>7u6VN|9kA4CDyYlE8(7!v6
z{sH}2^7Lm4(w{Aleggej^XMzkpFNNM0{va`=rhpYEsuT!{ay3uJJ8=fkNyMwEb{0>
z(9b51egyrj^5{#@&n}Pt1pO@Y=u^<oHlKb4{jBrpThPxwpZ*2?F7oMP(C;Rneg^%n
z^66{P?=GMI2K_Gc>2uKUHlKb6{jT%rd(iJbpZ*7Z7V_zX&}So`eh7V5^687vXD6Tj
z2z{3F>66fBE1!M|eb(~no6u)3pZ*Db7W3(&&}TEBehPh7^XaS5XE&ez3VoLI>9f#h
zJD+|Feb)2oyU=GppZ*Jd7xL-D(03!BehhtA^6AUacV{O38Tu~Gq)$WNt(o*|=({$P
zz72i%X41c*@8V4QIP~3|Nk50at262A(06wx{T=!)&!o>o-|d<7d+579lfDmq_h-`o
zp=ZHN`atw-m`Oi~o)t6c3(>P<CjB9LmdvD2M9-F)^o!_OGgHr;06lwV(m$eS(M<YC
z^lX|*KZ%}IGwCbQvuh^(C3=?4q|ZdpwwZdy1?X8flfDx@`)1OAqG#bu`cU+2ETA7n
z&&mS&QuORBpg%>=(gONa^lUAlUq#Q_0{T|;>@A>wMbF{_`dIXAE})-9&*}pDTJ-EL
z&@;T7p5+Dfx#-zmK);Kg^#%03=-FRD|BK!Q1@yt_-B3V3jNTOm^u_4iQ9yr;-X#U}
z$>`luK);OMH3js|=-pF5|BT*61@zJA-Bdt7jowuS^wsFyRX~4@-em>!+34L?K);RN
zbp`a@=-pR9|Bc>-g?cA;)4Q>dejL3k3+c<zyR(q~9KA~m^-k@kcWWX2I(pX@(zl~`
zZz26VdKVYc$D?<1q2AH{dRG_H*Q0lLA^kmimlx9Kqj!5D{XTlv7t;5mcYh)MKUxbE
z(g&oqK_UG>S}PRN7o@dAA^kyGOBB*4q_ssM{X$x66w)`OwMQZSLt2Xz(nqAVNg@42
zTB{V&SERK|A^k;K%M{XQq_s^U{YF~r6w-I3wND}aM_LONYE9&)wb3m4k+fEtMPHKE
zPP6Dw(pqX3eM(we&7xmPYpq%IEotpFi~c38#b(jRq_x>B`kAy=n?+xf)^4-tZ_-+B
z7JW`y+s&fiNo&1X^gU_qH;eu!tp#V%2c@;)EUgj!v{sx&UzFC4v*?e~T5=YBQd(Qi
zqF+jD%~|wKY3(_S{wb|RXVFKcwdpMSskBy|MPHTHuCug;?W(oxEc&dpww*=4mDakm
z=)2O|cNYCuS_{vj4@+y~S@dIRtz1N3me$Ti^k-=;T|}Rj*49PzYiX@rMBkRy-bM6p
zX)RtvAD7nVMf7uNtzJZ5m)7n@^ml13Uqqjm*7im8dugp-MBkUz{zdeEX)jPjADH$A
zMf8JduTVr^nD!1u^oMCLQAD4Z_7+9-i)pV>q&<hP_8vv_k7+MbL?4;<CPnm<X|Ga5
zUzzqUMf8_xFH=OHnf5kC^qXm~Q$*jH_C7`QpJ^{tL?4>=Mn&|aX|Gg7Uz+w#Mf9g>
zFI7yRn)X)3^s8yFRZQQS_Fl#GuW2t<Odp%}X2tZgX|GmHUz_%B#q_snFIP;ToA!3a
z^t)-VS4`iV_I}0mziBU6Odp)~hQ;*5X|GsJU)+k2f@19<eYBS>rcX|L%VO;@eYDps
zrf*Jr&tm%Lv==R=k4}5jV*2T{S1qQmPJ7p4`s=ipEvC;-d)s3A?X=e|rteOB-(vdj
zv==U>4^MmJV(pQAv{x>sFHd{tV*2y6moBDHPkZZP?XkVJ*Dj`SPkZlT?ZLgZ7cZfY
zPkZwc`uVh1FQKnbd-oFh`?QxY(VpI0d;1dl{j}FFq3=(7{}THDbQVyeGXZa%4V2Ii
zsI!6+`T})!P(pv8&Js%K6V%y43H^dPYbc>_P-hP%^bhJRqJ%y|olTU`PpGqs68Z{t
zc2Poqq0TZ&=rh#WMhX3fI_oH*?@(tSCG;QaETn`!M4gS4(2uCIk`nq7b#_uhf1=J(
zO6XJ6*-8ohiaKj4p>I)VFD3LZ>MW*&K1Q9*l+e$pvzik68g+J4LVu&qa!TlP)Y(p{
z&Um`$tf!Q|N1gqY(*LNlpi=rEbv9H=KcvozO6iN#*-@#^kh<tBsgyoRoh_BpFR8Pp
zQu-!!_Ebv$q|TyB>7&%yR4M(GI;$$BuTp1MrSw<oEUT10OPy_%(r>A=u2T9gb@o+C
z|E12tO6kMY*;pz4n17@#E2S?}XJ@7KXX-4ils-+Jt(DTRsk63H`Zjg;R!aY-&f-ex
z<J8$)DgB%}t1G3iQ)hRj^mpnkuarJdo$Zy<@2RuCQu;o1_E$>(r_KUP=>yf-U@85e
zIx8%tFH~oTrSymDEU}C}QJpQ8(J!jA#xnXwb@o_B|ESI)%jhH3*<>00q&llCqpwtF
zmu2*q>MXO2K2x1-meFsjv(7U5PIdNKM*peKLd)nw)!Aqn{ir%CEz_B)r_N5x=ug#I
zYMIVdvHxZCtLm(^jJ{Q!y)y3ILuavN^s(w}woGTV9y+TnqpwwGw`KIV>MXZRXSyCb
z+byHtRcF0r^u6lrw~YQ*oduWC2dlH;GWub4R$NA3tj><h=#SM|av6QHI$JKIUsh+$
zW%SMJ?758oS)E0f(MPMZ=`#9hbyi(QU#-rr%jmDwS#}wHwmRD`r{7j*-R1P%>g>Cm
z{#%`em(z!<v+;8JadlQ+PG7Fh&dce~)meHueY!eZFQ;EuXYJ+m?dt5kTxal|brxSv
zAFs~l%jxIUS$#Quy*j%ur@vQc`Q`Na>TJK9eqWvSm(%yFv;T7Xe{~m7P9L!D2FmFN
z)?Gn4eZjgrD5pPIcM0Y63F~g5oPJ^5HI&mgth<MD`iFHFQBEK6|FQNSU{RcH`0vsb
zd+!QMlP0}m@4dtpV@E}UUBLqE?r2Og-Q@F2Of*pwV@xyAn5r@FY+t%kL_jHGM{Hoh
zcJ3PnWAf#HopY{p_Huo8W|nO%yEE_m+`k{@CN`2!jJb-9<P~G?Vk7y*n9JBmo-yV&
zHj;0QxsHwG9b@ieBl*Xe3)x5>GUi4$l8=nJl8xjgWA0=l`N^0|*+`x;=2kY6uZ+2t
zjpQw3?qwtS%b1HvCXX3&Gs)yLW3DEdyk^YZB$MBaxtwJ3oH4hPOujSbdXmX|#@tUb
z`OlaON+u5)b3@7GLu0NenY?Js9VL?=jk%;`@}x1hluW)f=9-epo5tKzGWpY(i%KSs
z8go<0n4{{6xvFIHsxfz!Onx=yvXaTO#@tpi`PP{0N+$0bb6?4r1M7*ouw?SEF*lY>
zJ~rmclF7@)+*vaD*_ca9CQlo4YsutmW3DZkylu?AC6m96xwvHVxG^`EOg=Z}>XOOp
z#@t;p`Q4byOD4}7b9>3;dt<IInY?ez{UwwCjk&;N^1v}Sn2b5X9+)dkCNCUwhsorJ
zV=gh7JaNn|CX+9YxyBUo#xeJpLjE}BB2&mC$J}HJ`Q(_ZOd+ovbC)UPmt!t7g*<c2
zZKjZKj=9bh^3E~$nL_?K=0a1*L&w}`3i;@mD@`FU9doBC<fmgUHHAEN%&n%7ua3Fa
z6!O+F_nJcfI_6?i$YaOcYzq18n5#`8uN`x@Dde|fE;j{py4^9in?k-j=6X}ed&k^w
z3i<Dt3r-;q9&^Jf<ilgGIEB1;%pIqYACI}@6!PRTx12)0Jm#8H$eYL9a|-$Mn2Sy!
zj~;W=Ddf{*t~!Ohddyv?kYA6v>=g3sF}IyUzCGr;Q^>o=+;<B3_m~S$!JK$E%#Ejz
zkB_<X6!P*hcb-CiKIYO>$kWH%dJ6gam}^fVZy$5-Ddg{CE<S}ke$36MlFyI1`c(4z
zF?XLzem~~&Q_1tk+<q$g{+R1eCGQ_||Ec8vqZc5RJ^=Ivq|y(7UV&8l0?<2<N`C-)
z2~z13KyN`RdJMXv*C3U?0rVcE(m#M+gjD(n(3_A-KLL6bQt2x|??Nhi7`mXBA(cJ@
z^fsiT$Ds>)9a8B#K<`5;{RilUNUirF)UHdV9|64*sq`hFcOsSk1oTp*(x-sliqv|)
zLg%+r(R0xSy%(wUFQ6AAl|BaaW~9>3fL@JM`Wn!?kxG99dO1?*b3kuLD*X=V^+=`f
z0lgoo^go~%B$Yl0^oFF;4}o5hRQe*&JCaI&1bRtQ>61WjNh<vk=ru{DZvwq1sq{~v
z7bTTG3iPI=(ocb2l~npF(7TdKe+7D3Qt7imZ%Zou7U*?JrSAg0FRAojpch6%9|n43
zH1uPjS4Kl$26|^S=%MM1UK$O38tARj(651B8x4IM=)KX<zkyyH4SgKw&C$@$fnFUA
zdUiUYcSl2i2YPul^m(ASM?=2{dVMtXeW3S8L;nYQfi(1ipf^ZEKL~n-H1vg_cSu8j
z2zrS$^ogLiNJGB}dW|&njiC2PgC3+#=ta`dM}poY4gDnORnpK`g5D(!{UzvS($Hsu
z-X;zGCg^q2(078~Ck_24=!MeIhl1WH4SJ+HqE|{oUkZAsH1wySmr6sQ3VN$F^sAuP
zN<-fYdapF}ub>x8Lmvxzvo!RxpjS&nUkiG-H1xNimrFyR3wpaW^t+(fOGDoadcQRE
zzn~XPLmv!!!!-26pjS*oUkrN3H0UAgfL<~UeKP1R)6g%2UNa4SGrvr%)X+bJUNjAQ
z(mJ3wO+!Bodet=a)u4AxLw^l=*);UoyguuJhJG9Lx@qXULGPQE{u}hdY3aj3Z=9BX
z9Q4X*>B~XyoR<C^^wMeR(?M^YmVO=d+G*+ALGPUwJ$UWWi>IZJ2fcY(`gzc+r=_n4
zy?a{vd(g|LrOyYweOmf`(CeqA?+3kqTKa#`3#g?J2)%(?`hn0ZsHHCmy@Oi%gV0N;
zrB4XGg<ATB&}*orZwS4ITKb33i>RfK2)&6~`iao1sHLw6y^C7<i_pucrOybxjavGR
z(CetB?+Cq*TKbRB3#p|K3B8e8`jOBpsiiLoy^~t{lh8}4rB4aHm0J3h&}*rsZwbAZ
zTKbpJi>alL3B8$G`kBzHsim(8y_;J4o6yUtrOyeyom%>x(CewC?+Lx1TKb>R3#z3L
z3caCP`k~M(s--Uqy`x(CqtHvLrB4dIrCR!>&}*utZwkGqTJ)f{MK7wBJ}UI4YSE+G
z7QL!k`l`^os-?dQy{uaLtkB!4rQZs@u3Gx8(EF;T{|ddZTKcfi8>^)s3%#;h`m)eF
ztEE2+y|h~Tw0?b5tEFEHy|!BVw$OX4rGE>(xLW$S(3`8Hp9{UZI{LcMyQ`zW3%$HL
z`n=HFt3!`(8}$0>==(zNua5pN^aAVX14D1Hj(#xo3hU?#L+`MT{xI|s>*y0hZ?TSk
zG4vYi&~w}dy~jHG$Iy$cqmK-|$vXPU(5tMYuMEA*I{M4d%dDf%486@d`pwYmtfTJ?
zz0W%O&(I64qYn+e(K`Ck&?~K@FAcrZI{MSlORb|%4ZYPm`qj{Dt)p)Zz1KSW*U*ct
zqmK=}**f~!(5tPZuMNH1I{Mqt%dMl&4ZYnu`rXj$t)uS^z27?e-_Q%LqYn<f;X3-^
z&?~N^FAlxqI{M?#ORk#(pB#G2b@a=j*IY;69D2`n=s|CVUUVIObm&dj(NBk7bsc?m
z=v~**Ux!|H9esA_ZP(FnhhBFbeRt@6*U^86UU(gSc<7DS(T|5-c^!Ru=$+TmpNC$0
z9esM}t=G}7hhBRfeS7G=*U`U+UVI&WeCW;B(a(ooeI0#$=-t=R--lj)9esZ2?bo5l
zza@J8b@ctA_g_c<AF=>C`T&s)(9sWwtbmTbKx7AW^amnKprcO^*#aH?g2)=^=o>`#
zKu7-|vIsh45?UggprfA<Sp^+^g~%@G=r2T;K}Vk<vJE<999kgjprh{)*#{l{hsZ+c
z=tD#{LPtL$vJyJ_5|N$I(VvJcg^oT&WGi&YShPUaLPy^svKKn~7m>x#(Z`5vhD1Lj
zvKkV7jmU0D^fw~QA<^fEY==a@BeEV6eUHd~Nc2A<3nI}6iEM~OKP0ju5`B@#j!5)J
zB1<A6Q_>vS5(ycT=E#~z$ec7s_C%t85?K_9K1yU$B>E|lRgsWcX^!lQM1Li+EE0W|
z$hJuITO#Ws(RYdLi$wn=vM>^Tn8?OR^kX6`Bhi<M?2JTzCbBdVeVWMDNc3wWYa=0Z
z(+t@giT+JwaU^7NnjxDb(a(vjjznK4vO5y}oyhV?^m!uNBhl}PtdB(BC$c{h{h!DJ
zN%Vmt8zj*WimZ@CUnsIe68)jb5=r!lB3mTUFN&;@gv?PhWRE2JN0CL6=p#ioNur+=
zStW_SQe>AT`b&{zlISx<wn?Jj6j>*UzEfnMBxInRk%f}zLq#@9q8}AmDG8Y=XJn@&
z`csjmlIT-Kwo0O36<I5ZzExzeBxJChk;RheV?{PgqMsF6Es4HXWVa+_xSWyYlIU|q
zwo9Vl6<IHdzE@<wB>G>G1(WE5MK(;L9~N0LiN085$0Yh=ktLJplSQ^nqF)wSGl{-g
zWX~k}XOTsd=%Yn8O`@L`Sv85iT4dKGWZ0S_%O=rhi)@>Oj9XJ=-6Z;Mk$sbpfoqB^
zoJ1ckvT+jqxX8*$^yMNuCmn@97g;)qK3!z%BxLNGAZsVlw~OqZME@?bcoKcQ$mU7(
z^CGJ!(btRYo<x5yvV0PKzR31T$oMru)=#4E7ui3F{$FGPaepyQkPVdR2S!#<LT0cD
zvV#)+!N?Ly^a&$dDA6yBtf55TFtUdd{lmy2O7syUn<&vwjI5%B%%T&rixU0C$TCXw
z86(>$(Qk~bqeR~^vX2t|$H+oT^dTb~DbbINtfWL=GP08r{mIBuO7tlsTPe}6jI5<Z
z-!ih768+1_VoLNeBbzDF&y1|5L|-$qn-cxa$Z|^bIV0OCA>-+YtfxfZGqRr&{m;mP
zO2~vdA{#2v4~?v-L|-(rqZ0km$dXF*Nh4b-(JzgxsYKs2vZoUL)5xMq^id<5D$!4k
ztg1v`wUhl>2^m&LWLYKptdVV%ka2ZH)>WeK8rfHg{%d4mCHk<Djg{!fMpjlrX4V1O
zS&9B^WN9V(wA+7rUZP(cSzC#|ZDemH`nQqAmFVL}Hdmsb8(Ce6zHVf9CHlLO<(263
zMz&W%#@7K^Ux~hNWPc_4zmWx&=mSSKSfU>sSz!s8VS8kUCHljWC6?$DN48j^UmRIu
ziN0}Uk0tuYkwup1BS$t_qMsaDWr@CWWS1rS%aLW4=rc#QS)$(@S!b!<cYeM`qW>IO
zXo)^_WTPee(UFyw=u1a-TB1K4S!#(sb!4k0`qh!OmgrkY_FAg<uYYq-qK_TfY>9q$
zWVI#w+L7Is=x;}sTSBJW4%u!A8E-pey(RkIk^PqFe@7Nvq7NR~aEX3+WW^==;*lMf
z=#NL1T%u1N*>Z_~d1TEc`sR^6mykiXLl#}4j~>}{iGF%y)g}7skzJSQuSb?$qR$@L
zc8Pv_WZfnD?vZ_$kbzer3ojuPuR=CnLPlPNth|KGyb9TQ2^o6TZ%dy@$keNlt(TCo
zS0QUJA#<-n_Fh5;Uxh5bgiO8)*?b8ZeHF6$5;FTLWcMXx_*KaAOUU%AknNX{@mC@1
zFCp`<dh+Cng#3T~GME5QxE+juC%itG0Z;hzU<f?n?SU!qgtrgIz!Tmdm;+CE|6mY2
z;o||5;0Yfe7zI!Gc)=`q!p9GW!4p0oFb$sY`GIlpgwGeugC~6cU?4o<>j5Uh6TUuR
zBs}5k1!lq%zJ6dRJmKpJrov;szF;go=IagS!ehSvU@$!9?*mMR$Nc?((eRkRFEAS(
z^Y;ga!(;wF!E|`c-!B*skNNus^Wian|6o8o=KBFmh{t??fD!SS?-wv59`pSJhQwpO
zpTLxO%=Z@<6OWPom%yBO%=aG{6p#6S1e4+s-=APqJmUKm%!)^R|AJxhi0@}GEgtdx
z4aUVIzTd&Tc!cb~1O~<<{yl(+@rZvPU}QYv-wT)-kNEckhQ=fQJ%Oq5h<{&TY&_!M
z8<-o9`1c0}$0Pndg30lSf1hA<JmTLgm>rM!_X~!{BmO;u>G6nv-(Y+^<lj4(9}oHW
z4+h9Xejb1c@{peoV1zv6=LMJ{5Bd24hR8#Hp7fpa$wPj=fHCrrpEqERJmlvO7$gt*
zc?2fOLw-JiQSy+VS74Sr<mVR{CJ*^}2ByhFe!hWm@{pf*V4ghW=N}j-5BYfrCdxy8
zK7x_*fS;FOraa*1Cm1RZ_<0JZ$^(ABg0b>|pSOvxAAP{jUoco6@bef<mIwTN2BYNx
zKd-@TdBD$aFkBw+^Bhc<2mE{o<K+QA@4<X|z|Vg$U>@-M08E$%{C)r<<^jJiz>Imo
z?+-9!9`O4FOqmD#etGNlCw2V30duB~-#=i`)baZWOqx1=KY>wG$L}jJYwGy@1%^!>
zzt6z5spIz>7&mqNz60~7j^BS^;MDQ^5KNppem{bdQ^)Vi_x_k&$L~)tbn5th3Z_mS
zzhAqBMAh;87R;SGe*c2OQ^)UPFnQ|u{R~DA8q0o>!0frt?{6@C?(_Q`OrQJweh1^{
zKELn5{JGEXe=vaVbAJF#p!?iE03+x=_ZPqny3hRwFof=Ne*#RQ``o_(W9UBjH^3aa
z&;1WDi0*TL1Wcm)+&=-M=sx#Xz%07Y{TDEd?sI<zOr!hUzX9XuKKFOPJi5pIA25*a
zaeoL*q<h>y0wd`j_m{v-y2t&e5Pxxx`%_>l-Q)fh7)$rKzXj&fJ??*j!E}%NV_-7f
z<Ng^KP4~FJ24>Se?!STIbdURUU^?C7{v8-k_qe|Y=F>gy|A7H@kNbmQLfzy3AsA8j
zxW5Qy)IIJ$f+2O6`;%Zw-R1rz7*lt-zX|5lUG9H^L3Nk=qhM0q<^CxcRd>0+3TD+^
z?!SUzb(j0IU|QYf{w)|+ce%d{=G9&9|AK*am;1wDV%_EbF&J5QxxWl%)?MyDgQ0bo
z`_o`*-R1r@7+ZI_zYXTrUG9H_!F7lG<6v^#;r=-oU3a*@4rbRK?!SZKb%*=&V0zu*
z{yi99ceuX~=GPtW|APT`hsOh8g5BZq0T^L-c)S2+*c~1}fFX8=#}i<R-Qn>C7-M&M
zyaDFe9UgyxL3W47BW~V(?(p~|^_c4&9<P8|c8A9=V3^(E@eG(|wLHE7<E)m)J7AvG
z^7sb~v|1hyfr(bj<0CNAYI(c_W?C(epTJP7<?$4lYPCGR0%NU~$6H{o)$;fY47S?(
z<FRkzYk7PIMq4e9*T8J6<?$OBZnZp~1JkXR$9G`7)$(``%(q$||A7Hl%i}>X;c9t&
z2u55Dj~Bs=tKsn@7;-f{o&-~_hR2s+%+>IC6U@099)E&CSHt5`FzIS|d<sTg4UbpB
ztgGSiD;Rb)Je~#9u7=0AVBFR4co)pO8Xo_Gfmg%hVKDJ(czg^-UJZ|z!OW}S@iQ2D
zH9VdMQ?G`{*I?}3=J7U|d$)P~4F=zB9*={`cbmuOVD#PQ@j94&w|V>yhTm--&x7fA
zo5%NH{N3j9KA3;EdHfFs;BAfvfC+e;;{#v>-sX4#n1Q!BegKBxZH^~^DR`UX3t$Z1
z=6C~`gSR>U00!Z0jz@q=c$?!BT8;B<j#q$Lc#Go~x5}>H;&=v_hPODr0mk7ij(320
zc#Gp7U?AS&cnFw?w>UlmM&d1wmw=ggi{mF?DBj|D3YdzwIKBeL;w_H1fVp^!<1b(^
z-r{%+n2fhLJ_APMEsocK*?5cNH()s4;&=|2j<-0z1IFVmj`x81c#GpdU_jpFco3M7
zH#t58M&wP77l9dhljBEVNZ#al5}1-VIlctO<V}t@fjN1T<4<5v-sE_c_Q9JsIX(qO
z<xP%PfmwNz<5yr<-sE@|n3gv=z6HkRO^$bgd3lrLUtnO~<aijEm^V2-21e#hj+cR%
zd6VO3U})atcp8|RH#oiq#^w!<w}H8NgX3>taNgi}9GILpI6enP=M9e6f!TS3<9A?q
zqOsaV2d3u@j_-l-d4uD9V1C}<_#YUcH#i;$Cg=^04}uYTgX4u@hTh=#AsC`JIGzZm
z=nal9f-!o7<BedB-r)En7^F8i9tkGt4USKOQF@)@m0*@$=lCTUrq?;138v|Fj&Fi-
zdY$8)V4hy*_$L^s*Et>vChB#LkAjhUo#Ulore5dxDHy8PIi3op>UEB<g0Xs?<E>z>
zUg!8L7_8Sh9t$Sxb&k)1(R!WZwP3bh=lCrcuGcx93#RLJj_-o;dY$9FV7^v!{1*(^
zYK{kk30uwaVK8E=IbIBAY&FM^!H})ycruu>)f`_2W44;(&0x+}bNm?$+G>tRgGpP>
z@o6w>t2tf`W^Facufedb=6E)kw$&Wp2IIDx<K1B1R&)Ft4BTpthl7b*&GB(Ca;rIB
z4rXpO$Irpgy~go$Fm<nSd>xG4YaDL}bN3p@-@)L$#_@PCd9QJN9*o{=9Ipqn_Zr9V
z!SKDt@q93SuW@`IjNfY<?+5eu8pr>^0KUfg05E~Caee@d;A@;O05kX+=MTUTzQ*|k
zFomyiegTZ(Yn*QYbNCwPAHX2K#`y>^iK{q20Y-5Z=PST0uHyU!7{*nc&j8c7it`&_
z99MC^1I*(p&VPV`T*dj2f|}h`oF4%rxr*~8U?x{_{sau=D$b{Xsa(bR6)={oINt*1
zauw%az+kT8d<>Y(Rh*vzqq&OnHDESZasCDj=PJ(UfazSt`5iExt2o~S=JQp~|9}B~
zmGePhLSN<l5E#){IbQ^3^i|FufgydB^GRSzU*-G~7}Hld-vs9LRn9+wL4B3;QD9PE
z<@^*F)mJ%R1!nbC&R+$6JLf9rv%s{z%K0rYuCH>w3(V`Qoc{s?`zq(dz{I}F`7toE
zuX4T&%<QY2KLbPi3g^?n)V{*`H88fXaJ~)9?JJyr1B3et=i|WSzQXxAFuJdBz7EXp
zE1bUr!}|*7^T71J!udTgzOQh;56tf?oc{v@{0ip-!34j;`9UzkuW-H)%<wCmKLkVk
z3g;8S6u-jxMKH#%aJ~`D@hhBv1cUqv=Oe)+zry)RFv>4;z7ovx%bdRi!~8PmGr=^!
z%=t|)&M$Mm6U_6=oc{y^{W9l6!9>5z`B5;^FLS;W%=F8gKLtbmGUrplRKLvmRWQ~s
zbG{YK^~;=p1%v%E=VQTSzs&hrFxoG3z81{(%bdRj!~HVnbHQ}K%=uj~-Y;{$7tHs|
zoc{#_{u1Yd!GyoW`C%~PFLAyY%=k;3KL$ho66ce_l)uFJWiaM1alRSM`AeLC27~?*
zvj3@I(qH2IG#K@lIA0BB{Uy#{gJFM(^Vwk9Uqbdj6^#2!obLwn{u1ZE!N9-7`EW4t
zFL8bxjQmTSF9$RK66eps(7(j_bTIWVaef_){fnG$2Xp@-=ikBLzsUJ`|K!|@oSz4y
z|03t>!R)`t`Fk+@FLFK~O#h3V-v{IWBIo<T{J+Tge>eaxvL66WfQ#%8fFs}{`vu?(
zxXAtiI0P=Tp8!sQi|j9eW8fnD4d5KO$o>O32rjZ80ZxL8>`#EB;3E4K;4HYv{slM;
zF0h{gPJ;{VZ-C<fpzBj9a2{M>{{tKd7uXL0C&C5xN5GMAf&CJ2CR||u1RM$%*iQkc
z!UgtMz_D<F{T6U8TwwnN91IuOj{zsc1@>pa(QtwN8gMpTVE+aj4j0(Z0jI+S_IJSX
zaDn|Ea6VjM{|6ip7uXL1C&UHzhrkhWp8X<lMx1B=$gz(r&a<BcPKopEFM(s?Jo`=H
zoH)<^6F4Z&vmXUciu3GGfurI)`&HnqIM4nSI4sVyp9M~f^XzYd<KjH~UEsVp&;A!U
zFwV0d22PCg?2myX<2?IidfbUT&;A)WG|sc122PFh?5}}i<2?Iq;M_RR{u?+rD%p<%
zCr2gwbKvNxWWNra9hL0gfy1Mc{XB4bRI<MZj*m+A`@s28$^IWWKq}b}1Sd!(`-9*J
zsbs$poFSF$AA&=qlKn(*id3?{2#%3T_8T>QWlAOckKiDwWIqy|B$ez>f}^C8{Yr3_
zRI-2R(v|L&>}P`0q>}wjaGX@K-wDo>bL@YD1LYk1q2NS0$NnfdQqHko3eJ>s?4N=|
z<sAE|;8Z!s{wg?D&avML&XsfQzk-A19Q(20WI4zFEI3-uv0n?$mUHaig2Uw;`?=tB
zImiAkI9|@N-wV!{bL{_u1Lhq2!Qg~B$Nn%lV$QK&49=Ky>>q<e<{bOU;FLMX{xUWk
zvfm8OnF{uw!9i2Oel$2~D%hU}M@<F$)!?kDVE-B%HWln=gVUyh{cUjERIuL-&YKGM
zzrlf1!G1V6aVpp!2S-i?`{m%wsbK#c96A;3r-M_cg8g-H>{PJd4$hql_TRz5Q^9^b
zIC(1Ap9e=z1^e~j?5SY?9vnUu?B|2ir=0zLaQu|B-%t9rw4D8aZ~&FF9}rHUa`p$p
z5me58K{$iT**^$}P&xYv;S?%oe<2)0<?J_vbEusChj0*;zk_~6IEl*Hp9n`$Ir|mi
zEGlRJA{<8L>}Q12sGR+ca2%Dh-x1EEa`r#MfmF_ZNH~$o*&hi<QaSr2;Y=!L|0Enr
zW$dSfQ>l#om1C>R%h+!T=TaH_FX3P+V?QRGOl9oPgrlj9{hDw#m9c*l4yQ8qbHeFV
z#{Nz?p32zo3FlK8`#<4;Dq}w=oKR)#4}~MDjQyf;MwPLD6b`8}_LIUXRmT2OIHt<j
zZwlvB8T(J+pekcODx6eh>`#TGs*L@ra8{MFe-#d^QuedLX;sSpRyeLo+3yPHRVn*l
z;lL_oKP;SBrR<M|Bde7CvT$aVvVRs1ty1>W!l_lt{#rP;O4)A<=T<5EZ{gr7Wj`*Q
zT&3*Kg`=yK{km{=m9l>q4zE)7^TO#>%KlzBzDn8e3+GoU`+wm8D`h`0oM5Hw4~8SG
zl>NeRhMi^qFdSlM*-s3o*je@$pP5y7mi@+Xj-6%yF&t!P*^dk-*;)1{!%=pY{mO8b
zon`+r9A;<P&kU#8S@t)>adwvd&TyWcW&blAXlL0E4JX=J_D92!c9#9paHgGQ|1=zG
zXW35;r`lQeSHrP(mi^XnuAOE7H5_bb*^dn;+gbK!!_jt@{n~K0onikr9ByaW&kd*B
z8TNO>@pgv&-jz|AXW0J@2izI<gTo1ThW+7i#GPTkIGk~3*gp=3+!^+h!zp)${pE1X
zongN@oO5T`e+~!T8TO;YNq2_*>2TDYVZS<@b!XVW4u{<t_OrujcZU7#aNM0?zdM|F
zXW0K99pCK?`{CilJH!5XIP%W0Umni9686u-p;y9wdN}n;*k2FFUJ3i{;oK`>|2-Uh
zCG5wCldpvR`Ec}=uwNg}z7qED!{JxLettOpO4#2I$6pEi{o(v8VgElIfF;ZWzzJBw
zd;lDQCCm%J8Cb&n033oP%oD&VSi*b(9D^my8^AeO!u$aogeA-)z)4ubd;%PWCCn?p
zSy;^c0vv|L%rn4gSj>C_9EZisJHUBZ%=`l!h{eo9z=>GQd;}bc#mq~<nOMyH1RRRR
z%u~RrSj>C{9E-)wTfn(k%=`r$jK$1jz{yz5d<Gni#msBK*;vf{1{{vX%yYo$Sj>C}
z9FN7!d%*cv%=`x&kj2b{zzJE*d<Yzo#mtMq8ClHy2pp0{%#*+=S;Tw^9Fs-No4`3)
z#QX^ylts*=z)4xed<q<uMa-+fSy{yV3LKV2%(K90S;Tw`9G6ARyTEx_#QX~!m_^LP
zz=>JJd<-0!Ma;{<nOVgA3>=z8%+tWBS;Tw|9GgYV+rYV5#QY5$oJGvzz{y#}d=4C)
zMa=8K*;&N=4ji6E%=65h`}j2TJ#c)UX5I(R&(qBRzyW%ic_27JPct6`N9bwhh2RW5
z&HNA?qNkZBf>ZP~^F?rso@U<Y_*);HX8s5c($mZ%!AW|W`6M_>PcyFsXX$C?m*6lx
z%{<ffX>(39-vr0$Y37~aJUz|)6C9|gnTLWC^)&NQaHO7QUJB0C)67r7p?aEmDmYb7
zGhYSA>S^Y!;9M<a{t6D(LgumHWG!Sq>-`Ul3z^q~v$c@<EjU~YndgGjwUGHPI9>~x
z_k#1akohk-U<;WCgA=xp`7k(Q3z-*#Gq#ZVF*sxknJ0r&wvhQUIA#l(H-mGwkohw>
zXbYJ~gOj$9`7}6c3muSGgR{1f`87Cf3z=tw)3%WLHaKnznRkQpwvhQZIB*M@hl3OM
z6!UR#<ep+)4$j<D%+JB0dy08FICW1kUkAtTDdz3q+&#to9UQ!;n8$;Y_Z0JaaP*#H
zUJuURQ_Szd;d_dCJ~(|(G2aKr?<wZ};QT$s{2v^^r<ezX6ZjPKfp7$$VqOr=;8V;G
z!XbQ$dBTl5BTg}22*>a#<_+N-KE?bY9K@%XM}(936!VF26rW;V5zgWQ<`>~GE?}M!
zPU8aR8{s%EVBQhV;{xU%ZR^tun1_TDxq$gdIFbvPmxMF9fcZ%{lna=rgj2bI`ARsJ
z3z)ZrbGd-|OE{Pdn8$>Zxq$ghIGPKX*MzgVfcZ^0oC}!egwwfz`A#^V3z+wW^SOZe
zPdK0pm<NRux`6r6%6QiT=0)L*E?|BX4(S5sN#T?(V7?TN>3rr*;hfHA{#4do$Y&lE
zPU?K-Q{kx2XI>S~>U`!`;jqqUo)u2(eCAu>xXx$Z70&B?=3n8!&SxGLPV9W<W8uio
zXI>W0?0n{D;n2=!o)%8+eCBK6*v@C(7S8Q_=5OKP&SxGMPVRi>bK&UDXI^)8PFOzk
zyKs2tGtUdBcRusIaD3-8?+fR5KJ&kDfafz03@3OV^TBY0=P@q~XLug-!*Gb_F;5Jq
zcpme`aE#|MZw%*n9`na=kmoUv3@3RW^T}|O=P|DgXL%m;%W#<IG0zOAc^>o4aGd8c
z?+oX89`ny|pyx3U4JUdY^U-jm=P@r0XL=s<({QNgF;5MrdLHxDaIEJsZw=>qUJvB2
z;b6~W9ve>fJm$0EXwPF_8_xDT=C|Q+&tsk&PWN2qyWx1xW!@Xk_gv<`;egL&9vn{i
zT;{{!h|gtS9M1S$=EvcX&t;w*PWfEs%i);MW!@al`CR7D;h@iD9vx2lT;|i^sLy3y
z9nSh(=GWn{&t;w+PWxQu+u^v+W!@dm`&{PVk7SO|Wgfm=&ahnO<Gu6x<}xpT_jG73
z^Yfd_eRG+oH(ycbGGA}5?UGxcx3_PT%l!S_woP)G$M<!6bdve}u3<GNnb$XrxO$TL
zegD}NCz<D;lz93i^Zj9O<(y>RKX1R~B=i4ahT|v619-0dr<3FZ1loOflDvR4_kAbH
z59mE&=SlJe1}}U6B>4g^@4tSMyn&;?Z#qf-K-cpdPLf9u-EP%M@(H>PTzrzef@3S^
zoFu=%ZO_z`<Qa^~9ea{|g9zuLC&@dg91wew{DbKmLQay0@b)2}ljI|8z2<t7yo6Ey
zT~3mpkg>G&N%9oBeCu?Qd<F084^NP{@F=Y21o;aer(8Wj9>XJj#R>8md|DNqAg`hO
z3nxyH-;lT8dV)NM>39A-LB7MDk-wZE@8QVD2Tzdyu<iO6C&+_{9P!Bs@*(zry8Q%s
z5oPz@JVAa$<<u=F$dmZ-aLNhtCC0a3dxE@)9}^Q!kUw$0VEzg6C@T8SI6*$ecb`o>
zL0-kM79&rPUvXgFfD`0doGy<zLB7T5i2*0byV(Dy=LzyJhJ^GyK_13;`#PK;ALC-T
z7AMHdxUtRt1o;`ZW_3B_X{>$uW)ArpRjSK5<ZVPsWjW+;Jon^O4tX2{HfQIM&+*97
zl0#m{+ix7tA;05hyPtE&^XR?vyBzX8f_i_EgY5sZ7C-LFA^+p(;O#l&febwPW)Arv
zA1>OGLtcpSUP=!6A?A11=8z}yN$;gO<co|EaXI9TWX^gahy0P=_b26$M>2iKs2uW1
z=EMxjA+MxwNmLH`B{w$(<&bBh^Y+dm-=s3zC5OBd_ms{#<e$X!Zk<COieH{n4*4iG
zTOMVTm-1mmZ8rHSoi0~plc%!c)5>h}RrXFR$tG{*`__5c<ga{WOV1{cW$vqn?0P=S
z@T1w}wP>Aw%trP<q0sVmHhC^>-})?@d>60DA7_*I(xv<R+2p@mI`?`uc`zS-zd4(H
z7*B0-HhD4cja!pVe$1I(3EAYyINzL~O}<PA^NeirW*+aFluiCj+PYEM<k4)HG$@;V
z8mEBhZ1QT7S_Eg4Ut_xJolTz2y-e3^@@-lj?vhR3jnj@c+2r4pOHH$p{ZH7P@Fa_T
zoWaxXW|5a;8FD>~{G5=`i&@D2Cv5U4%_3jtNas^o<n3g($j%~vC*9tXMIO%&4~}Oc
z`~PCfou9MF>+!#RFpK;i{muPZ<oOJ~^=TIQK3~>+kVW24&AoTB$p7(s@@f`&K%<&U
zS>yvvXtyDYyrBNQR%MYN)Y*SY7I{L2vGcOX7kYWz^I7B#b(=pii~OOF*Nw~~kI3om
zfm!4e&DtN8MPAV^IVg+#BHLN-Eb@#h9=T?bZ*<9}YZiG&rw6yqBLC>u#m-sC{x5m?
zZB-WeNd14lmq}hyW!a5P@{^KVUCty==~3VEO!AdhEkB(}-crt|Co;)jQs>$-$zz(|
zOrJ?U)3(9CXOh?SL+as7@|(mjUuTl%q_6!flYFNm5j!)<d)l$#Kbhn|tvLE-CV5cd
zb}wfl`@f`mlqQqBsE^-I$|OH3=IruJ@}$!J<1@*Znv^;xlf0?4jA@zVPerLGWRgeq
z(Yg_t<WpVG7?4R`Rc!C5O!BKzHwR^sXZ6Eb?@aQoO8Toa$-8>|Y1d5huR7be%OnrW
zYe}<A^0EB0>@vyA@{Ov?AU~_uXSXuQ(`w%4Y6kgQ*R|&|$lJ=OF3uo->$AAL4Dz_v
z6l7$O&lNk~ltEtCL(?A_<ahl#=;sXbyjK2kFoS$AmwsPnkoT2#Y<C9vU#kc1$RH1_
zy>VLx`C#9Vc|C)?u+h1jGsq7+J0~TBJh9bR)@G0|_GII-3}pY~-)y!hgZ#0MyJlyQ
zN47I~S_b)KYRmWx^2$D+HzI@lGOxM;8RVIL@j+Au5+CuN5y2Vcoqe9~lR^HO`$o46
z^3eA5?4ChBnyaCG26<_pE^CoNews^X#|-k+cIzLeldtBsrZ%0twJ+SN)5%}+&%2OL
z9@~#wOVi0`>p!qCoxHZRyE*CPx6M3kODE5*dZj*{e79Euj;53Mrmp@mo&2{yfA}_?
zJh+AHzDOq@u0_93)5(kb&GEx@Wd9c}%YHYVJUNeDTho#KUsS$yb2@o*U-V5$Cx32r
z>%?^O=mwu#mQFrhx8E0~lUH}|{W<C6*OjiAo=%=!=9r1;<l7m2N2MeCzsS&ha60*S
zY1d-X$-^r;8Jdpl|Du}T{L{(H>-@QAI{A4+-|3Z3o?dcl=X7NM7yiDqO*(mdPP3iU
zk^NsdYoc8`d3?u))uoZo=hN?Y8hL$tBC68J@AC*bpGKbFkAY{?$oHEVcq)y&zk5MB
zY2^PM46~(?2e>9ipGH35;K4`J$P08GdnAqgz?RQ{mqwmollc8<<O{Z0w>yozLGRag
zq>(>3Vdr~k<PpAn=#4b;3Day_(#R`RS8CG8FML(CK8-xXhc2tq$T!?F@WnLp4tp$!
zOC$f#`0C6w@(^|3O-Umkacsf3H1ZOC?M9@LpV%#MU>bRfz2-!xk*^r~PDmPgi?d|E
zH1ZdB-0?^wkMUwauQc)*$1drdMqZ=gvo>kuH%=^bP9x9px~qK}`Ho-2J+P7YxcZA4
z8~Kluu3oc|2RS0_qK$mW=d@)u@*)#$r)|joFZiZQu8lm&x+NJl@+Ig0ZnBX#d8YNB
zHu5Le#{X&~kJ9D%AshLW=emAlBd_w$b^C1OS02gx#73T_KH@_g`IeV=Y_pMf>HGL~
z8~K+n#c#2ZhgqAYv5}9tC3d}yyiC6Xt8C<FR&`0Rk*8^UeSwX9P5IF*8+n^~iPLQ4
zZ#q;>u#v|(e(@+9`J6{82HVK%jEd`PBfqntJlsZ}=lhESZRC3{yX<Wv?{mRwHyin%
z>+g5Bkq3I<<&HM;LGQL}Z6hyq@!qC3@<VTh+S$kx{nT7%C13Q#*)>-3Mkm)?vywkL
z>z#{M@<?CyE4PwQnrSVvl2;m;kY^>oRJ6#ll4rW?2aA<_)5zy#D|x3Ls-sr&PeZ>s
zVkHlC!Hk1e@==d8Jzym-)#tapR`OH-T)xwa?En0Y?*FxtuR68p9V>aOQ@3xmlE1oP
z(o0tISpR6Pu_F6F&nJ7GmAuwp-dklQzjf*K1S_)t^M>?VXeHluz=hdX@?Pg3nr<ck
z^-J9(D|xUTCycR@54+!Wn3cTPdAIvp$&Vdii?Wg@J9KY|m3-ONss2{-W)07KS;?R6
zAL(i(kG8aPH!JzHU)^tSC9ihp*_KxFYkx8|v65$d_n^v3zU_jK>n!Bm-g&LYLjLWK
z8>%hj;eMQO$wEHv*K;Z?<mH~5Qeq)LcjUMN3wgQ)BXTU{>%KcQ%|hPp+95^@`MaBk
z9=DLk`}>GrE#&j6#~rqi*L!Hnw-)kySI*gQA<y^uggqAWeV1?e*h1d#!PmB1$p7v2
z@jDjsfPXu<)j~e-OQx4B<OL_6)mX?6{^b683wgpfI<K*iFT5slnT5Pz^^AB6`NNM>
z=UK=jZvNQ|7V?Qlq)oAqSA3{uyoLPYac-k5<QaFKG{i!_al6g^EaV;cI}&Lj|M<hp
z!4~q6J>2{)<Rh2O^s<nbob`dLh5Y1edEG4JDG%t>(L%nmc)qoTyybPfoGs)p&pu~w
zA&+@opGRi$ndJ?4&Ez!?GTk(j-+ZfMm6<%}Q;RQ{$#=f-dzqQM=l<=A&E!8HPslfu
z2ffyqZ6+Ujwp*H+yy%ooMl<=*ndQgL<VjB*{+pS6>Gt3JXeMvkvBN<#`O^W~17`B5
z-@N>p8QK5Y>KUJy$*aC<{m@K)byeT@&E#2o9(v16zV&vW*UaQy$9}fijO_pHt}Yrg
zdDwxw)|<)4PVKqIOkTF#?qz23vyXc$Hj}6Q)7SIO<ZD-k%`%g>J?_tGX7abMjhkd9
zkK0l*#!NnU@yg+5^16K;2ARq4KJ-zn`77|e6GJ1+<a@8m3^J4Vy??2nnf&jr&ArUz
zfg8VZH6!~!>)VOl&E$n=*LF0MA0GH=8#8(0wo%Q^<csgAbu^PV{^PzUCi2G}rq`Ls
zBY(G9t%-c{8Gl|kkyk!<!xa<x<$FWUo5(YFuP!x_Z(jawk%_$XGb{2<<ezs9$uW_K
zzU@w$iG1{t$4w^k()(`}Ci2tQPCaTOPyK@X&nEKKKf3*ciM;i<%-@*EUq8NczX{p@
znZb#BP2{tm8@J0uUVFaJhbHpdotwUILiT^A=Hgo>^4&wyUNe#R-uwHPOys}M`9NzT
z557R!Xd)ke+p<IxdGT+(u+l_+eA?&)6M6Du`Yke%FW)L;o{7Bq_C7OB<j>D^n`T1x
z|Aq5CCz;5nKhk}yiM)Dq_Yo%Y>wEMXY$DJ8h+97s`S$PmM48CD|1l)gME-r({sAUr
z|6eeS@iCE)4-&kIy!;ExT}<TX&)eM1M4o=H9UV>N>$@FlV<K;VSw?dc`TGwpJDJGi
z&uM07BA>s?|Dln*{t1)r8p-d!yZ)AuJpYTkuNlercS*lwB=3LMy>mwL{}=d_8tDUA
zHM7V_KY-z#d?S4U^G!KM`U8ePPB+pgur|hGMD~BirS*CveFOV{{=-QBz<2k4HPT1$
zsNWGI{RAIw`QAuhK}yEgMr8k=-`{1wkv@Z-@q3NP{y%@_$Sxy&2N#>{Fw%d}Z`OZ|
z^dS@<ddEmVg0cA<M*0%&$G>8vKOxz$$w;5VFb|E9eubH@Y%tQdaP0D0BmD~rlU5q(
zV_5iGf{}iPuRP<8^fmN-f4-6ahHmz=jr2JTOM2c&zr(Rhla2Mhhj|l>^gp~`INC@b
z#H}gAjr2o&dSZ}~zKD;W>u01tqC7XsNT0-p8DU2HC1#ff8tI#O_eDP={S$3#yo~fw
zlx=o1(ogZET`wbj6)X02HPT<<AJfrDpG8zo8zcP|+Y?$C>AM)@)YM4-MZeGOjr3t`
z9s1ZnKZfUp`v&?l+P+z9K=yz7gwUG?`ZP+4s|@sO9DVJQfxe9^5tRn|H<n*0HPFW~
z;G<##{TvG>oHG0lUq_)+u7UoJJ%45y==1nJHO)Z3NAFm(fxeIPb+Uo}k2`<-VW1CW
z=9b?K^n<h;`;!6L|7krs9Wu}#va$SI1AQVsKO8X7FVbi8J_CItFHhZLpnoLDZ<m2S
zk|6sX2Kq@}D*2Crz7oIR-Zju);=SWd1AQhNlV3B?Z{jj%i-EqAZbKyl{U=NPQw{W?
zwCTLTfb9R&<_?Jl`ch`yT4|s^#jbLxfj*T-rxqLNSDBQxz<})k)O+T+2Kra-$}<hf
z{!bnM=X3-8EccI3Hqh7dP)sn;-!k1a#z3D-(~J=Y`d!-Q4>8d9vbt=5f&Lfo>R1DP
zFj0>q4fMl&+BVEUU(8&uAOo`hQ`YtKH_#_@eww#|ewl-7JPh>BWWVcbpnqoc4?PUX
z{!i(d+r>aX&8T}F4D{7xxwbXXU-RAQmInH4&aZPe&~LM0pQC}kn}zu*1N}E&IX}|V
zhcjlteLej+!`9d8>C5@(hnsr(b4Fjgrl(J5N}nrw`gML?aY0Yt&c;I(dSw46Z@+t1
zPajY7LB)FddCt6XN>5);^TJ#`{XN^gbM*B2BqwL+>GwIBY1PyB^Ma>IkL>^C$y!-Y
zAJA8Yf9UB4njQJOp1z>vAN;IG_J4BWy~BF?gg%?|y`Fv{oADbxeM92|59sM13jBDV
zo<5=#&U^Lr6E#o%L{DFlQ`JX$`ithoeW0h$sN?DP_4FJ0PI*^P-_fq@H}&)%t(>q`
zPao3m?3eZQBLz;`tfw!j=V`5;{-mXGDSG;pI#=O?2Yw~@<U~DvOYb<Z*3-W<<KyLe
z`k1x^Cg|yBYHf<w)7Nxw&H_FCO+)X`)zjxx{lP3f{Z98IXXxpBia$M7PybVh?m0bu
zP;<Q|=;?>LmNiCCUsOrTNIm^geSC-Mk^P@^_Vge<{ZcpI>aVA7Dt<_;9@+m%ed{9i
z^id@q3DYC{KdIH4U_E_R&4L5;^j9sp>8q#D%IBxvdit%#rh4e<yUH1=*3*CWYwKQm
z`mh{Iy6Nf1I`mCvJ$+evZ3jL5S&@_5>gm&J<=aY6zt$-G=6d?JE}Utir+@3xQ3pMJ
zToZPw^z?IeksitPbq!xsC)3|mF!ruYpI1gijg0L7L~r+-GJRj?+g8i;e>JneD$@t{
zUhPGhelXqDN}0Z}oO9(e{b8@2JuA~E_IYu!Ouv{{aiNUt|HPJO@@4wRW|W_l=_6}?
zDO;wW%>8DDOkdfahc=o1vX`4%Wctjqx*KKs&2#~>OyAk|A;)F<&)UsAD$|EnoA|3t
zKia@;Kgsl^-8gtyra!G|&i691{}W!l{jE&D+VXB+%k-`NHuy`K{<W3M_sR6Jz46gr
znSQobwohgH+V0owl<9997xa;g?Ei!&i$9R*ck|u-ADO<lBSqU}`rp3n`i@K=oWl!m
z%JjpTcW#yGi@RO+icEjpR-Y|0vj5{>S-VN5U#{x7R;F+6Xsc8i+5ho1b2rNL(S2}u
zolHO7Ugt!azPe6vt7ZD@ZXaDC(`OgkZJA8J-PMgR%Jkhi701i;-@P$#p-dm%#{KhU
z`teS*nJd$mw>@>1On;tyd4^1%-i(>kW%~7IW=@gm+cOV&PNskFliw%E^zoI3kCT!8
zANS@VH2%Za_j&M0nf^Yn!^33y{5nJqk&*o$xBS>ZnZCc^;r(U$|K{h!%Jcy~m=i72
z4`^Q<A=4MQZc~^{f8dl(Au@e}pL`oA(=Rw>L?4;H!SxlsGW~;&o4sZF2%orl$@CL0
zHo4366~-)6%k&o}cW{yEGwgl5hm7q1*n!Ks$@CqXyLXZ4Km0ADqf8%Sx6SQk`VlWg
zwUy~hRNrhR)1PSlwuMZe;+dt*WMu!x&hu|7)3-RW+EJ!|@!KEmW%?L5q^e~48Gji5
zSkTw_eEWxj{>EkH_XT~9)rap2`W;JOtrhe=4w!RW(Er#X@}{5<a%8*ff_})G)m4JN
z$Y$AB1pSfQ4qXz+{*QU}g9`%L|1np!m4d#><4Y<8{gZZ6%LILthliXM^i!S;D-rZn
zF7PfA^jF69Dip~6kIC*-An3RJu5F&6@3OAdNkRYR&#iI<eVFIkWC{8)rH&bbzRWjz
zqzU>nn|N6TeVVs|&4PZ-@dJ&5zRhlv^n(7)X$yrw_J6cp@^L{wXRr5;3Hmy}{^oZ<
zf9IFhUj==hoi6<>==Z$c>?c9r=a9f31^u7)(+&yxK*Mz33;IFxzWPqk7kc5;H-i4q
zrOsaq`b6jUJs{{8HLl(-ko_OM^T0kq|LD1j&jfv>pSbQ7^pjfW?iTcw#_#z=Ap1Wm
zv2v%N&-Aw6$AW&-%ETRlzSB{Eejt$jAJwbXe+7N0i{|`C(2v^dhxY`s|D#4ZZ4>mT
zo}c}Wpii~-=eGp?s_Q$vDd<~Wy7qNJ|7uR|Yl1%3ucBTR^t0A{^0J_>^>C9d0@?pj
z6>ByN`dnWrl?45+J16P{eXkyRjiCS4B`Q_W2m98+WI;ddN}r8_zF7Uf^@9G`*FDw=
z`eY6J5(WLTYkbxU`exrhxLVLZ+dFENppQ0Cze3PYdtl;nL0|2MrAr0<wfEN~2>NWZ
zn!G5G{U6!&)5U_m+q|fFf$aZCr@V!NKHRU@E)ewN>N~^<`f?}yGEX4;KVrh1xq?1j
zgVP*AzwS3b%o6nNHk~_D(7#*Q>IFd`Z!ht@pr5xOX}X}V*P+ieL4WTT=cfqze2?y(
zERg*lF?{}Wg1+D3Zj%K4zrR*a!2QLH*!%T(K|k>0wc`YR!P))C3i^XPw-_Vn6FyNi
zO3*KC_uWWA-|+s;BLuSl!^Mo@f<EGjp~D3I#8X-i70CV%&!`$K=r8^~bC96VxYwb9
zf_~#W9}E!m9S@WG3;K_nF6}4iLmv2iUqL_ewGpv`zT~zsF@pZ&0|C*3KINZ1qY#P=
z9UkivDd<}c>mDKKU;eCXxS)^u)ox*ee&({Cp@P2VAKXI({mr$0!Gb>LLlHp&+5ce`
zLjnbT&#zAo5Xk-y+rOxfK=yxFOtQbAA9~0(KS5u#{FSeuKl*2rkDyQ5t<qc2FKzGS
zE$Ewm!Kb&Nf7*M3m!OY&>3UB=Kegvx4?$n`)GT*_?EkO_kK6=()?I_$1pU_EEK&>l
zu7BF;D(JtC$afL+Vf(jp5%gn!G_jYUFI%&%r=UN(Ah(C0Py5SmJp}#Q)p6YgecRuD
z+fC5FU4Fl-ppW~l(Om`o+y{4d5%hJBywO?E-~If^&VoMgGkZD-WdDa2J?tpx`<^hX
zqoDsg=2!<oANWq!4uXF0q*vMtWdDa4uC){NhrcnSouE(LVrnbs7uQ6z74(fC__B?l
ze|${OHiAC#MgM6n=qImj*;>$7{%C6}L4UcXX)8gW`P!{51+xD`%38D(^qm{uYa!@A
zS9fnA=tIA~ueqQfy?<zPL0|e4xtX9pJ$h<0L7)1iOU{CR^){QF1%2xWyEzN`*Ns0l
z74)%Bp4wE<&py4jiJ-4NcSjRJf4g}=6M^ji;E;<>0@?q;9p85n^u4bf=p^WWA9&qS
z&<DSDucM$Je$;eFQSXay<tXTn53)E2`sAl?aS-&&*9>+L^vySSa1iv*e`vNB^wIBn
z%U;k=-))+`ps&7_+FsCKzww%#pwE8xA9jL%`=8&n6ZGA`zQ|4>`#&hRubn{lf6(?$
zb^_V|L0LCd0@?pTx*U~2_J7cqhg1UD|3M@Fs}jim51N;%63G4!s$QrP$o>ziouCrP
z{trs(rxM8i4_ewsC6N6eROq4-$o>!dqk~Ey`#-3A3zb0jf6#SDl|c4?P(M4|zJp3-
zPXK_*(QXnhw-mT&XjsFwPfzxCO(aK^%3&7P*!Swo|LvS_*`e4wP2dLJjJ^L<Zm@6q
zUu<wVz{>*{^M6ODrM%7nUT5&e`ZY~kaKYJW2p@rS(|uTSbaYBsnS^UM{SZqINBLjZ
zU|ic_27lUfG%vd1`VM{gFdX8zHh2YZ&e<^$3;4+x-khCtG?$zm4|AKN;|M$)Cp%v(
zI40V;W1&fZY*#g%h<lKlM&P2ZX$}6@Hf@6+*EHRNtE4t9!T%{L=Z|nz$5gv3*zWuS
zRyn?5cL<l8IR;{(S^aG{-;Wh7+B#~S-^03=fAU&7XRfsOP_<l(>L}H3viERo8N;oc
zoCl%UdpNiB;nvN{m0RKlKg5RSylrPQulbVmSd<oB9e;7|frr~NfDh+4=VQu^_rf~I
z-<@~XFFLjy%Ue6DEIPIH#?x^;rd-*%<(vH3Kb&K6gZ3URTdw2nA6FLJwj9ly`m_FC
z>^(Z-k+@++^If=-a|>QmI3GZ1=GYsnTiJESJ=v{jTmN$6qN**n@np9jn_Ev&*{y6F
z${WP$Hhj!>tJ?B0H^I6#e9(5Q>zBQ`jCYU9ZcY7i4_s{f8*eA6Eq_zJ@T01BIIElj
z`FQN?+NE+KNLiSN>o^4~3-57Dh_b+2b_!J%_{g2Ylm#~~gewaYuNI*!Ea5_A!$N!h
zBKqLrbjZTZK5<obj7PPL9>53dg#Ym3@X>Y}hwIsmbDsW>^(wn|c3!PJv~XzMqxG~V
z?d&GowQYje-BZ<~#Q?0tTeq{yp>=GFzAZ*~!0V)}cg6#7v}=KN*y3b|ElqrIwVo~T
zcCEkA3cn8J2c7tX&D!7wd7*i46-$c_`02)<ZP}{fE^y80=J>4z+6`=3f1gg?Ek}1~
zXV>0tP?HabwB+5ic2YSw^XEo)u*c(UgGD|#WwCAe-xk{`i@4)~E&H`psoLAwjqbpk
z>EMP(5#*#&b$s?J_PFy-f8E5umRwPP;;+|UrB$)^Yq;#pIzU;^I$K%KI#*fGx?EY$
zx>8xss!`Un>Xh}Y?<?zBw=3&e>p!SeT4&a;mG!K@He7aQ{asnlYE{;=rYY-L3zhY(
zMap{CvWCmfto$?K^L_Rdiv>H?B$fd<JF0HmP1?;%GaELr%ze6nmzFkcVBr&P_z7N0
zY1qJ`d%A&_wl!>E;Ztt-30~r-6z-hm>!%xd>F0(GEWbb9z)R+a4J>I-H}FzH!v>b3
zryF>wqG1CIpMS%hW8vuue|C5f&#^RK;kn&Ux8g!*{S_v&48WPUFuDFEn%uB~g)dCQ
z23}gwuz{uVC7QgOm)16HVBrhX@DseWwP6EG<4ZJoH!pqKuz{uVC7QgOmku^;U}=1b
zChz8@;|&{F8egKxyLl<AVFOF!OEh^mFY#&HsrWRWp2Bg-PBn#P0M2}%Q|h1d)P@Z#
zbDwVDr9}-JSXMsWz)MLD8(4HtH}KLM4I5atKi$AfdvL~`vwV$n!=3Ze4>)53OXG8%
zQvaMq!v>Z#oEv_EmvV5%Pp~vT=PC8i`E0`mmd4-ul)wGfqp`(a6}+2uK*N<;W+<y!
z=QgZnc~M!-$|sHcWZ9^!X4N&UW_d?h&B`Z?YqRWAR<rWyVl~SVWi>0GHdeD3mDQ|#
zs#wjEr>th>Q^snRv&w4LhTr!TT&h3y#Q%Kv^L1-H@hZ=ro?X6I|1mO(|Jyxi-3nie
zcDy#uc7cIG_%~(My0r`AgQl*HTba0c)!G#!)~#Hal(1@LqH1C6?A2>mEm<44LcKU)
zd3>VUXJd4v@9ZTj*Qt|Mty-R_j$6Az9lv5h{Gvtii)KdzhO0w^Ln7CN&BpqGm8(|9
z2gJuMNSK|la^doIi{fXmh+Ft#!pivnzi&1%IZ@T{Ohz}{kxGU8pSO1L;-q;AD-)9D
ztqBVWT*xOpZ&Cc>xOK~u<|QSsj!z7Hk+0*t#H2;omBa$Rl=*Wj;*ws(5?)*`EyU}P
zgzKzbw=ju6QU97d)xZ7@H`R6y9RnSb0zEuD9Fo-dubKJ}H;1KahfZoY2S2sL<bDoa
zUUGAou6FRniq2|>75&^CCaWC+u+(1d@B)?=s~x&wsdxRAJpzLq#;6@4u%dbWiZ-~$
zT(yH6R=B7g)?jIZ+93o>t<?_kSemJJ@WN7ewZj}NEl@l3!jik%A*ElqeK-83>z@H%
zhs4Qz73M9EUl|hlzpsvJK|<2x`1RxBS1w6<Q8jq-_<7?8PaQRH-0%q_QHD>RJaMve
zmH4%Z@gtVUEt#yEH*XzYw&;0Ds<rWP%ZILtUp)A^un^VisT&d&Em|Jm@Z$abuERqA
zZEZ+sG;R#H6&8vcTeNE30{nDhQe4uy#$W6I@eLaEZ@=fK4}Z$&nZxIeA3X)nW$379
zpEPcK<-&NrApiP!f<wbqtB2ITB2(k|U=}Z575CTEgz7Rx#TPT_-+nq0KdZb1Lnh;e
z`Rmo3GJ3+uY2yY@Rwcf;YHgBw-O9v-B`f0>sd*gpFTbaVkWdv~KKxGp+M0m(;?sxz
z^m$GlK4t2>5rapMn>Km4>gmlcd@*jV@=FSd#A98)YUPr@-)RDFzTtQIFLxgr5vlxi
z{jX*9P+a-1=Q4Qm$Z6w;PnfE_H~!`4!-HcQ-e?Q|{vHSo4v+rpLGroRKd}FObdB$>
zp|P_^CM1now_rA&a6sa!#Yr2`Mm2Bf_$i~O%!>#dHf7Sv_zkn`7iVK(_N29|md4|6
zb@s@iL;vxn{p;~h7(8M0gb}L7H(e6mvwR0n9=~c)!s3MZwW`E~lz4tfJoD)ISVvBn
zrXCs+qQ*yEU`YLkU2sfDjM`^y{POs?#CTuzEIi1d#!tk6h=2w7P+j<<dTsprghYI#
zszbwr!($@nr~_6kT)nRULc9^;HwLVT!gA7!>sBm4U5xdMSFeu<NL(GTC?t|=`1T9H
z2Wfx&N*AdEmMp?6us9%89WXIW9k6)issMaEB`m~MmM6p|Cg9f`uz0cZ86J>`*Mgtr
zShpxHDel?j#j6AG>6WxMZeddYRf`uZ@3#6kZT*|)=^Jdyw4p<XPnn{;arrv%ms9_)
z;)VJ*Nc}I6o9Zt#{uMX8!|QLY@vmZV{T=Wfqx_Al@QaF7`|zcmTK}bj?;thqTRmL)
zVo~E)x-dR5an;&H-~Z3AJPwQT<p-AG6FZf?rZtXw=0Eer$?we}t({-Cf5mQgbCa>P
zYH*8*&5b73k^iV;l;y_y&+U!NL+gJ$8g~-MFGGCk;-b^ghTr`7C{>eIO~*I0Z|>aQ
zv7=olyDko0?Yh}@x9efo)6T`7N45WRdUl<o>gJPYui(IMxo1xGLoI(>#+TePCkK3=
zb$Vu*`xITVT={g}U;7wb<)CU(zy0ZEEI)g4P&NI>_NLEn#?L$dW4ZZ1mT~a<%*jE8
zW7ua-4j2G<_T<oTy#I8SgQ`RQ{kMI(=I_tW;UCY|LDli;HF?27)kW0<m9HY-3+?fG
z1aO0L;_VJ^TtMYA4>cQ4T;|b2<B7{}G%lcWdCxzVfBDC9=0BGI`du{q{KLlWn>gCh
zRMo8US6;u2-v|G;{<-txnWXYu^uJsF`fB-W2jTzp$<6QSfBB%t7v8_Dt^b(+m-Wit
z$3MOl_+9reSN`|?1%5OA%aud;wcWTYQvV&@xKO`e((s<P$J_4`UO$d0RI%dCeuK4}
zN>#(!U8TCmiZ=mYXM65!<Mp-gg})3|7YwPey5e($RgFOxUJq|mey-TJZy14M<vWiR
zH?6YAFW!q4!&7~f^&v_fpj5uEc>OU-eO{@2e{p?+QhA`lWsYsJzNFOGmHMGlcPaHt
zr5;x5A4*MA>ItP5Dz#Lp7nEB6df<K@E6eq-1D2cf`J?jhgtfC$dn(mKsX<Derqo4B
zO;qYjO8rEshm|TTHAktXO08DvBc-;)&N%O%gLtg5N*%%Kgx6E46Ifg0&qJw;S#kX}
z%JO<;d9$+os<Ql^viyOvyjNNNQdvHtR9UH6N-b9EC8gFX)gB+gykCwVvj!+NmepOQ
z8m25yW_81h&et8!gP+8#_3txOewJ_<Z{hmNw<?!CmFlC^V5NpDwVzT4DRq=m$0>EH
zQfDZ2zET${b-7YkD|Mq%HA;P1sauu0O{v?JTK~Sp<J_YxA5iMIN<E^~UzIA9YE){5
zQgf7AsMHdrRx0(9Qg0}=Myd7hU)+EF-!W<%zK>8lD7BYTIrPi*K1%JQ)JUb)4~=8{
zU}br@QYR{Pic)7Pb*@rhRO)i2*8d&gb~Y%>o0a;CQr}YQHl=>7)K8WAg;Kv#>W@nO
zMXAS?s#j`;QtSV&aKERN<zl6tSL$V@-cV|dQaLQo*QL2q+bOk^QtST?vE5%;=FmQ`
zAF0$qN*$)uu}b9(3$OQrQs*djky2k&>RP4N|Gnb+T4lNZ?-t8%D$DOGwf^rG>pxbO
zIeo<YIiS?<mHMMn|4?fE-!rafRhBc9TA<V-rIsu8yi%_#^|n&$l=@hy&iuQ^?Y2}Z
zCkD98*(%oFO7&A}xKg8)I#8)Yl{#Lj&ndNjo({J&TUlPL)TK&Yqttaum6W<gsc$It
z9i{G2>Mo^zuGBA;dPu21DfO6Ag;LX$nx)iyrJh#mIi+4yYPC{tDfOXJ`2on+r>Rm~
zD3#MbT<@k-U!`&;iR;6aT0hT+<w45wFr|)F>O`eJuhdyeU7*y(N?obcwMtD^s#dA5
zDD`!vZd2-ZrS4Md9;JS%)Nhpfqf&oS>T#v&m71p1ET!fv^|VsUm3m&ORZ6{~)O$*O
zsMPxXmzIBhpWtJ%{&mCV`da_Jjn}Osm+@a$WxXmeF?mH&+yd03wGH*f#!EP=O;QE&
zfKwH?AQ9s@I6w~M%0TY9{cYzI+g9<4xXLrbNdH_}ze87lD~sY6tXqQNqQ$Fl2lbcZ
z7A(N=b;Er$tXaNl;j@czI0#=7uRMx|Yy9t;<s6w*ZV^vI6}WKKiWTuVpnc|E7h@z8
zSHi(*U|bT8xfiTU!p;7_I5i$y@HOWtyrDe(A0H9*CpY|$k6Rp%G@Sl<J#OR48)s*n
z|L?9BjO*}cp1t3;jW>ez{9W_Z2j^xu55k!zN9@$iK;=FxufsF%Zxqh_@y5qHj0>A^
zR!)t#HwVjqyWVE3*rZ$urSW>}ahca^JPot6tN;9JTyEU97Au~8e6#WR=Ho%|@$qr-
z_E=xSx$$RkQMCtO`usj`JT+e2junlUxlMMmQ?<Z*z46qzjr%aq-tV!lxL>@Oyk8!%
zHs0^&xZL<NxTwm&PO_R8lvCq2PF*~Edp%w4>i6e(dpzQ8yuF`sx$$RkQB{T8Ys(AD
zsd3w3EI)gDeV(~J9x*rGo)woHe}*^l5V!a6nH7x}jo9|=?e)X$@pa|n!y(Mm+sngc
z{tVw=Jl$()r`pFmQ%>B*Gmj~rz22^NcB)m%byym&SEXET+|;tYUHybq<8tFoU&4xK
zAK$QNo-dEP8lUfdT*lwV>c*engxia0TtMah^2F!V_&3DmskptT$JJPFydG=gd!E-j
zhT99q3LG|K<e=ex`TOBxd-nFKI@;AAA7OR<sqyxLBEy5#&zwTSqa$L%L&7n{sBYNM
z@P9~faAahpS{)u55{81){N~c|aU&Y0avE>b=jr3*n)!R`*E=<QcKBdiqpRxm!@)-m
z)vBb(@loUK*9=`_H{UehF>X>$yVF>^YHCh2>ZW<_Iar!E?S!3M;24$1=J`Y7x{e4w
zwtD0s->{sXr#JaF$M#Lq@Dpk`@4s(%^ZeVgy_?(Lmes!gCnnZxTGQ)qYjInvTu(T=
zb^Y7gO>Uk3w%pdO{oj@y-P-(ZdE$*HVZq0`j#xdi{#pM&{cn&;+#aYB7jZ7aISXeQ
z=bvysfb&kA-^KYQoYxPu6A3ua!FdwS!*Gtm*$-!zf%c*u&Q3Vr8(=T0a4sF-AWq_J
z#`!m#zZ>8v_Tao7=htvf8Q>&V;v9$bv;j@TD4hG@95kS*@W8n<&dmlmi%0#P#f|>W
zL?zCra8B>vTpY*waQ_zK3!HcKZz<lwS?b?PB;vfde`_%l=kfj9h(S1q_irn_aqiK-
zooJ1-egF2NwqFNv8RwFI9Yqe#hJKyI&;2@!uW|mQUl;LSzpmnCoHzFCCYJT<F6QAp
zxnB=4ykAcd)32B4gR{Dyi|EkLRW$9V7Il5qqPnk}DDUeo^80!SYhO=s4Cn9rdWp~a
z_7)%X^%k%9^%2^>zG8J>Ke4E<zjz+!v3>i90eu5RXx~8L)i+3V>l-Xu_6-rLzM<lF
zY?!zZ8!n1sBSdCwq>y8y#F5x&aUeEE?2L^S@5c5OFU9r~>tp+igxG;%PV68tDR!_J
z7CS^l#SRtzvBQK*>~PUOcBF8M9VPC^j22ZfV?<fZSdkkuPFP|lh~Hx-ii0te#NL?a
z#D8O^h^;YGg(ha2SQRr}ER2~UrpLS>#>C7N{bOdMUviG{jF~IC#vrB~6DOWTFA%q)
z7l{ke@#1v!5|J7Gq7cyu;z;x|@n!UKu`_z5cqe+5cqw{~SQoukBt$2P+0pC7r05M|
zX!J%A6`dmdqEm%Sv{tl>)(NNRP2zskW>FQjMU+LoB66c%6_%*2;`gZ6#lfgI#onm5
z#ebvT5nH3S2~E`dVpY_C#KNfmisz#~6l0=xhyhU_i;$>Y!Yk@i(KTwfXc@IvJc;~V
z+>ZQ0T#Vc=iXsn)tjMp09Qm#IDe|B=5c$2>6?sT(i~Lb+iTp`yi2Ow?jr>i_jXWxz
zi~K_jk3247B8BJ^sTb-<qv#N67EL3qqAns$R7Yfpiij+cACV($5hum5h&=H_M1j~B
zQ7Ar)C=zc*ln7nKS+O>vOe~J55HCbjit!N_#h{4GB0S=%@QJu4dPH0oZ6a<8hltza
zPWT;hCH$T^6J94ygg+Ff@W<lUaFzURxP!bW+)4gVcvJbc@MdyqcuRR@cx!n<cw2c|
zcn5iOcqh4kco#W1yqoM9-c#-x?jpAcSIbYrJmlM9Uh;)7AGs*ZPtFSKBg<hy@=swQ
z@>gNu@~*H*d0SYt{Bl@dc|%x#d0E&Xd0yBMd2-lrc|_PqIW}yJ91u26b_<&*cM5w>
zb`F~=KMb8N-w1s{t_+<ep9-BTr-#PLe}*oU4~H(6_lLeHe;m3@ekXLLyg78Wye>3R
zP6%Bu&ko%vPYO+yhlT3o=+I5Ff9Mw3HS|@vL+I;r)6h5Nx{!C|>X7&3ijeJce#i&1
zE#xElkC0vRp^)A3zL3x49U=SVw?e*@H-&sHCxv_`FA4cUo)z+=JTc^Fd1%P5a%9L+
z*)Qa{>=Gi&?L&;RQ;0>rADkv%3(l0wgLCBk;9S`nTp%9{J}v(cTq5raE|qr#SIBP$
zpO>ZJOLAiHRe4EpwLB~MraU3IMjjG;SB?y>ll_8`3ktT=w-0vII|Vn@-w$f8zZTR=
zUmny}pC8mgZwu<8KNi$o|3gqO{k|Zzen*gp{;eQy{iYy4eNs?>eo0WUepXPpeqvCR
zerQmvJ}PK{-alxt-Zf~LzC+MReUqTE`ntdg`s%>v^c8{A^aX)4^l5>!^~VF}=?@1k
z(C-gitp5lZt+xYL=r;$h)~^dp)F%XP(9a1>(LWcc(+>~atd9wNMIR8jRqqz~mcCQq
zyZUB<|It4T_&|Rn;A4Gdz$f~`fW7*RfG_kS;DG)}z_<DX0pII)1^lSr7VwMy<$&My
z8v~B(mj}rD`2i;V)Bu})R6vHlUqFsNI3Q2&8BnP28c?in8BnTM1)S5@^tqtFgiKvY
zpK5(hpIdrkpIZH|eeUbO?ej>#r;nXsdmksm);`V#O`n#A)qUC;7WL_9n9--JVO*b{
zhCzMQhVVWf2A@9OhMs-=4Q=}b8Jzlr8SeW>8Ls*FHI(}gH01jaHQ4+|8vgJfYdGXT
z(eQ=;6vIdU&l}$MpJmwWKhLnvf1zQi{}RJo|7C{B{;Lcl{1Xka{u>N|$V0mOONP$=
zTMW(pUo$-Md&_X!Z=2zw-*!W>A2OE6TN?cK7=H2l!tkx%SB5=)-x;?19Wre7`^lj3
z``xhG@3<k}Pj7g^&ukd)mu493mu-mf%Qg7=oie!il^ELll^L4&RT}DiFB__TuNlty
z-ZY%@y<<rCtuy@T``B>A*THzex2bWLZwuo#-?qk=eLEVHeY+V~`1Uf!`MMjY`Sv!B
z@%1wf@C`DC`i2>M`$ijk`1Uil@f~b*@EvZv>odk!<uk!p<}<~Z=kvVL<}=&)hfkdG
zkWakv3!kONk9}4e-|<N_zT~sfxWPwbT;{XcIM3%5<5ZtFjH7(sHTLuQk1@n&htbRD
z6Js}@y~fr)`;GQK-x%+B|6si8eZ*Mm{hKk@`?%5Stv4R?wipk2XBfZmK4JXGyTJI4
zcaiZW?^5Fi?@Hq`@5{z{-qpsb-nWdSyzd(Odp|UWc-xu0yqlQ1d$%yP_HJu(@a|-~
z+q=7|s<(@&tha|LueXoM);qxTNAFP6;oecE{k{8{cJ>}@dbjro)62cbnl|>HWLnXC
znklaLOw;t<^GsuUFES16onQ*<z0%~<JJHm$_eN8@-a3<0?=7Y}udSwPueVL-yxupR
z^7_z};e}kf*Iv_4USFEN^7_{Fsn;RX`(8hrUh_I?(s;?H)m~;(yjQyE1+N^_1h0J4
z5U*lWlvkOlkJovV+Uts`lh+MXGp}0HW6wI%ZBLc?qNkI&#Iw0M$Fr^3<k`vmyJvUv
zK~J^$b5Aex4o^SxTb{w@&7KkF^`3prOFajf=Xnk{PxTyY9_2a7+~0G$In;BOxwmJW
zxrgUsb6d~lW=GF8=KCHS%+($mbA`uC=2IT8nKL}zHp?FGn}71yVgB0V6Z3A5&&}IC
z4w$!k95ib^j+oba{AOO_@uzu~hsiw2Bh5VABgY);k#7$4C^ma|l$*PHTrjuts50Am
z+%n&BziYng{>WVB?qJDxZ)QnzZ*4j5-qG@-dw0tLceUjccQ4EP?*5k7+(Rs>?opQ2
z?)@$C?n5jy-A7p_x=*kSbDwI7ai3`kaGz&!caOJpabIR>>AuEd=f1&m$4zUw>bAvF
z=JvWJ-|byXn%jRZ$K5`*{OGpFa=>lB<rBAWE$_P>w!G%{t3~5>+_J{aXj$x*W|`%d
zW0~YuU>WXKVu^LDumrhXvUs{xTe`W`T3Wk3usFEcS?{TvTCb^FSu4~Xtf$o7tQl%o
ztE~32{;c-5exnYx?omfu|EnHgeM3FWDyhd<lhl)}3F_yqbJcUKQ`HNtqtyx40qWJ(
zF!g$?4|EB=)Gt}vt6#S^RljR}==xvlP1l{)i>{wpOI#0FPq-emnq7ag9(6rx{lQhX
ze&K4h?sUzvZgb7EzT#SJO>r%^u5!I(jd!iK&UCG@PIP@>#c`4?#?{#t<l5Ti>DtNG
z&9#TEwX2)W!PUoh-zCsi?Gj--=hD|!=rY8X<ub}<aG7ZP)n%IPJD1tE&s`SUcDN+i
z-ga4S+v2j`w$VjvTj8?Bw!q~L+YFcYY~x)%v<-3j)E4cs&lceFjm_QVu&t}hueMe$
zf7<L_%(i>IGHlm+<=QHG71;`VmD&C;itfTKs`Tvx_&L+v%>Y9;3{1y4k0K=?At5Os
zp{%a$%9=lG*READS6y>$U2Da)lWq`DLQ+yf1VrES&Rn0r;LLT+^IYfqz3(E+j<?S(
z``+HS9C>@ya^me7OI-e8OKSdZOHTeKOHqD~rDgs?OZ)tEOSk-ZOP~BOOMSkdCCE2e
z2IPBM&d9g7jLw%@Cg!s()A9+H^YX{#i}L&BzvQ>c*XGyBH|LkicjUj6@6XSZAIZNV
zKbe1Cem?)0{A&I_`R)AQ<azmP<j?Y#%HQVCm6zrx%WLvy%0J`>$=mV~c~8DdK9uhw
zAJ4av!vz94rGP4D7yPgg6^vL|6@0RAC}^^9FQ~Fm6%<$)3!Yj`Ex2nDRB**2yx=d3
z*n(V(*#)~SG7C0YEGWpaSXQvmVpTzg#fE}-i){tr7JCc)EpiJ?7Jn8fEzT7<T3juV
zTih<-TI3awEuIxj%JK__WMu`Nvf6?VvZjJcSw}&>tgqm)Y^30hY_j08j8J%5MlZ~j
z@e6m#WQ7}LHibDdm%@cIWnqR)Uzi{Rh2gS*LVsCUp-C1~=q*bwbdqHhTFT}Z@@2~k
zDY8|C-=!N1ho##JKS}o$Hc1Z`R!dJ67D_J^K9gQAyf3|5cuo4K@T~M@;ZbQ(;T~ya
z;TCB_;cDr}!X?t~!nx9+!er@qVU!eCG+jz90#a^~Mk+0GlPZdAq|QZRsj`SE)fM5T
zplD1IP}DC8D{7a-7Bxtci^?ULMQ<cO7d?`!D7r0KQ*=qPx#*N+XVD?aA4NMQ$BH&e
z&J^WHE*CA5+$zeHJSa+(JS&Qn<QD}>%8L-myCRjOxyV)0Riu!7E)q$`iWm~O7$>0=
ze-(3z`^A#tHnF0(UhG_4CRP@|5$lT|iKi6b76%qz5{DO`63;5m6{i&M63;E(Bwkd!
zO1!dov3PxPmiYJLB=Mf&C~<D_bn(ezAihwn6<;rQ7vC$k6+bSPieDGA#U;f=aZT|z
zQDgC-sH3=3)L+~v8ZE98{U|OFkxQP5I3@Q*l9KBpMaemlbICE0vShzVU$Rv+rDVM*
zsAPpGvSfiMzGRLltt4KQT@o%@QsOWAwZtsiSmGnvUg9F!Ut%pfS|SpiDPf2%m*7SJ
zl#B`UN(O{4O4@~mCGUlmC6&U4l6+xX$x~r($vxpn$u;5klCwfm=`kUzbiYtkx>aah
zx?bp1x<aTdT_Dt#rVFQ(#tWyHMhGKI1BLOWh;UA+TKH3`t8iJVjc|3TM7XJxCEQs`
z6dox3COA<#Bsf>vCAe1FB)D5zBY0d|BzRr=LQq<oC#WsGC1@(WDCjCZDHtq0Bp5H<
zCBT<$641+52?S+J1oE<Z0*A5`fk#=4KwB0nK+C2H0?Ukoh%#?MT$!^Vt;|Z0T_zMP
zEn^5)m*EAQ%EtLS%RciDmUZ$^lr{3tmsRnvmlg8wl|AP_DSN<wTXvIQR(6qJS9X&B
zvFs4PyKEPKxNI|jvTQY<RKAqYD$nMN%TxJ^@>zVB@-V)4xj)}nZst!bSMfv3UHLKP
zHvHsr2|ufx&0kbb;^&l4@-~zY^R}0F^Y)jw@Q#(g<DD%p<6SL(!@FDlnD@B+F7HkG
zRbE;7S>C(yW4xB~{k-n-?Y!ag4ZO+n93H7+5szJw#gkMd^K2?&c&-(pJXOUsp1H!v
z^RMvcg;lulW>qM7sTE>gb_I*Kw1UK2T`|esTrteuRng5oRPm8}vZ9WAv7(H7v*IoH
zLB$j9^NM@i!iwwMs*3a6#)=c%&WeNF&lNkl;}x5@_{!B>M&(kjurix#Rhh<hu8iY)
zS4MD+m4V!8l_)o~Qp=60^x&pcI&kMz%DGD_1>9AYbnd1~Ja<>+IOkC1Am?Od7w2MS
z6X#ZCEhn$Cl=GtUHK(ZZF{h^TE~lyT8mFuB9A~KV1m|1j0S>WhCx=zFi6g06&9SLk
z#&NCsiKDKX!$GRzIe}G?oQSIFocO9Kob)O^XF-*cv!cq0v%bojv$aaZ*<Z!t9IGO6
z&Q^VAU#l8n->d3nKdowG=T|kbE2}Em@2d*g?Nu+>166tKv8sRA`0C4SM)euCsQM_|
zx_Up`rFuKtr+OpXT>UHCzj_HfygHj5U!BIDQytG<P#wu$Q60oyUp<ArwOY^KU#(;x
zt9E9et5&eDS4-IUt2yjv)ns--^$%86^(d>cx}Viq-N72HZe)F{u3-^tN?7cg*DPtx
zW0q~rJ(hdTb(Xf~0t?ifWKFNhWkuEOVI|f4&dRD;&stowlC`R45o=S;T-L6d6jpA{
zEY_)-aMq=oK-TS=DXd2|de)m7C9AB)nN?q-V71jqSp78|*4G*e3s(!X7`0<eQSE1@
zqPC0aTHDN2)xKjQwdKsf+I(hY?K5U#?E_|J?Jee_+RMzG+B3|Jwa1t{YyV&#s@=&v
zRlAvqEudoFu3f==RQogYO>HK#yf&HHP#eo^uMK1N*9I`hY5^1fPRC@vQ!>TxoS8Q7
z6il~wQl{n|mkHicnbY6lm{IS>8OiU47<1osGq73ejMeWN7+c;|GWNVHVjO+<l5zIk
zBgVCNcNzEJU1vOdcY#s(?i8c?-C;)4yM2sL@3t|9-)&@kf47Q3sawY2*Ue{G)@3l9
z>XI4WbukQ6T^Pf^E`SkU2N(%;dPYW_lCiMPg^^Qd!`N6SW9+QsGji+bjMH@l#^t(6
z`klHF`s2DjdVXC8y|S)}{-Lgx-dR^hAF9izPu4x7lk4;7-1^&edHq$oWBob0vi?uH
zsXmwPU%!_gUcZeVU%!E#QNN15uzndmr+xu_Q++0VSN&{yZhb8MuljKMmHHt1-TJBY
zr}aj9LA{DzRqsx3s&}A&s<)z#)Qjjp>e+N^1BEVVfaz8Z<209sA)2b8hlVt?(SjO2
z&}KH&(2^TUX>%Li(v~(nqpfMkqy5%!o3^jvD(zUqdD{7gle8NRM`(Es`)My5cF;;2
zHq+`F*3#M<exda@ETWA!%%c(Br_tE&6KT@-(KP$_GiaXg189c#fadpJPYZkRLyLd!
zMoWKhPh0rjl9uycMBDV9L)-nHN;~`>M?3R=f_nA+2=)H^KI-%L9n_-tP1M@=b<~#k
z71ZAMh19R_Ur})%9#feg?o%ZnZc%MNT&8+_I7`)k_>=1UA(uMi!#--<hwaokA2v~c
z{;-ys^WhijrVop$yFO%74}VCfp81eOz4{@BdjCT>_4$V&YVikOYV8LT_2UN(weN!`
zb?k#P72jw>Wi?t*rHw+WeItwN)kvWl8eytm;{+wVahQ_O*hk51?4&GeY^JPgtfy>g
ztfcI1ET$Z5d_y_c_>^*^F^`hhc!%<;@fxM9@gk+6@h?h8<1xzT#)Fh^je98Mrfn2n
z(?*JA(;A9%(=QZN(_#wRlueo5lun6mN~X+innlTOil8iS3Z|@Y@}q2TLMaEE^psOg
zK9tK%Zj`%C4wR=&))efBLaAxuQ(Bssl-?#X<!cj6!8cEkS<NG4X>%XhzPXd^)!afh
zHaC#{o2$tY&86hT=6rHi^9%Bl=11f;&G*T_H{T-fZ@xl4(R`kKvH2AFpXQ_FN6iPx
z`OSOCRn6PTP0gFg-OX#sUz%5v;g%(2M$3G%xFwTp+mb@|Xh|R&TB6B*En(#FmLPIM
zi!V8|1tBkP(UDiTc$0r`aU<_<aUh>)QIIdT$jJY+2*{6GSmgW`D!Hl!Pi|_NBz3op
zlD@PIlHiX$B<9C<lH_AE$?ju4$@60s$@sC9<o_`r+cWf%l=$&6Y3|2=NlQQ8CawK=
zjkNXSMbd$fXGkYMo*-TNc$jqO<9^c9kGn{PAAcv+eB4NC`M8GE_i-g@?Bfy=p>+X?
z)0#!HXiXzIwkDE%T4PB_YXm8%HG~x1>Q72(okIGl)kMO!tCBXfDoHzAT}g*q9Y|+d
z6{KseGSY)qA?al+hg8~1BQ>-VNgb^aX{dFa_`P+6NNpP+3fn#r6>V)q_qHaYuC1Qv
z+g3#kYbzzjw-pdG+g=eDw>>4UY0D%2-gcL`zwIXR&$cVXzuPVl@3fsJK508nENsgq
z*0k*>er(%C>}%Uf9B<o1B(|?3a@%u=^7ds!=k|p}ReLrOv}X{5+f#_K?Fq!R_88*N
z?GePB_7LLc_5k9Z_Nl~U?PlWnb{+9nyAScdb`Rp)c4uN`yB)Eq-HO=LE+dY%3yJs+
z4w2PCC(1fVM28NT=-u&+fOL!!f;t8X(H(t+l#VXK{Ek+_%8o|D#*R9|?v850k&ZIL
zxsF1@&5qZEhaJxdZ#o_kDmwlpG<Mu3ba&h!eCfDMz;&J{usTl@q@5=S4xNVy-kpCC
z%$<7(L7m$P(VbfeDV-Y#^E=lNR(9qPHg+x}?CxAhINJFW;aq1X;bvzV;lIu#!rRVS
zgv!n+LQ`iLp{FyLFxu%)z;{h0u)E9zi!MFEu}ekp>GC3=U9N=SE=NL4mn|W!%aZVO
zmz3~pmw>Rji$mDkMJF8ZA`>ol;R(09zT+QvjpGZtzTj)RKI1=j_2T=wy71#&t$5O>
zCOq#`1K#RW4c_Hb1zz*11V8mtK7PihSNQl(&+wU_9^n^%dVpW^=?;GDr<?c#pRVFh
zefk@J<<mL*y-%m`&p#c<mwY;m?G8ME@A$MAKlEuQ{>P`^@wDzucv1IyylwYtyl3}H
zys>*3KA?LMerET4{Os<z_@BDd@hiGh@Ef`l@w>Wb;g57j;m>u4<8O9{;Q#9m#J}yH
zhOg=d_~vdCzPDS4AL~}(i9KF;PLCU2-s6OK?y<wGdldL7J#u_#j|3mrBfw|$aPW(J
z82B|k6#Uj6BK|-Rj6c;giM!G>hP&T0f_u?3h%4>s!!`7L!gcnv<A!@a;-KC}9HX}$
zC+V%l+4olBl)a@mb8jIosP`={y7wh6wf8A*LGL46PVWQU=H7d_y}ke7j`v>2UF^Mr
zyWM*c_oVk6uCVtsuD16CuC@0lZlL!N?pyC4IBMS>oUm^v&ZciG&ZBP&&d|33=ij#u
z7umN8m)y4!m)*Avx1w(`ZbRSCxLtkOxFda8xbuB;aJTwWaF6<uaQS_4xaz(bTuWah
zuCFf)H{KV5BlQR3`2Bu3>;9=Yw|*3->o?-2_3Loq{c2odzY;gM-vhV2-xc@2eka_{
zemmUZeg*Dqza{QQzYO=VUyOU(&&O5ub8yZ5Ok8h24L8<L#t{byINkt^vl^I$T?fWt
z?Z7DPJ1`7~4Sa?Z2m0W-1Kselflhe+KpVVcpaniW&<LL$Xn=1Fyn`PORKwWv1Gs9S
z6mA|Uf_n$@;jw|&F!A#XnD_Z9Z1wpO?D{zm)_%SZPy2iq4*&cQocQ?$Joocec=_i`
z@c%wvfOmdA3m^Xc7ku{fN%-dH<M4l<kHBv~AA+ksAAnmv?}Ph3?}o=e?|{jJ+hG3S
zZ?N^?CfIH8f3SXV9qc!_8jcvufs+P*fwKpf!7BzA!y5({!n+6O!$$|_!RH6F;9G;~
z@Z-TWxL|NLTr-#mw+_a`1B0>fx4~$bG8735hr(f-p-|XkC>S;l1;PPC{_xBpUpQrG
z3Os)ZfmaTh;LSsNc<+!FK0c&|{~q#&?+kgtPlw#$;vrYKZpayKA98?)hV0-ULkgHa
zYz0e(<*@y*6jlz4VPsecPao#PF~b~q&M*sJILv@o4^!dahsp3C!$kPhFdn`#48iw@
zze6vFzd>cg<Iwxzuh6IAFVL6aAqYS68Dfw0Llz^wkn>14q#o&lri^qzGe%mW_>mSU
zYorNUI`RQpH_`y@7^#DDM{1$7Bh}E2kxJ;{NICR&q!g+eDTZ1`3ZcG{d}w^+4MhI(
z3gUlx0V%#bgWSJ7fec?BLH=L<gCf7=L9@U73;p!v9<=hy9ca^+f1tfzZbHYuT!$`x
zxdz?&as_(&<q}l<<sww~<vi5!<s3Bh<qY)W%V~%)dJ>Y1{s}pZ9*4X~k3#6^VJLVs
z7n(JC5K15Y16nk?A6hfI7uq_y8#*|;3pzcz1G+Z44SF!T6?#4T8&om61!@}I1oez=
zfW}7u2NA!ngScPULRMc_L#|&}LAtLw(6p~Bp@^?5pro(Mq3o|qp%q`3KpVd<g0Ow<
z(6O%zpbKB;L$|+XLr=cWgNnY+h2DM5gxbGmK!acBKtH~wLG-ayNHR7XvL8!^yvLFt
zWGn#+9*c)!$Ks&$u~=x)SPZmgEE?K676ly~i-b;(ML^fa!l4IaVbJTbP^e-o1Zo-!
zhI+=PLt|q>5OF*Z;*I-5R^xt<+xRp{H|`7hjZcLl#-~8Z;{eJYN1$KE&Ctei6SQaC
z2pt<YKo`gL(Cu*@^mJSc6^(14x^XqsKCXg>#(f}Y!W&{tC?V;D7vwPE3HeNTK<I=!
z6f)rk&BA0%xI&93T%ffR&d|0AC+N_GBlOpV19W}D9(ss*Ghqi+P1r)s6E;xagaR7J
zkiS_&{BKr};+rMpjxl_bL;l|^pqbxfPzq-LHz}0!O#*Gk?E5B$PJ9zVmoRs~38ClT
z1Q2%hhZ?@|p)SnGHy(tW<U%Zr#UuxE!l)<N&=ky!NfwlV$(m$B%P{LF8PHD5;Ym7l
z4s&ag20g+QOj4m5Oe<z!k^)U)sNczu2xEuw`c8t(m>^8dcOsOAS%_KnodErgIe<BZ
zx%wRs{fl{pDaSN^$3Z=quNdMF9K^*~{eU4?j1J?6iNGXdvN6B>z!E^1J(y#di<mo@
zr<h_)9i{^_g!%u^|0iz#KiT4l!JZTZF#kUt<NuRSnV2P*by&7yJ0=%%26F@R5c3vO
zjb%bwF#VVb3<btP0vL}aj_{Bt#)t`o2~ZR!6|(^ID@=rb!|cbLgh|k4%zexYm<*L+
z-eW$&6lfHK$59~;Mvig8stX#7FOCj{VG?l+XdY%cRzcW+*@Z>ik7CZ_*w8<iCs_5M
z5c3YJ9<*TwvB>#%93P_N`H&bdfb20!ybwaL5fj0fSiBfY$4j6^m^FAQv=uLd4q{H@
zEud?7Ih2RDgkEDR@m5e1-Wuw~E1)q9iC_cq2)2+l!47gG*h6}ZAHe~NBsfB|2~N;Y
z1ZQX^!3EkxaE0~~+@Rx_zX|Tp9fAk+jNl0s6TF~$f)eT=ctgVk>?sgc5EIL;$cP%q
zk*I}KL>&Z(dMK1=fZ~WoD3fS{mJrR*IwAsXCjuy!I0ZUGoC@6_`a%zh)1bFRKd6f6
z548{jp*~^|G(nsWkx9XjfD{5LNTHAiDGV}@!l3|C1T>Qr38j#tp!uX|D2EgSZ6?J+
z`$%!n2~s?CiIf1{B_%=6Ny$(NX*SeAN`*Q}Y0wC14g`}kAQm|jl9A^^PULxzikuBi
zA<u_G$qS%(@<J$+ya-xKUV=@GSqkkSFNbo;E1<LFmCy}x4)h;+74(+88mcC*g<8n#
zpnmfIpb7E@h)mf82`F121?4x$gR&JeP_{t<lpWAa$}T8{vKyLD*$d@R_CuQ~e?a>v
z2cZ*`T<CAgVdyU9DD;eS94evw3Dr|hLY<V;&@cu2rBcs9OzL?^O1%g<QZGS1)GH96
zUV}oY*P%G-O(=u<544zi2U<(L2W_MN3mu~7L4Q&IgRWB_L3z|C&}-^5sFL~uYNEb^
zdZ}-qF={?Uq7_0sS}|lrD}~%><&ch63Hi~gp$J+nltin8vS|&_3fc!~BdrPAO>2RU
z(psSlv<~PWS{L+$){Uj&dZAicKh#G141J~zL6fvE5RLv764A#YJNh@si~b!l(IGg9
zj)$Y^L^zdBhJU70;a}+tcnh5c@27L%Ke6E@m+3<I9$gGSr%T~dx*TqxTfv=l1w2Bx
zgJFgP%w#yjGKMSc$Z&^!7+%;w6K^<#p@wHMv~UJP4=-kz;57^c-o}^$A7uE#ry2h6
zHAW!(fDsJ8VuZpKjBvP-5eauQqT#QMSeU?!hdIndSk9acyD-yW4Kp2{%FKepnDgKS
z=6pDdxe#8;Tnw*gE`xV4e}QwEIq+HLYWN0o9sH2_KllxE6I{jo4Q^&`gL|1f;4$WI
zn8ex#^H>L9E7l>{jdcXpv5v#jSSR6d)?aWE>nuEvbpc+^!p>8ytME?N4fqJ_ANU;W
zE_{=9AO4S(2j{aM!PTs%a0}}N+{b#2HT?5oGP?-ovrA!Xb_MLlu7>sOcd#G30ghld
z!b$8FcpkeAUcv5!H?X_mUF<&i2>Ua9jy(+DVvoX)*yC_MdlIf@!?+eU0oTVS<0jZN
z9GSz!@i`ovHHVLL<A`xOjtu9=vBX7i6u2ag9c~`S3AdbsoliL)xSbp&?g&SXJIB%C
zZgPyc|2Qb_EoUmOisOfC<^<w;IU%@lP8g2Fjl}V|F*qx39L|-Sgwt|UaK79*xG-)O
zE`ghko6G$fw~V_Ox1PHUw}ZP9m&;v+JHuUvyUyK!%j0grz2<JkRd9FW8o7IL-P}KL
zqufI{0`Dk}!#jbK^G@TOdFOCy-bLIL-W6OZ?>a7y_YW?EcMrFi_W-ws_XxL@_Y`-4
z_Y!xC_ZD}BSBSgME5*IwRpLr{wYUaeJ+712h#Tf%_XvJFj=}$glkod+_WVJdl0Sko
z^T%*O{7GCiAI7KhiTDM43O<L=z;EVr@O$|J{Bgbne~~Z8-{vduPxyBDLcSBemhXmd
z<$K`=_$vGaUxz0POnANk;H?GI@NR-YyiO2;pC$;$hYO<ciGo@9xq?LeGC>M{y&xUG
zLogSANH8D&mtYb8nqV3JfnX*6m0&f#T(BPhL9hw`N$@-Vi(n@n7VgC}g$M9b;bFXk
z@HpOEcnXgQ&*7&F|HelPui{gMH}MOEcknsF2l&mxNBF(MXZT~nSNIFUeEdJc68vLf
z1-?L7gRc=b;9G=E_&#APeq7jvCy9FTJke*orRWRZMKq4rh`!^eitvO`5t$Gtq7yPi
z9KvFefUrg+CHyY3B>W+=C7cvF5-y8e33o+agl8fZp;)9R)QQZ5HqlhVXOTZ)QWQ*}
zio*y3aTGxzo<(pMClPewG{Q7-CLvt>6CqK&kdP%_Mp!D&A*>UxA#4+GARH8LA)FR(
zCtMNlA>0@LL3klPOehhbAk>Rb6FS7_34`Lxgzw@T1e)YFK`8l`U?X`%@Q^$s=q0ZS
zev(2$xTK7bD5)mQmDCZIN*W34B&~#Pk}kqQNgv^~WRP%0GD^5F`9^pyfr%v&60u%F
zC$>vC#6gLWI4O}4sZuMVKx#)+NS%r9QV*g|>O-6+)e*y_W@3VLDlt<UKwKgXA+C`|
z5VuNWh<`{Eh$p2f#7oi);$3Mr@u_qnu}Hd%SS!sTwo2C#`=y(R6Vk0jl57`|C)-c7
zl;sj#WXFkW*=gbw*#%;V><V#~>?U!J>@IPkERXoB>?v`x>=kjZtblk-R!Y1et0LZ#
z)e|4dnuu>@ZNy61Ct{OqfY>b?A&$z%iCB}7#Izuiq!u)iy#<G)v=EX^7BW(Rg@QEG
z!hw`*;Yylkp(HK0(2&+!m`K|#rjQO<_>)dsgpjUSM3C-V#FCy{B$A3P(nxg{S)?|L
z1*8FsC8Tc_D@kPe8WK;wkz^(Ro#Z0lMN-T6lYsm%DMWsP6e~YNN|RqCEs$R$<;ZW7
zHp%}b?Up|#9g)8zos;L2ZpceXdGadKD|tPsT;5E2FK;Jx%6mvd@<GxM`6!8IIY|;)
z;>ik2D%s7FMb=sh$i9{`@(fD_InL67jJ*{mFSPU~|7xitZ?Qzkdo6v*$1H=$=Pkp?
zH!Y*d4=oeOuPsx^6_%Og50>-EU6xD8!<H+_KP=ahX;z!aLaS|Lh1DLio7F+G*6JwP
z*Xk5`hShm;oYfU_y45Z6LaY1aU#%XIH(R|R@3G1!AGInapR=ka->_;R=UKIoUs-jM
z%dGmy4OS!M4yy_BpcPD+v?5a|)=UcDnoqH^mQq}-tto122MVxuqXb*~P-3k0lvHb!
zGT+*d@{4saWrKADWvBHlO0IP><uB`W$`$Ku%027FlxNnzP>QVAP-?9=Qa)O5qx4zt
zp^RA{q!1LxC~U=F6sh7O#a?lZ;-$DlF)H#X{)(rR2*n#pqN13Rsi>qZR@75gE1D_4
zDLN_p6n&Iqiebum#RTQ10;WDxP^hmJENYoTNNrG9P&*Vh)Io(abyDF;CEIAIJR1|$
z(#DtSY!gKFu?eRlHZjy7n<Q$KO*%E%CYw6XW-)b{%`eooHfyO{Z8lN=u-Q)i(`Fy_
zqD?OKADcg^k8I9T-`HHHR@mI4ez3Vu?X-DJ9kO{v{ccl8rPx+b`L=abE88Zjvuy`e
zW!pzZY)7a;wiDDSTO2LfmP(sv%b_i`717q(TGF=K+S9O<2knHd5AA}jo_5O?&>q?b
z&|cflpq1N3(;93OX&ts{w9mHlXy0rX(MWc`(71MMX%=>yX^wU~XiB^NG?U#Cn!nvi
zT7=zsT7unGTBhA?+9JC=+A6zew9R&JX}j%8X-Dj8XlLv`(5~6F(eB&z(4N~3(TeQG
zX*G5*y~U0~@3CXkN9{y(*xrgxw|Ah6?A_@KdllWy-bmNjPo)F<AbPNUI6c}vmOk5l
zHa*)ulfKM;0e!9gGWu5gRrLM#8|cUFx6v=y@1@_g&!y+t|4Dyoe~w;if0bTmf1BQF
zpGWVve?}j(&!^)Z%IHjoTDruciEiuAL3elPqiY>T=u;gg=^+jTMvMcUk>bE-WIM<h
z%N=YO>l|DdTOE{){SJD@aR<OS?-0Pa=@7=qbBJNQbVz2DIAk#1Im~B#bXdmdby&st
z>adZ4bKJ&YIPPPJ91k-Tj;9!|ju#ke$LkE#@h&6C@eyOD<4Z=8V-X|Ev68XGv4OGL
z@grl4V>e@u;}GMB<2d7tBaV61k;=U1$Ynltlrjq(70fC}XJ(_LlG){`V-7h2=A>f)
zlk616<T}MNWlqUVd#6mMr_;|&z0(S&uhSZ4sMBU<tkX_rs?#6LpPY^{mph$du5-G~
z-0F0TxzFhV^O(~!<~gT)=5?oX=D$wwn9rS>nMF=r%xb64%qFKX<|ikZHS9!TeRtxp
zD9#cV*IB``aCT-nI4fCR&U%*Kc?!$dIgl0V9L|b$p2bRaPGMy`&t)xhUc_4Kypr{s
z^Lo}^=igaJo%gWLI_I*kI-g|SbH2cO>U^D*?|hF{>HL`W!TB|-!?}d@*|~-_;oQg~
zxOA{sF8wTt%P7mn<p;~nh0NBtaM-AegdOCfU`M(*vlCsE>`WIud!fq|c8*IBdxJ|P
zdxuLr`+!Rt`%jl__63(E?3*sXvh!RvvR}AtXBWHdXV<tKWjDK=VSjSD%pP|6hdt?%
z$0obJU~^mx*)rEkww-GO+ugN|t#$2X1J@Dubl30fnXV*Gk}Hdo=_=wZbhYN>xH@q*
zxGFh2T=kp-u2VQCT&Hs`xJGhrxW;q-b)Ca`?)np_&~+K7+I2Oj(RCB2({(3j(DeXk
z!u14);C7C~bi2k8yWQm|+#YjW++K53ZlxTvTP?@mt%(!n*2Rf)8|0+9jdOl-!*iFp
z(Yb5g1l-@;<lH@O4&1|T9^BJzTJB{xlzZDPko%uo1oxF&9Jj<Rja%!M&24d8%I$Vr
z%^h~z#GQ28$tAfT<g(pQa3${Nxi;?Cxo+<FxN7$&T*Un?H^9A&8}44mjdTCVO>^(&
z{^UN)UFJT?UE@yTZE<JucDsvtx$X+yDR&p%-|pVLTkb|)p8GW33-?f7k$ViU+C7=q
z=$^&vbYH~#?4H9Lci+Indu-=1JofX19>;iA9%p$@9#?r@9(Q?qkH@^J9&dQT9%Z~J
zk9WKzj}~60M>lVw$1v{~k4fHo4-$W?2b;goL&87mVZ%S;;mW`4q2k~6F!TTO@aMns
z2;-M{%;ML0r1G0QviV&eOZkHytNG&|oB4RpU3`Y;A->S_B;V5WBHz*TCg02R0bl2d
zEz0mL<WKjk;zxQm@)JBe`RSgY`SU%;`O7`=g0-Fu!4^-UV7I50AlK7baMIITaM9B!
zxZycX@ULg6;F)KPAm1}ZP~kaGQ17`!(CWEL(BrvDFygsOFzI<nK=L{%V0m2>h`nwJ
z6kd4(XRj9mrB{)_;8i1->eVC&_UaPM^coT*dVLe5dl7{Tyja5JUJ~J2FB{<&FIV9%
zFSYQH7b5)AD^PgBD?)hPD_(fdD_!`+Yk}~M*9u{&*LvYQudTvnul>SLUdM!kUT1~l
zUe|;;<vk%?`BcbP<_j&9l|p;vd!f6sU8q(L2+hhdp}!I@nxSNfVw56LveH_VrF0Q3
zRQia1QJO{Tl>VaMmEod2%6L((a*pVva)IcAa)s!+a=qxja;xZxa=++}@|dVpc}`TT
zye?`|-WPQ$pNR&P1)?!!l?e836j8l9MO^Pek<|N}$i|x}cJXG5y}hMkgSV}Cs<*p%
zy0=yw=?%p3-qXct-cjOg?<DaO?=11J-iyT>yjO|0d2bT$^WG&s;+-o#?R`r8xA!IS
zP4C;{f4v`xpLo9!zws^;mwMNWYrWgVP2T<DPVcYc0dJh-t2aaP!&@XF`zR!AA6JRk
zM<ucLK_pH-ff7%jNQu@bQG)tpN&<WqNy2<`Br!f4CCNTJC7C{lBtQF{k}UVRBw6Eg
zTe8{bkz|L@8_6F&<&tAQ4U#iH?UGAA{gPWgW0D6xc<ECgru40kSX%01BdzsulQ#Ki
zq#Zs$+V3-6I_eW8{qB=2C8_30nW`mHp=!0%Qnf{Dui7JZR~?nARA;3o)itTF>b^8s
z^-LP6DwM{ns->x_Ch0uYC+Q;9uym#ByL6q3BKu9nm+ewn$_}cWWXDzBvNI}^?6S&V
zc1sm5d!R~?Jym7M-l!JJN>w?s8r4QwqiUzDU6m{ARh^cNs4mOCsqV<|>c=v=I$y?9
zSIVU74>E<iQ|7E5l6k2oWm+}a0#$P@{MB-cP_?5)lv-(#s5V*5QTtnDtHUi8tK%(J
zsxvIss~1}Qrp~e0rQT$5K)uW2m^#<uFZEv*m(*7*ZmREE+*d!fc&sk4c%`ngC{j0B
zRH{E&)T>7<TGT%*KB=kl&uW4EtJ+HbL+v6bX;gBi29XOiL2?VtOu4NlS?;2lD_3fk
z%5|DGa#Zu1++VX#9;!JekJ6l%CunZS(=>VVxtf>qg_=_N3Qe7Sjiyb$Nz*Uit{Io_
z(-15VYuJ`2HB!rS8hgtt8c)lAGzQBD8b8aYnlQ^Znt01%O}b^3W}#(+CdcxlW|QS7
z&2Gy9&0)(?%^Az@nyZ#X?R`tS_PHfbTVyHK)><mGEtZbjUP}+{S4*`PXJynft)^-v
zRzX@@t1zvHRg6||m8A8xnxmazm934lTBMz0^^5jrtF_u3t4-QXR@=3^toCXTTjgrc
zSe?*bwK}W4Z*^Jw-0G&b*y_Hv*6NY=qt#1opH+c&%&J_Ax31N)tQ)mb>o%>ub+^{b
zdQfYy{;Kt}{-F)GCh8Kb8M;hso^Fw~M7PS?TDQg8LATf1U3bjdM|aLzue)Ilba~eP
zx>wdAx-#pTx(4ewU5E8--Dm4e-8bv`I<jJkj;C0uvsA3pIV(2nREq67RIyh#U6HGc
zR-DkyR-DmgEB@9kSKQF8SKQTYS3J}mR6Nt2QoPY!Rut>*Dyno(74^D8MYFC((V=Tm
z^y+#QL%OeuF&*CKhmK`K)JtvXdV3q5-pfX!H`-X~{cY^^5jL*+L>r|(%SNkTVq?~?
zvGLXaZWE;6Zxg0JVH2&tXp^A-$0k+($R<mlZ!=$CWwS)zWV2G=ZL?PY#b%Qpw%w*@
z*zVDbZ4c^gZI9_aY)|VAw&(SJwpaAwwzu>Nw)gd!wvY6SZJ+B`+rHKRZd;<?Z(F55
zVOy`iXxpU!$F^Pn$hJqHZ#$^3vK`eo*-q-aZSjULwp0Ub$1*VO1O|zn%wT6{ZSb^n
zFc|IJ4E}aXLxi2ykZ5Nz%(a_pSZWt&SZfz**lIV^aKJ9kaMCW>aLF#+aK~<*;i=t1
zL!sR=Lyg_9h8DYZhCaK^hB3Qs27>(_1IPY=!NUHi!O{Mt!N>lb0kOYi2(rInh_=6D
zNU_f|{AB;c@QeLR!v^~T!%q8B!(sbs!x{T}!!`RR!vp(v!%O>aL#h3Mp~3!(p~HT{
zfaS)G-|b08ssr69bl?~j4kDwwgN0G&pfLJ6I2gkm+>G%KN@J#j#<<wQXk6m}jK4eh
z8}~Z|8~=0&H~#GqZM@?UZ+zmAVk~sXFxEI^8$UWMH1;_xGmbmt7>SN+ja<i#M!Dlw
zqqE~Kqsno=5jf@=gB_0>V;xT$(;Uwme|EfV%yGP7-0XPAxX1B<@tEUd<9Wvy##@eW
zjsH0o8{axs7%LrXjZKd4jXjPn#!<(1Bi^ao$Z{Gm%A7`w4o>4nZ>Jwd#ED=Ea-y1|
zomi$6C!T4(li0M<Np9NcWMkUx<Y+qL<Z3$S<Yl_)q&7WtGML^tp{5EaUsIz~psCv_
z)bzzE!h~~<F|nKzOj73*lY?`*$=i9J$?W{IDad(=DcboLQ;PFy(|qUkrj^c{O&guJ
znsz(yG97i^Z#w6E$aK^BnCU;~lcu-MXHAvPf18?|ubO(CZ<$7&@0#!~c_y~YW0Qr;
z3zMVE8<USqkqLDvGX=X;n_^t*OldA3Oh3DPH2vz*VcP7{W7_L7U^?zHV!G%uX1eV%
zX?pB}GZ(m!%r!1F^G6r9xzB}f9(NI&Nv?7;&lPLwx!RjuTwTl>R}b@4S8wwSSFJhT
z)o9LiMa_#{ea&lJ1I$}pL(B(U!_B8$qs&)aXPNK0CYqnSrkYD!GtBj_^UNKt3(P~V
zi_Je=mz!yBznVpEYt6Q98_b?=Tg*ncZRP;CUFMl?`^>Z54w`>*J7QkpcEY^D?X-E9
z+d1<Qx4+Hj+^(8$y4^JY=XS^Z*6m+&mD_*jX1Ay2UbmO#F}Js7qI;2<<6dT#yH}Z=
z-QStj?(fZ0+?&jy?ycrH_fB($dyjds`+#|k`>=Vd`&aV;_X+bU_aEjf?s(+BI~jT5
zPDe`JSxAFB59xFlA;a!61oE&%7#=o=#KQrx_i#p(9`1<QLx}`=sF7$79g^x{LKb)c
zB*()S+3XR3?Dd$A9QT-kT=a-UZhJ%{Pdws~LXSkG)*}UJ^+-nsJhG5)9zP*e&z}*Y
z=Mu!mb2;MSnS&TSS0nzO>yb#$jYzWRZ%DT1He`k8E@Xq}USyZ&AIK5UT;#mxQRJ5A
zpU5N6(@4JOS)|(YBGTe{8R_%9j*NTWLP%bB5Wd&Hh_%;4#Leq5qVsx&O!In$gnPY3
z61@tMxn8Bna<2;He_qwdPOo>!VXybdS+6GKhSx{rp;tTd)~gGt^6EvJy#|n8uOVd2
z>kC3ujv+kdH^fT$194U2QLU1M`YNetn391eD%t2<B@bPu6r$^u5_E^s0zIs>LeDB~
z&>Kp7^r6xTeWP?mtCSvSvr>unDply1Qi~G34Jgmsj9PgE)YaP;)q4A*)4YSwaPMF=
z(R&6u*E<4T?j42x&pQ^~=^c+A_D(|2de260dZ(fPd1s(+z2~A;-anx&-V4w^??vdi
z_fnMXvjXM&tVFGSR-tY_Yf-Exhx++!L?e8*ph-Sk(QKdX=n9`*=mwv?=x(3==uw}8
z=y{*R=q;b4=wqJ~Xo1g3w8rNzwAJSvI^c5w{pNECrKql;Le+KDMs*YQP~Aq2s=H`_
z>R)uGDi2LjJwoTJo}epL&(Y1Qm*`&A8}zs;AN^ZZh~80^pifn0XtAmity5K_?W$UI
zNL7#iP`yX#>Lyg8Zb9wUt*BDnfg<WIbh^45jZycabJPRqLiHfJT0M;Zt{z4IP>-Rf
z)D!3x^(2b*7{N<54wR`0;JumzKB+0-i<$=T8YW<C*uX-=1<o2iP-}!>ibf1(Xrv%s
zBL`U;E3j0f0P8fiV28#Y<Z2wjS&cKep>YKdHSXZ8#uHR&l%Pf91Nt;-Fs{)8vQ`iH
zS|d<s&A?rY0)uu6@Yni+NbNK*Tk8*g(guQ++Ua1EHU#X|&H%@?;ozb+65P?w1W&cm
zpjaCV>a=m7Lz@7Gw29z{HW@H<DL|r20}i@5z+0CAP+b-X*3AR6blD(XHy<q0{S4OV
z7J{w1#o(ZBDLAcL2CnH=fCsvj;I%FXROnWLCf#b#qgxBcbnCH~c>e=j{YGG=-vnIs
zTYygg8<?iw3L^B|K$3n3$ky)!EA+d;M*SYJTfYw+)9(it^asFg{Xy_Vp9_lghrv7j
z5zwwb1_t%V!4LhPfNnSmB!*MK-tZUjHk<*7;VcL?oCmRn3n1Na5iBxX0&5JH!B)c+
zaL{lSoHkqs*9<qn1H(=5+Heb07;b|m!yV9LxC_P%_W;p&AMlL-0xM%4a5FvxI^%!9
z&-e&L7$1XV;}ei=d<uRsJ_j3(FTft-OK{Bi3S2b42DgoGz*FN}P-M&pb;bhFZY%^t
z#v%ZjiUGq^0;Hx=;9x2PKBjVj{lkC|Qzf>_rV3<W7MrTUT2l?!W~v2;Oz*&7raExl
zR1Y4S8o(P&mFYcbHhlnnrbaMsY64_)6X2Vhfx_GZ+|3_>0po9O1vAZUAjRAc=3{cq
z9bmJ$6YRsBFn57V=1<@*=DE2Wl$v`$1E$N|3q~+Fqz|x=eqe!dLI!{uGX?n!W?&MK
zL6C)6h75uAn4QQlIE*=mjDTC1N5~gYfT=-7K`UkeGl_f!RP-wlp<}=f<ApJ!;~)qV
zgGoatz(UL_%<t$oZ~$`(a~1P1ItgB3$}x?Y9`rl-iXnpUfQzxhxPl)*hw;NiV3IM}
zm|rkhUw;bL+n<8<_orYz{wY|We+t&?pMv%Kr(iw*DOlfs3fB9d^8a5ZMv8I7_+S7g
z1QUnJ#4N$A!)%}O1LR`PU~XU@V%}n^F)dTRgMQ2ehBEa#5MXSkP6AJi5fg}sn)(f-
zVisV2#r!sP0_?|}#9W>_4(?-KV9KVBf%lkCn9-?U0p9m3;P{RLImQK}@%;jPF=4(V
zAQ3aqcNi?kZ15cdyD&$62f=yFKfa&A6HKA+0C<OK^X&(NnD4%QfIh7kh%xrldVmsx
zOzQ^0(>{S%O!~AguxMH*ScBO*tpgmK)(%c%u1#wLdDB|K>uDcBC8lXw3+SEJ492E4
z0g_)6;Q2KIYrhY`&F?+X`!xVROr&2unC({we)4+<R{GU~O@1|CuU|Dd?pFo=#@z9%
z1kd~`K(SvrsP`)a9e$-?*slaY{>6alUj$_Sg}~9j0I2-)0q}ndLjB)>IRDom)BhD%
z;{Ot?^M3)h`#%S{{!hUf|0m#v|6}mb{}FiW{~xIGe+XLq^FW{fzhJ`uJ|G9&1A>6N
zKoM{Ucm&)AhJafjAmApL8E^xn1Y8I61FnLcfGc2gz-6#6;1W0ya1mSzxB%`3oCnVX
z&VrJFGoT^hFVGoq3XBAt1aRP=fE9Qg$O4Z6r@$jX6?hm-3Csndfd@f+-~o^sxF0MH
z+y~YL?g2XjcZ1x(o#1TX4sauI8~879D|j3D8>kN40$Kt$f&RdaU?T8;fE=_Q2!hrE
zMbK*C5wr>zf^tAW&`K~fXaz_KS_b9^Ed@D2i^1lgg<xOM&)`JReDHTrHn<x!4?GLX
z0wqBipgw30=nP5&!$Bzko}LVt(-VPodIE5q9tV7;#{w`t8iY)r3F4+lf{f|mU@^8O
zZte6Cux<KuaA<lU_-nd9xITRv$eZp9UQeF_DyO5MX}THoPB((F>3Tp4)&gFz8dwGU
z0JmTz&;@$}zhHL|5$p<*f}KHjup?LzY!5aD+k)M}3UD;o3S0=5gMWgh;7PC;6b1`H
zZ7?6S1#`jYU^bWxW&&CW4TwT0z%GOYyg~@T6oLamArOcTnM6}VCeWWl#?W6wM$s)H
z!|48yLG;g%0rYZ6FM2Pe8+{(qg_eeNpba6dXlF<ZIug=^!lCa`W@tSs3#~;RL#t7r
z&`K19mZ2e`CFrcsLNp^ZA6*>!23-^S65SU196cEN1U()42)!1Xhdv1X7kw3a7p(}r
zjW&kfM7u+;qhCX>poAHhP|l1CsC>pb)MdtBsAk4Vbn1)~XxNOSXu^!cXx5B_=+YVc
z(e*R-qB~~nLUU(qN6*gKir$#91${VUBl>2>|In%#YtiNztI*yVE77qTD^OC{Qj{0A
z2(=1ZfVzeKgzCcPqSL}M(D1M{G%0L0Ixj2<T^<&X{x1wWPlZLHN5Ue|b73>kn_<D|
ze_=srewaU69p;O+gaNcK%#2Qi8BlV#7UhSlQ0s6d>K5*S>cd@8zi=lsBHSKL3b#S$
zg<GL3!Y$AZ;SzLLxDY)O&O^_Iv(a1O4D?Yr70nMPq1EAdv?crp(ii>>nFt?4$Pr%<
ze#8)B9Wj8oMf4)Nh%Ur0q8*8d_=qG$G$HdM-XqH+-XZ^sz|N-;708i@Qsi7jA#yX~
zE%F~$A$}Y245^BEj5J3)M0z9sMaCoUAf(7!2ru$FVikEAagDr)Xd}-ezLBSqu*g4=
zgvg`F+{j#HS>zwc`pCV=j>ug|Zsa!POyqCK^~jA#UgUb@b>wQKA~FYQj9iX%M=n7|
zBY#E+Gk-!jGqVu+%yh(gW(uO7nTSl88Ha?<j7H*SMj{zAXCRAbPDj?v3_!Nd^hFNL
z1jwnGCgjRY9dduB8hJ5OiImQCM;c~2Bb_rHkl~p&2o#0gBcf!8Bua$XNAVD46bms&
z(UG7iG7=qyM^dAHm={D%m~*1Onm0!coA*Wyn2$&Gm@h_knr}z7nx8~9nG2)dn`@)q
znOmc(%mYzn=832xGdcRLnIHYqY#sg7>=yl>Sr`4Ud0O-xb9nSkb7J&W^W5ma&C8<C
znb$|3Ht&c&VLlXn#QazELG!ifedY(zyUeemx0%bMx0pXfZ!mv~UTgjm{i_*{S#D;=
zEH+DH7MLAk=9#@?GR#O!s(E@$qB%NdmN_*h%Df;Z+?*2=V%{7RVBQ<!Yd#i(nlHo{
z&Huz`&5vWe%>^+Y=9(B6b4!f9xi3ax9*>cmNwH!xFP3k%jAff$VrgbgEXh1I7H1BP
zoixS8j+ruIM@)-j2TW^XdrZH_c9{N%{b)KF`@wWMw$5}nw%YV8w#-x<TV$$>ePe2i
zePQ|>``9!Yn`ffVx@!{5x@A(#x@vNt^|whk>#S+otdpkjS;tI?vksZEX6-jEowduf
zZq`=Qwpp7^2WPD}ou0MYbY<2rru(y&m|o2K*;F!Xo~eFTx~XGUifM3Gg6aFL7!xfn
z!X%6fHQB@knmposP5L<0<QHc!g~zE)iE&=0xpA(hrE!j?b#XSPZE<qb!8oz$bR5rg
zC5~mfA4fGkk0Y2$;(i$G<Hn8caU;gTxB=s2T(^-L-)<Ddw-^=i?~U&9wMJchg>hPZ
zu`w+EtuZ0~g)uY!v2jWK1LK<bJI1Z?H;jM8UpAhMKX1Ggf7*CA{<!gJe6F!5e!sCc
zewVQ|eyg!Rexq?Beyx#|kYnT}EHhdrEHt_#WE<598OA9IDaMe5c;l>uXycrOaO1*+
zVB@a|{>IG-z_>TTXgrpnF<wYe8gC`I86PD$7~du+jFkx%#-;?3u{(id98I7bafu`&
zGZ8XM6DJJziC+xL!~ugTvD*-k*lw7a*knjftT)U{tTrr9EH$i8EHG?Od}%n8_{4BJ
zG0$)%@s8ns;tj*|#7l<a#B+wa#FK`$#G{6R!~=$JiF*v>q-_RX(q@BI(mI1n(ys<}
z(lP@`T4)GKnrDbjN;jk>B^wqb#TjyvW*Rmng&KAz1saYdO*NcLG8t|pX$^TvO2exp
zH$!=ngW-LWwV^XfW*ABm7=9$N476mbL70p;D3T}jZpov1ZStVrH@QbYBe`84m)xXJ
zPp;Q5Os>-Znp~palKfV`H~G2#Sn?zN`Q-cho5{EI50kIxUnif}S0ta-e@H&2?@B(X
zA5Pw*|B<{+Pn*3-FPyzrub913?>2jhUORif-gkDEe#Y!necbE>efsQZ{leK{`d?=U
z={L{z)$f^Y)*qd%)t{TK)Zduxs?VEkuYWb$N?$fxqHmbZ(|63K>j!5O^^>!I=qM>;
zI)2KK&MKu>=aSN)Q>QfRKuWzXIHgJ#lTxfpO?ji6pYlxiOUgsthLpRyohdhTxha3^
z{z^HcyOMH3cP}MZ_bg?vt|(=@t~O<}?qkY2U0=#d-B`*J9U*nTj-8sRlcvtr*{8<o
zyi#ZCjHw|y|5SfnL@LlFrs{Q>sXn^JsqVVfsSdi|Qmu9SQYE@$sXX2JREF+mDpB_^
z^@sL#>Q`-9>Y%nEwOiYf+NK>$ZPZSt)@sRV<yu}^fz~qZrPev^k=7^ez7|QlsSQfI
ztc^-Lt4&Tjp`DkOt6i41SGzWCyLM~ZChZ?-Yqfu-{i3~?wn+O=TDJC4+8phhv?Ogs
zT8#EXT9~#oEl4|*HdXsQ&8Vf!QET~gJhWDG9JS7K6k63BsTP^T(+16<Yoq26waIh7
zYv#=v)hwMepjkWTlV<CjkDC2+8Z;;7RB0~EDc0PY^G5S<&Qs0nIS(}DbN<mZ%(<fJ
zm~&3^dCp1Aw>gJ3r1X6nZu)kOMfxU<WBMA6GJS={l)g~opFUR;k)EbWNKepYrblTO
zrH5)(rTc3(r=yzP={n7kbfxA@x{Kyox~=AZx`pO>x<FHu&eYVTlQb>qKh!<xU)7`O
zpVe^2CpA5zMJ>vxS1U3q)ovL@YE8x~HOP3Z4$io*j?TELo}F<?ot^QQdRfLX_1cUB
z>a7{O)cZ4jQy<S*ufCA6QhhUHu{tj!Tm3R)j=D4>QC*i2rEbj#RrhE3tH&}>H9k|T
zW@dV+C7I4@+f0SpJyWXIX7bciGwJG(OuRZK^P4Iqb3~P$*{fQf*{)ib*{Ir@S)<yY
zS*kjo`9^g<^Qr1)<^xq;<}KCB%*(2h%rmNYna5QhGY_hIGk2-JX8xwaWvx>&vR0}@
zS&LMPta&QetW=dcD_(_WMXG|bf>krKd{s$VCRJ9JO0^`*U9~#PUbQ95Qne>bs5+9x
zRGrBpsjg;y_qmrf>hm<K-=`p}!>1~%$)_=^)~740)MqH`t<PlEQy=o&2R_`nw|r!C
zFZtNdJ@bF8y$4tn*Bk#!?@bVC3X1~Ln~Ej6Dgpx1iy}pOSy;CBGAFjg5^FT}sIexR
zSYnMzW|!VUs(^x6KoF!#6Zf8h!T8HR_qoq~?w!Z)e$M;8XHJ_lbzR2YIsKITvh*L_
zJ=6EP2c++C-<U3PPe^CEXQpSnv(i)Dk@PtCUFnhThth-GPo?{~UrHys-$?gxf0*v<
zo}0eVy*%B*y*}N@y)9kWy(?YSeJEY#_BnmjO)aC(ZB|C7n^{Jin{`H`n@dKO+p>%z
zH_r^zEg<8e+s2GrZV4H`x{)%@yD>9PxQR0kxqX+h+wEY+R=1NGe7B1kbhqC#NN)Et
z65S*jo83w>LfvXJ{M=q-z}J9gEO+bAaC4i;uya!)S-R<vOx%n~v)tf+gmH5q$-6Bf
zjkyv@eXhQwPS;RUn`;cI(KVG+<w_wHx$;P;>sHbO*S(}0u182$Tz@8=b-hA5=6Z{C
z!1WR7d)GV?;#xuCxHga|t}jVxu3e-!*CA4*>m(`ARW;MwRWEa;t7+z9*9Do5u8x^j
zt{$0YuB$T*T>UaNUBfaJTw^oGT~ad#Tqv1cF1*Z_E?YC7x$MoXaygP&<Z>nxb-9vx
z-{ofJ4VQ<RS6p&4e|9O${K=(0bDv9V=1!N+OtH&ACd*|alkB3DmF%LO72{%*73M<7
z@^`VzTI;eXYq`tHELRurEL)eLEP_i^mXS+hmX1qimWm5AYtmVqHSGLd)_dmzS+AXs
zXEi&Y&#H00mQ~_>Crj%5B<rDbLDo&@%B-u-jag@%+p~^2cW3Q)9?IJ3JeehSRw1*T
zb;()I#^hvYOLDZc13A=rG1<>~6?u)b4|%C`Fxka9ifrSYNS^1MNj7w5lC_*gWJTwl
z<Z-9{<N>E+<abWz$Zbx)k{g_ElPjGbkqeyi$WNTg$#<OU$=94($rqeD$tRuq$%mZA
z$-A5svw@RVHpj^@o8n}io$9nOJJ!i1JKSkmw!hQb?6pq**~^^5vt68Gvllw0W}7=v
zvJIU$*;-B@ThVD(_PFDr?0(0S*`1CTvRfUmW!F32$u4(%lAY&Rkp0N9GW)h;L-wzZ
zZQ17>-(??j9LV19IG(-JQIP`w5)_5$Xh_L)oJUD?w4p>fx=?~0mr{Hj*HBhD`cW1;
zhEg0HqbZh-$rNM9EQ+opi=yHvrc65QqzpOir*u0UqqIAmr8GKRrBpiHq!c(jq&#tu
zQtmjEP_8-DP|iCvQ;s{lrW|m1Px;Pam?CzVq%a*+sF@Br)I<j(YLo+k8suP0^>%Qj
zu5?&VUF5KqYUkijB{+mpjT~aA+78K7B?mHf!k$GPuoqK1?RQdJ?e|gZ?SG<{+5b$<
zwZB4rXn%ux)BZm7iakm_V_!r)VqZnwYyXV8)&3=wXWvDo*bh)s?Z>IH_6oExdrg|3
zy#Z~ty&28J-iqdE??_u<znErfzmleB?@d#+52Q`nMbd`s;%HrVX|$Ji6k3BFhgM;S
z(DLlQr#-SeK)YpkjCRHDEbV8zE3_kaH)wn99?-VJKN!ffE22^Cs%WWpjkFlMHd?4%
zC(YNck4Cf`qb;$Mr#slG(=F|0(T(j)=sI?mbR|1G`h=|;z29~@y~B1b{e`U`z1B9A
zUShkMF0oCd-?t^vf48O6FWU0yCvCUV58Cdge`kA$F19^EXWE{plWc#bC)nPiZ?t_#
z53oh)p0-8wWwupx7u!a<wQU>S%(jz0%eIfMW;;s%yii6TTByqCTByrtTWG|nUueN7
zU$~HwyU>~OaG?j|#zG?F(n24`sf9s|LklAryB5YVkcFuX*1~K?=0X-DVWEhzap4X|
zz{0%@&xJoSmMuKRa9((UVYTo#hUvoFj9Cl+VyG^ZFeYt^8G|-ejCVGTj8>aAMx9Lu
zqtxaDLt-<+xNq~B@w<%*^MZ{w^Ms8d^MK7f=1v<crqITbNw-<VOtblh8EfOo472fP
z`r3pti8h;=i)|8^_BI(zf(?~9$A-()vO$;%Hs3Kvt@kl|tdBBZS)XP;v%bKrw7$m7
zx4zAMWc?TOmbHX=*}8~%+PaE)*t&ta%es|`Sifbmtb3Rw>tSZR^(SVewIXYSwI*w=
zwLZ(k+Jxn3O<>Kpwq+SxyRfvaJy?p?MAn#<H|v8{0PD3?IIGDjhE-*i#LBlKu^w5`
zShuXWtSeT4b=vAX)?urCtX)<|SYoSFET+{jERxl4tSwfzSP@naSpHUjvsPObu$EYr
zvmC5ySp=(Q)*P#LmZnt~OWvxVHL_ro^?rej)xJQ5-LOELUA|y8J9mK@`@w?w>^~OR
zu`eueWuI8El)Zlek-cMqH(RhEfK6Qx&Q4tr&5mA>$PQVM&h}nFVSlrL&30WNV%sd(
z&Nf@Hhdpb-A-2kb<LpoK&$9dHUt)L6zs_!%|0nzD{J+?R^Cj%Z^NZNG=U1?=%&%jg
zncu=bJpUDY*ZeNFczz$7F@J=eG5<3=ZoV=ne7+{fcfLMn)qE4qqWJ`l?R*=K`Ftmi
z!TiM>wfQSJpDovN1}%L#ot8nI7nYHn8p~Ktk!2Dm$CAYP(~`=$YRTdJY$@jaXt|xU
z%W@A#Y<ZBwv^>Viusp+wv%JU&x4g#jwY<eyW%+>PZkfZewan+tvn=K4TR!EeS~hYf
z39Xy~!W&Kpp_|h}7~oVBMmdE98Rs!UnR|<%#l1|>=bj=Ma}N<LxZe@1xk7>?mqu{s
zrV^HMV+gCcAp~!(H(>*J1tE;<LWts8!OLkALMm66ki}IZ(79t4TyC!g!hL12gWG7a
zhg)uOkSnz~#=UQGhI`%O0{0h-U%AIDZgPLHxX0aU@tDi8kaDvuins|D72HURI<CJ(
zGk3McOYUNe4z8U=57*pckZWKu##OVBaVO1{c?0H}ybg1HUW>UguiD(4S72_%dt`3U
zyJ_yqyJYUcJ88a>cfj0}x5M0*$2Sk+QOqNF$>!0#DDwnfpm`e4(>#mkVNT~cm~(jq
zb1~1*d^=CWd^b-v?*MOT-cjDWd8c?U=AGx&%)87hoOhk~c;0Q^t$7c4m*?g1PR+~Z
z9h_Ip+c~e2$Ddcnqs(jOCC_W)Ma_H53!L|!=Q(eH=P_@D=P+-QN0_I`H=L)=*O;fn
zm(88cADnB-@0@GFe?Hfm|8%YczhJH_|Iu6z{>{1H@Gs3>%Re!9J%9h)0RHy5VSL`)
zC_Z^^96xbxGJoUT4E~0>6#nYDO#b4ze7@aWgl|4~2VZ~gZocZ=1N={BNBDhaC;4y8
z&hnegF7YeOe&gqw-Q+(oyUV|B_K1Jp4CVi1me1c~R>}uvReY9NJwL;&nIC7?#t$=l
z%l9$s=6_?>$9FaR$hR_^;G3Aq3AD{r1PW%Ff)P_aLAU7~L7S<Wpw^TiC^oeg<d`}L
zZkxIau9z+noHAV@IB2?Bu*1|_z&G_5P)vgbNv08kO{SX#8%*N`YfMuFi%m%aJ5!2a
zo+(qHZ^{#>n2H4xCffubOm+!go9q)bnj99Cn;a8JOil~#nVc8=W^!3@*5sPtN0Xa^
zT_$%0B9p%abd$dYsU~@XXp>?=kV%DLok@*gsY#>2(d4;+VA3v_ZSq#2ZqhB7H0~1&
z7!M2H8jlN_jb(yLV<lm(vAXbqv5xS%vA*!Uv61ko@m%3<V@n}oY$IeC+Y8f;U4${l
zi-p0)%Y|OXMBy@HPob0XdZDFpfY8u5M5tjLDg0~{EgUe47j_sW3!9BHgq23w!aO6o
z@PQFWc-=@SJZ}VqM~!v}cN^^zB1Zd!45P!sG^3w{F-E6^!A56=>x?c6mm2*lbTs;1
zNHDrBoNaVZsBZK~I63EUVgH;w;hQ-{!lpUp!iqW7Lg}1(;k`Lc!fSJ02+z)WCH!$t
zhw%G3?}ef{eL~utVPVRgF=5o4NnyYo1<~3$DxxKGG(>iDbVc*#7>M-e7>QKo%oU9r
z5=6a*R-$%8J5ht7lc?0tP4u^+hv-kk6{0JKMA0cjPtid`AJGoO4I-Xlu!w9JE=n-m
zB#JPM5&0P=h*lY<h};Y_MAn96k%=Kqq;1F&$s6)TA7_h2U9-1}Ud-MpdOCZzs9^R!
z(O<I<iT;><RP@X26QZAHpAqeyeO?4+UlK8A|0+tK{kte;_AOEH?7JfPzZgYJXFm}+
z%$A5OX6K6xW*3W8XP1j645~$a26dv>2G2x|2G2!h25lnL;I-(EL8s`d!F$nZgFewg
zgCWrlgHaLBU_wMTkckou6vYt+s$yRQP4P+t9kHu{zSzoOj@a11RIFt%PYmBMEgsUh
z7I*5~id*y@#Z~&Q;ynGu;s^Rm#n<(}5uejvEk2^}Dc+^;BNplViD~+Q;uQT*ag=_9
zI6yy2yhcApyjVY8Y^$Fvo~xfG*3-`vE9qy8M`qE*-LqKY)>%Ap%`Bm~a260hnzc=Q
zW7c=#3$u2MkImXA-aG4{7|i-n%$#*hoIdNMIC|F4;-FdQ#h$Y+ialms72D6cCN`gS
zL##jRwpeA>UGccyLvfGZWARJ9zr}TWQgN|ff%u7DvG|r=nfQ`kmH32Sjra$>dhxe<
z&%`Xf=i&^#HgT-pD{+Y4Td|kkJMmJz9<hU7pV&fgP;8+0QLL&rCZ5p!B<|IfiQ9D*
zk$PPfq(oO8$<ft9ZtLnImvr@!6S{`TK3!vEtF9Ts)-^{mbS;rsT`MF+cOl}XYmY3`
zbwV6;T@ef2MTmi}2coLG9GTEriS+8MM%r~ek$N3(q(sLTd7|Tw+|mg|F6o3ICv?J*
zA9OY%-|B2eSURythRzlwRwoe&)=5Fu>7*k|butkL9Wr9BLq+s;7>J4v8yVB)B0bsy
z<fXP4snh-zDbn7CJl5Wc+|=HMT-4r!9Mj&1?A1Pq0PVvFL;EO_rhOcV);@^@X`eyX
zYM(`xX#axPX<tI-YF|P0w0}dCw67zhS~rkxty@T|)*Ylq>mE{|^$__>>k;yYRt|Dr
z3q_7<<s!Sa@)40%5kk`{K~l8JkWE^Z$Of%yWVKc;;;vPX*l0B(rdrL2w$^h*UaJim
z)@(;QHD4nwnjJ`$<~t-;vm3du*@Ilu>_dLm96%0h4k0@=M-aZ|7?Q0yfh1^7A`zN$
zz*kcNe50uZTr^d{0!=kAM^gi6XljE=4PDT$F$=uWFaV7jhM-Kt2%s7!;7^UY;EIMh
zIH^GZ`!(i+Z5md9tziR58nz%-!ybfaI07#XXRuVm6*y?P19OeVKwrZHsAwz$W9lnF
zkNQf`rcMO4>T5uux+i#~z7E___XfYHuLnP=`+?o+8-Q3n5YW_vL5g}Ph*A#&8`LAf
zYW0o4T|Eles7C`6^%$V79tY&r<H3+xBIs000?leEpi(UjNYygHJv9>eRV@pgQOgF0
z)F@zw8V&H&7$8fH3F6h*AWV%5eAIYgxtahtsR;o=O$=tM0ide(EtpW<20o~62kojm
zLA~mCpjdSmc%r%++*I8QE~@?jj;ZbkdsPnrMD-A0s2&EXsz<<P)uSLl^%z*AdK@fL
zJpmS~o&u(-r-6>@&p=-FEErZf2Rc=L0WB&QK&8q>kgIYT+*7#%ep9&$;9t)Hhg7bC
z9V*uWPvv)zrE&wrtK0-(Dz|`-%5AV*<qrI>-gf~(<sO)=av!LwJOC5Q4?(Z;Bhaq=
z7}P000maHW;IZ=G;HEMPE+|XDG38vaM>!85%K3n<TmVv)3qh1}5eQH&hX2K(1T0c6
z1vbiMz*M;$Xe(C$Ips<)q*Mhul&V3q(o;~OR0E_+wcxH&9rzXMv{F4dsMG+qD>VYH
z(ld~$)C9IDHG@#47T^W7OzAmrP<jC@lv;tlQX5c#8dH1;dKBA1o8l`_3stE28az^b
z1O8Ba3(i9wRqOz}6gz<kimLbyBrA4-jZprI-C&jCd*BLXrPu?EpfnYG!DodJU;yfk
zLLYbrRi@AnP^do@2Eb*glL~`iAJkTbA;5ylP#6X=P(cbGfhW`wg%Mx}H5W=xVH7Ar
zjmVFIE~w{F)$-#Y59$HbHTel}7V0q6ck-VAABqf>02MAj3D!fcfO3Yil>ZE7L#aVc
z$bAMMpxWhRpdP9i>M_(!s0&cXp!Pr^P;{tNs3@onP^+Qbp=_W`ptPajyFkI9Oa?lj
znxHD6Bv5yuu0oxHIsml|iUUQ0ih~M)@`73lWiR^-%%NsMDMO8Z{tVuKo&>E>PoWB+
z9)A7=eup{-bp-1B&l5lZMS)8EJPsnEe4$o;9s@2=3!vtF9tG-9lanK$59&2k!{kR$
z3Y9ZC3~obRnj8Yhp?;Vg1OSRTIRMh2q9^-7Ak>=4KCl>S;p7Kk2BkCE3lt`M!0@LY
z@b1%l&;nKUsT<^e>H_zme*5$eocYuV4nghs)B$*(-hwQs_)l*@*r(UP`_n719Ln)i
zJ0N^|2@F290ad8+iB`}%@dCV@cn<0&T0jxh<B4W)W1<QCGVu)jG|>olPc#7WL_MHQ
z)PWSJO%t_X!$b`rPCNzf6V<?aq6(NyR06FDxW7!4gTe7K@OHcuG>w;l^6_FI87~5N
z#tXsK@d9vaJRckw&jZ`Wa{*^u0!ZU1h#UVKgpB6^ukj~f>G)&dF#ZUbk3R(Z;}3xH
z_<b-ob`QKCy9?UJ?tq%H+n{jl7WixICir9Q1~@<VJ2*Oa9qbyr21H}O0qWRQkUVw;
zY#h4`{KqbWRbv-`+t@F_YU~^^9y<#($9@K~(bHgH^b~kIdICHfJr2r8j{$V_D7Z6v
z1Y8+C3{H(60{ce~fNi7u0ekcZKpNc(Vn=s_kkMUW-RO5<>F7>iKe`>5k8T6AM!yBh
zqX3MJh{5|2A!r*BfSM5=C>-H}zed>Lj}ay~Kf(Y<M`&Qz2nC2nvH^7@3nY(_z^0K5
z;6IWEh$AV$Z6pa;k0b))k$9jr5(i`-W5D3YXwdO73N(G(2r52C0LjNNaQ9;<xcV^|
zoc<UH4u0GKwtw^k+>h%)=0|U^<>NXK`q2}3e_R8We<T9Ok1GM;;|gH#aT!qk=mExu
z7lYnmchElU3hIWPLGiF7csy(mZVuami^DeH*svAYJ3JpC!vw$>HV0|LbHV0e6A(CT
z1l9~2g2lrIz;<{RFdNndy2IK)aaaR<98v>aLn`3;kP@gKQULiwa^S(xByxRd0y#G{
zhWt1*f_y(Tgb0TQ5Xw*=k~GwVL=JT$enan&RYM(!>(Fb&YN#DC9%@50hn^#{!DeJ|
zun~DXSdTOf)*=;y)re%U61h8AhWt8Mf}9>KLJkh*BRd9j5$+(0WDVvZ@q>?$u)&9j
z&)_{|#o!&pY48?eId}sx9K4RG4gQ9F8n}Y=4O~KA5B!2O44g$u2hJdW51d494;)7>
z4;)2K4je}I4;)0c4(vnN1A7qCz%C?qU?&nXunqAV_!e0<AVwSp1c=1|7cm%MBdP-o
zWW1k>^!AgH_Wn$yu0I_q?oUCU^d};>`nMn#`(u&g{hN^=`r-9de>lSG4?)uV1Cf}1
ze<Zly7g^Wujd=8XBKG~O5%d0)h<^WaM7iGs8S7hw^z^wRFZ-O3x;}fPsBa<ixX%i?
z*=LDd>@!D>_n9Gk`-~CLXNWNS^pW&FT_mPY3km8|M?Cvf5RX1Z#J*1^Ht+i+*6$k=
zEBAdAk9`;v_k8FRzx>c6uKVy#T>Rm!`0<BV;+r4Z#1}t27a#xdO#H(KczybzM$Gz9
zB~JfPCXV?~EDruqAYS)DDqi~GZ?VIN$6|{Q55)!_?uu1D+!l}b-VpcpUK6+XUKQ8(
zUKE$~o)_oz{w%)Tds2M4_n7!Z?~mery$8ixd-sXiy}QMv-tWY5z1zg0y+G{UD-<v9
z<%ykoSz^mxy4bKcTddxjDgM-xChqG=7QgO^7dQ6Ah|7AS#Ar{1_)br#_-ap}_;in-
z_+XEZct?+?nAfvfOz!zcoY1pW9MQ8_?AzliUfJU)cI~khTlH9rje9J`T0QVSqQ_J`
z^nQ-G^S!>f<-Lx$>b<5o@4c${!FxsV_4hK-x%U&IBkxB=yWS6pMDP1VwD<2tDepT)
zQSV=i0^YZY*1Uf%TKxW*$o74mXzu%Jk>2}qk@EXu(O7rBsHa;ZdfEL%RM-7bRNQ@6
z^rZWi=vMddqD$SsicWN267B0gFWTCDM#SzuA<FDND%#S0NEFt+Pvq0RTePBkr^vZ`
zt7v|=STv`bFVg5{iDX?g(O?%@)X|k8YVJxARdywaa=T(g_q#TUu6Kot&UFQgj&yAh
z?dtLoiMl*Rv@W73wF`b>-Q^()>~a&W?Q#+=>9P~qby<nby9grvF8CwwE+f(SI|EVg
zJ6+MMcN(IGcPgUNcM77v-%Sedyc-i<eK#yT{jN`V@ZEdij&~hG{<~Mg>~}AOiSL?(
zk?-n-{_m=V#CPRF_jg4?n|FCavv+?Bb>BS_D!#iX9O=9*eBb%Iu&wh~VQuF{VR7eK
z;gil&!dsm`2`_aX7M|?fC*0q;OSr9bhmhL|gjt<JVSFb?7|}@=`gUduS9WFy-8z$n
z)}8S}lg?<NPG_W0p)*AIu_Hj(-LYQS+Tkgz=^zS=I+hC`cPtj(>TnTW>aZ7{=&%v)
z@30hZ>zFI#b{Gk>I`oC{9Xi5@4t1e#hmvqrhfLtsF)py~7#5gz^a*r2x&?|IZv`W7
z+Xe66J{PpTZ4}hLtq~Nztq?qUTP(Q!HcxQ*?cah^Z~qb;czai{<LylW@9i}~_S?&X
z#JA@K8{eK5_`f|SSpD{}VA0!s0^7H{1aseR6U=%m7AU{v3C7<r1-)-5f>&=yf`&IK
zg0eU90`$#h!QD3zf?wYR3x0m%FF5?hTk!px)dJC*6$09uC4$s9u7b^P90WmctOcHL
z2!f?=%mj{a<_HLH^aO@)GzIE!R0N-2%LxWwPw+clf8@8k?&DXz?&jyee#`&sbsPVW
z*UkJ3uj~28Usv&ecwNfh`Z}M_d5!WjUq9l<zrM?lczu)a`}#Njs@IqJ?yt}CZC;<`
zo4r25*L!_{uk?C1f9%x`e(x)U-~NivZ+OMzm%XC!C9g90cV8v*e|r_jKl>_*f8<pd
zf7h!3zWCL8KI7F|emeXiL(D4=e#k3VzV|B!KKw}t-}#jVf59tLzVWNseC<~{eEC=E
z{EzL5{O<NiUR(PJudaQ7SJM8Tm(%{1_h)+>?`nH9?@W6g?{Ir1@B8**p0GWaM{CdF
zrM5rdMYrGP1-D=4d9`2WEpI>1b80`uo8NwvXViXxr`5ijC*QuE_wl8e*Zq>qYkNuO
z)xFH(mAp*j<-APb{rNJQclBii@65{}-r<+NyzgIn@<cCJ^5`!;cxf+Pc`+~Tc_A;Y
zc-}9~c`IHT^ITr)^Q>NK@=RVT^K@RyxQZ{wxT9@@+@7``ZhKn?x1sGNx2&z1D`~6a
z-fOGiUTZ7jo@<kGkG4JL?rFQn1#LIEthQgdq_zv(Ep2DG5pBn~er*T2#I`-$MQuB{
zwrvP^UK^LI-$v)Ewq<cYwWf0WTerYJTN%Y|X$|96w{GATw0d(NwXWvgY+c5^)auSX
z)#}JS*lNw)*=oTRv>J1%t@_;5RxNIHt1>sZRmSmZ9px-<9pJdMc5|#+-*8M?TRA$d
zjU2_+r<}1DrJUXu`J7iTayX4I9&jpN+~VZExW;+#;v(nw7iTyZUL4~be{qnr@5LU@
z_7~eZycc3l_6rUt=>?S&^@79+e38WQd=bl8_9Bww^dg8e|AjBd_{Ca|_KOu9g%^uC
zqtBf<J<n}8?av9E#^)xS^5^=T+~=B{2hWu`zd!%XzVLj6ef)VJd;jw;_V(wm*u3X0
zY|8UGcJlKI_U7kB?4aiow%7B&*vp^)$##Bzoo)5}65HhYS+?%;<7}nphuGsSd)OaZ
zwzJ=~h}canY<5)(g`MA$&VJOA$iCSU&A!|c&OX%=z&_OC&Hk>1$QHFMWiwh_+378I
z?6{Ws?64Lywr|U9_No?b_M#RQwq1*iW!^H%n%&aRQg7*E$(q|)!_CdCuI5@+TXQ+9
zuDO6!+Wa?5()@sRulW}1dh>6rUz&em9cw<t+Sh!9wY_;Ci`V=ei_#2ODa~Bg=4Kiz
zxS7QAZcbu-(;UNcZ4PJIGzYNeHhZ&XH4|B?%^s}DCKuLVlP#;WiNJc%WWuU#(r1-4
zX|n!qQe@q2`oz4}G|W8T)Wba1^p^QUQ!8^@Qv;LNRK=t;6){tqB+TfhznH;Ix0&8e
z*O=clU0}L3on|g<I?9~aw2x`f^c_>J31NPI#$^sYqcXdmWiZ>GB{1usZDy7|3uQ{5
z`7<9p^JM<<>>K9AXN#C8pE)uQJhNi%d^V3Md}hd`KhtKWKT~1GJ^RcEe>TGKd-j2`
z`dJ5K$+I?w!?Q+)<+Cb=(X(QP_A?1X@!4ODvBuks4~@Su-Zoxfv^1V#JZ=1uQPjAX
zk<++?ai>wl_^pw}IM<lX_^C0K@k3)AV_Rb+gVz|upf>t2QX7ekm_`pqXrnV@ed9vL
zszwXOqDCWzeWNae(5T9o(<q~BHIC918vE#@4W0B44Q=!{4UP2XhAMh>LlM2G0j1|O
zJfz=gxJCc1;aB>(hV%4e4JYXP8V=F7H|(Yh8n)7D4Saf91Dzh*K%$2?B+~sFHq%!(
zgwj14{OFDiYw7bFmeWld-01KJ`gG+6OZumJ6Z$~?EP7|XI=!`Co?cf!Mk}rFqe<&K
zX%Fh#XgBH`X_xA&Xs7CnXou@j+OGNsG*Ewo#;(6YBiEm$CDk9JZLU8+3$Fj3=3S4_
zR@QT9?)4O!U40tOqCSo`r#_OVRUb%GtoNpk)vcuU)h(vIt#hP3ud|}n)|t^t>I`U-
zI!)UBItAJvb>q~FbpzB>bzRiMbuX#A>Yh<ST@{sGS41V(q15EM`_#>KH>e?XSE%dj
zex|Of`-!@^ZXeaYZYR~UPE0kfV^MYL$W-OJWa_8d80uhc81-GPKeerPEw!O`Ikmjj
zl?q?ULw!_Bpx&-EqF$}lp`NW(q5f1mN!eFBOxa%ho+7AyO`+E|Q!;96DDkx=l*n2s
zC7|{pWnJw}%8J^n6t~*56x-Tk6!Y5s6vNt`6s=k@MX{De8L!Er^w%U)I%}dStu>*P
zx*9)9S<M<sZp~84Uo|e2TQxS6t2Of|XKM^8Kh<ba_SGm-cGQe#3u^|l88z>+Ni}WR
z2{jGbn`$bvgK7%0y=$IiudKO~y{P6|wtdZoY|EOH*~T@8vUO{AWvkSH?8&E`?4hTW
z?Cz(j+3inbv!6W;&#r#zpI!8HZT8<!mu263>XQBY(}md=pPFZ%dTN+`_^DR*o~Mf0
zTc3`Tc~ASv)Tf=~w5P4)xTp2x$fxDxfTwxnbx$9WS3JE<c6<6O+3x8%GU4elveDE1
zWSyrw$tq7p<jHC#d8j&*++CeWepMYsZmJF@S6BOxi>p_W;VaI__p2SqH>xekm#dA*
zXR39{N2^uHKU7a<ZLc265>|I-F{<0MNY#y5iPe=^QPl-mA=OW^)>q%jB356^@~A$a
z<y3t<%ewkN*4*mvvSwF{vox!jS&G$}S>siSSp!v3S?{WXvf8S=vl^>bW>r-!$||g~
z%lf;Dkae%hDC>_Z?W{{xN?B*BCNhsy4P^dM)tR}ysx?zsRiDYMD$C5Q%FRrwdYHMn
z>SktW)s;-Ysxz5us*YqXtJ<6CTD3KEVHGdaqKc9^rz$m5rz$p6r7A4*bERMAaOLXE
zo=T6*H<gZ=EtLy0Yb#AN%PRFU^D0#{A5~70{;V7#U90ROU8sCXI$7C3I$T*n+EbZF
z+E)39#IL+XqE}uakt%;CB~~6GZLZu)3a#8q@~z~N)>KkR%PLbzu9Yz)+saT9q0*OR
zTuCJ9RW2c^RyvSm6_%ut3S-iT3LR2Mg%YW?Vj`oVqCcauq9dcQ;zh>a6}1`nD@rnM
zR7f(eRNT)vTk(6wv5Jcs2P#fxd|z=e15|vM!L1NyP%D@j=@q1m_=<##O%)q6f-3?t
z)>n9Dtf^R*v8=)+!?nUX!?waKgHSOm!?;2%L$Bg<x?06hx_m`f`dE2edVhI+`n&S-
z^q1wi>Ceg^ravvekzP`MDP3BAD*dnWL+Q86ccot|N765pv(itMXQuyHo{;`S`Ns4e
z<pJrUa?f;j`Lguva_98aa;x;Xa?|vU<+IX*%2m^S$|uuSmk*{bEq|BhTHcywTV9t&
zC@)PjDVL<pD!-qmUjBQULivTX@v;+XgJlQOy32N^y($x?wUp7*YRl5n%FANY^2@@~
za>{(u?v)YKZj>!fyHaMKcCL(&cD!s(+MzP7wB2P2Y1_(1Qw3!`sm!uhsaa*uQd7z*
zQ{&3=QzOeBr3RJVO7$tboVvQ~bn3FQ!>O)iyHf4SkW|YuR;p<kDb=7XK2@_UGF7Q;
zL+WJd+SK7vkJR2$$JCC}`KfKC#;J{^+Nss0im4@~V=2<o4=ImIU#HwDZA$sQv?}FN
zX@1JjrH@jMmEKA@Sb8O8cj@Vrt)+)k1f{!Dn5E(raw#(<wUm^yrF2Wm#?pwC;8On-
z-_q47YfG1;tSEIzSyW0$aV(vaVqL14VqPkrGN*JTS-13kvRY|-vV3Vn@_0#k@?c4B
z^81np$!|*jNPbarA-SRCL~>Qh{^a749m&!XLGq&#YVw_u)a2hwqLVL|ge0FW@lHNb
z@=fyL64&ItB{s=BO3aeQC9{$_B`V3(l21t)CH+Z>B^^mIB`rx2B~OzAOA3>GN**Vz
zF1ekwtmI0Pd&!w3hmyldRwcWV=9P$(=9Dm!^hz?4)Jx)$6iULACW?KNhKpAv^%gHm
z>L|8NYAZHRYAQBJswq}WDl7h+SWrBe_;+z<;)CKBiMNYu60a2(C0;DfN&LC^&%|TJ
zR}&8v|D3p|_{YTU#k&&4#o|OxF*A`?oRLT>j!R4~4o{3N_Dzf|UX>VJ?4IabY@6s=
zJTLK^V*SJ=#j1(U#ghrP#RCbJ#T^M|#VrYj#nlNq#f1rK#g7x@i*F@N6kSdjDms<W
zTXZO)v*^2omqo&a<|0}`ZBc4MMNv#bQBg>Oq{utrQPGNoyG1Sue-v3ITrDz5_@ziU
z;Z%`Q!qK9!_ya|~@w<y&#cwNWj29J^$8(CL@wB4*@uZ^b@ySKM#K#pKi{DiALwrcl
z)_DISPP|u9Ry?sNA%0m=WW0Nkf4oD{>Uis-#qkzJcJU@f=J5ta2JzZOYVoQ?lUwAA
z2DVHTc5E3gY}wLVSiPmQuwYAj;iD}rg*Ug<7hc*@Rd{ksN#TJld4)T+<P`F^JSe1W
zxm}pN<$7V%mdk~KTh0}FZaG=#vE^u?!<GYuge|)Z4YzDB)Yu{}l*MrihvMjk@8Yrw
zU&N&r*2KjZ7RE&vK8}khycHKzcsb6u@Kl^<;la37g*)Sx7V_iV3Mp|8g~@T&g;8;Y
z!oWDwLeIF_g&uJ_g${A>4{gOM78=G)7HGtc6v$!+3I=1}7j(wHEqEULvfycKb3s9D
zUBRQ+s)C!bB?Xsa^9xSI{#~#?_F=*H*gFNh*gp!$u~!QcV=okJj6GAZA@+E|>e#~t
zi(~f{*u{QdU>>`zKtEPgpc>09_!L7g=!+p2yopIGXo^WJsECOv$c@=p@E|6n;Cjr4
zg7Y!n1wX~CDcBS9O#z5mQoxFFEy#$mFNlk=E(nVu6!^rL7JL(9Sl}9?S6~&RQD73I
zTmb*yc!5I9c>YNAaDI1mUw&J3SAK2uoBZPFw)~vv=KR~yb@^AKtMX4pm*yXgF38^z
zEy?FcKgy>>-^)*mzLmcz`g;C`=qveaqR;0qjy|1l7kw;$Ui9I7{pfx9D$%?0CpK@-
z|F9X!f4!NP-?*8XU%r`=FWF4WzqdIh|F_NY`DZsr=l{4lGJn_RkbKeR4f*uVKKZGe
z*XBoWUYQ@Xd1?N-&F=Y2H#_A!Znn)QY+jH*d$W1I`exJo$tc78fhfKFw^5q;%~2}(
zl~MBfxly0;9z>1gU5^^bJ0I1XcQoo<-tMT^c}P@i9wVwLFFmS0FD9xwFF2|!&nv1h
zZ&{Qy&nYS=&ob&^o?+CTJdLQEd7n33%Ny8qIj>{W`Ml;$XYwjH9nZ_#^kd$GO$YL>
zZ`zZ0e$&ppqnozo?cOBHLpJg97@L@RX`3i{F`F{;f;Xk+t=p8Cw{%l%p5vxXd4x^j
zd9ybK<*9G-&zs!no!7r{ZQh%WEAyH*F3YRfxF}D$(IxNRM*F;L8*TE=Zk(U@<HmV;
z-)}U@6K$NGN86~Em$FeaFKVM|Ucg4hytNxY=Pubeo@=-9WA40-{ki%ZdvaAazRMkt
ze4X1H*_PWL*^=83*^pZrS(E#BWM%H3ktMlTA`5a)MM`rIM&{)1i2N&;7kM|A9C<4@
zA@cX!h{#`a{UR^ru8KUD>lS%B*E;feu1VyPT<yq%x$==e<bI6!KDR4kd+v(}koz=3
zm|GCR&HXEanfpfsHTRc@tlXa>(sTDlB<F&N_*`a0Om2F_rrel_@Z8{t;M{c)8*-OM
ztj~3bSeI)Nu{zfv;+tI6h^4s`;fr$n!d-G-hdbmphA+%53ty0nh7)q{gwM^r8g86>
zI(&BS!En9Y9pPHJyl}N#a=3DCLb!ZxMEIoCH+)RGGJII-8a^Pk3h$K~hj&S}!rw~e
z!r^;6!&;@CVa?K(utsTBSgkZKtV;SItW0`6tXO(3EMIygOd{PCmLnB~{UxP^-Iu0>
z{V9zKyCDq-yDnW5c2&AK?2^<r?7Vbt*cqu_*h#5U*iX`t&>yAUp$DX`p+87#LU&0E
zLw8Cag>IGJ2t}k9LIu)ep<L-+cryh;X;NlrwlqDIB#jPDlLmz*Nj*d3r5>TNQv1*-
zsd;FmR6jISsuCI`9S_+c?Fm^geHr2<tqWNzEe;_{pM<QC-U?YNy%e%odLqPC`a_75
z^xF{le$|kL(u|M=(%2A!G$dr6)GNePx-`T{>JVZewFuFZ8iZ&|RYNqS6Tzy|-e4tZ
zd$7E;K6p}65<D)+2_BK$4jz(R3htMj2=0~a3+|R|4epe%gWpIpg4-pr!L5>z;1-Ej
z@H5G>;ChKeaE-(wxJqIWTrN=!E|E+G6-s)8@+9p+5=nhfj-({$k>p9x1IewRdy-2*
ze@adS-IV+g^t<HSAo#x8pevG$po@~&pkE}xL1!iFf=)}82Az;N1pOp24>}^z4>}}K
z3ED3i3*0N|3EVAt8Tg%~E^xa9{!UKvI1rKC3=~Q(2J$4w0y&bsflLVqq)8Zo6iHfO
zmLxhbLlP92CRrPpELjqmD6tFNBAFW)Bhd@oEKv&FC>afikaP!xN?HSgB{cy7l7aw#
z$zK8MC4U5XOU?&)N{$Ask?amwB@qRDBcTN>lcWTANHzs5mTU-cldKMKk+=sqN^An`
zC8hzk672wMiG08U$?yh(q;rG0q-DcgN!11uN$v(C$^8w6l4~0bBtLJ^lN{clBiXq@
zOTyovF3H}YDoNO&EQ#2lD1pCYlzg+{GwQP86S`o-I67y;D5|mHBRc6ni1z#Uqi_5_
zppE`LXqkUEiu%7p|Mc%bulT=4Px`l``~BO{ZT>G%wtovs@^3<8{TtB`|9aHRzZPBU
z{}grbuR_iJD^Pv^GE~LC1Re7$LVNrQ&^Et3wAN3G7W$#+BflK<hTjwP7r#g7Pks;4
z-G28`vEN;k=JzL>;&%&;^1Fd<@cRQ@?ROn@_xlaC@w<we_+3V|{Vt*MeizUo-}7jv
z?^(3j_h+=y_cSW?J&E4)J&ykBdkj6}dlWt7`y;x;_b|%yJ&0!c?nmQ&_n~3Fdr=?X
z-RN@PU8s}qcPPPkCpz1AJF4ot6@|ZZML(=Z(DwCWw0^x1EnY7`pRDJhH`jB~i|g6w
zvGpu;?|KG`tf!-l^;9%<Jq6voo{R>p&qCL%C!vehXP^t$r=zCpQ&FAuDX9GVBy`v(
z5$*IzKwEsapp`yxXs%Bzde0{s{mo}Hdd4RTJ>;_y-Qg37@_ZuDET3>R-X|0d^9ezH
ze1g&CK0&CHPXJ2r*?`XW@kdpC{Ll$+U$obIJ=*T=jn;X4p~c?o(8u1M=uPjn=mqaJ
z=rQlr=pOG?DB`^mrF(yarh2bHqr8`+0p82d)!s|dMcy8$jrS7N)O#_i?Y#(<^L9sv
zyxh<ZFITkL%LT3Qaz>?IPUu}PNAy=O2lO=5K`(oByO$lx^|D1Xy%wTdyll`=FKg7x
z%L-iv<>0jdweXsc>U&wDDqaM1Y#jmZS!aQ^tuse!*Udu<p&qT9i~h0B3_ZWj6g>*H
zYn=%yT4#(>p_11bp&QrDLH(gttusVj*Ud()pp4cTpqfyhJ@wH6&spdjsAryfXc-jh
zsf+#zb=gw~JqfkXQybk1#q!ibGoWHTHPIj_PfrbW36!0uIyx6h4@%Kf4INplhIXx0
zMV~`eL*=biK_5U}gF3rb89fa39Tb195=w?jfC`6Nzg7`l0p$#32{n7I0;&czu|@&?
z0M!mvzeXM{hI$Nj6Y2ugF{nLI@b~&C{M|kZf4`5y-|?gH_xvdQT|Wwc-;cuI`J?dn
z{wVz2KN_VdC#L}ay1$&9lKccrXkCQK<Y~{8d*(wyUL{#cPEIipIuz!8gMG@Yh08<F
zCM<0?<yTNP#qv}^w}L}F=2uWXgh5F;2n&p0fwjCTk7_e!s44fr$`sU8y&#m7lt~m8
z%&oc<T8c5)hp{Wnt@t;VBzR&;E36=^2rTK1C0(<z;?$HjK?AP&8s>y8>&5z|rqqbV
zl$4xcRm$>q&`@H^&xeMJI?OGnY5_9?ReP93R6oH_vFZ)z5vd-AQK9NzFrz?D?R#h_
z3FW(BTn$Q2X{Y>U2z4cA7}wBK%2N9dCN%$qA4=J3w_r$Nft+R{mXk6SQdpn_|5iIR
zscMHH6yP6JorgtfcxEkF)(<eCg%zl-bPP*k#i*TuDJ8nv8VC(zrJvQzVB<6k;fK;W
zwa0ipJy@ReYNw`5CCyB%;9qc4S@S8D`2wC<P1768d{J!$gu((XO+IE`!c9F*1uXOB
zsag~k%!VzogbuCKFq7I_tk^4RS7BOR$p*T$<rl%Ue5TseaKfmZ9<;GV{xS^fgv-fi
zskvhXLboo~W_j{dGgM$w7i+Y9_LRL4v(I61%9L#eH=JH8Rt{Ya+fwte4K=F~dX<-9
z?U9$CHHaC@apQZKM|lNq2w-02Z*W5eGgjh;8eCO*6>d;rnaV`maKen$xRHpJwr1MU
z$F_+htjnMRmL#)~o4p27ei;$E<dxwE92~5*h6I>T-d}0szx;CYv*fLH3^WyW%yc4E
zX32-i>%k@|SjlN>5}^}L-8piKIx954(eyKb<AnR+6jN4`*MvS8QI>}h6<e5Xt|pwW
zQweRjIq(&gu@%*IVS!je!vL-}vy!IvblEV=G7Z>J8#yeCwljPMz*L>e3$^?VX36Wz
zuTeSXsfAUeqb#SWhOO>rpa9#c3r(zXxT&}Jf6Q692`gT$wNgt?PG4T$&j2gNz!KKv
zqAVvj`|B+5eI0U!{}i!W3v)~@*ydG`6U$*-Ih|I+NW}dZV{t#mEw~>e8TVtP;C_rE
z+>a5#{TL79evC(OKgO%LALDPhAL9eukMS?ukFf~%V=Te_7^jXla$+@%O}HOp+jLqD
zBet7h{r!4b0S)*97YsxwCAmTQkh54SdOCn%%a;I_%A5{hz&bp=29^>`2QVOC0$A$c
zbN~a^<>@uB)aB^_hTpyfu++Wj0EWN51h7=WbO1ximjITkpAKMX`VzoW?b87aSpTOh
zhsKu$?wxQ1LNUx_2tE5H3KQ5{Y2@X?Fc6`z62hj2C~P`_0UMa<0G3Lc4q%uWqOh}A
ziZLC)fDO#_8dz%AbO6K55QUw^Qa?`zFw6{5*jX&~$8-S0%n*g0#Zo!b0Sq%k6m}L%
zRZIsk%nVW3SuBNh8+H(;zATGjN?tA;0}%>qX!um0Bc=lwwtNX-sg&se2FjNJmSRl@
zFd$z7SZdF70K<_l0W5V63RaHcH>l~#vD8f{7{D;o=kTdMqtgKlB~a6AV5ur7xCVxq
zK8H{B`Nebq!^~C>|DUbC3`P{>T+d=8PG`mtg}X6snRa8yz}*<JPQyAe@NhRqWZI2k
zKkmkebr|Nxa1nQ7#JUUJ81CS1j99m!8$%xM#)x$lx-rz^Zj4x$p&P>s+>LR1dxyi+
z)G`--VzVC`x0waY^7ZnyJvwz5@x?yj8&9<1X;B`_4JGgF>;nIVQ`wB<RF?=wB88bo
zWn}xXDakAnmBN%uUJ*-UP}3QS*@QF_Ih9GU<t_8Di%qAn2`nm=%p@c-vI(i#NvSC*
zsVT8boEH<^UEMtBi(;YQi9)5MI;AEikzz@dWHLJ?H8wjjIfFz={r|gICZ8!c-4nm*
zisa;A{qc;nG*&!`LSn_!-Ih2fV;zo9Nli;+lUeaBJ}s5$oPmvFJd>3IFD0P?Ps-SO
z*@>(SXu-k7tYkP2ESQJEPG(_iOpUqn)c7m*>d7n4c2;CLFIccZkwt(X>VzkjikSpO
zLxQEEJwY*SrJ~U`OT~=@MLX!2Lr~0KX{i`SP;`QpK0$Faw9*KQCeX5(%DlkYMbV$2
zxCA;hrX0F3#}<O3C3Kh*6zR|kA}G2+ONXGC3aw~@qBXQk35s#hN+KxEgVub4qG07>
z1rxZXVb9}P)BV6kgBga6MLao`;=aT~E{VhnOXUQlQqox&a%;l^;{(@5_{Il#2d#(j
z4hstolVhYNlGjmF)7FN%Es=|lXTyP71`CXb<H~aLfGJu8mz0u1PQ?pLWiV5H$cgD;
z|5c}(`!YFZ29?1guqjMZIwduQfL+7?KTJZG|Js%*RCW@ql*vkDv6)kK;aeMeD9Nc<
zFaPOLxL>q)e4t-A?A|(GIhyBGw<8j<0%rQ>iS;jyOii2~tpAxhU;4N<4337}m$oNo
zBr^W1n~PnSdwf~Pb84NbiS)l4z+>@0>yqFU`_gQf4Q`TuS|8yZ9ue=e)-ND3%p2bX
zQzK8NQquo-AW3l5>A|1gQj6TN4YUq=|EcPq8L-67{hvzKhOLhb^bU%^H~W`9V%uk`
zqW`nDnYplTMeKSK%a@%L3#X71lbXijCNfgv*9C_Ag~u;(_6iT7q;g}Y%vfl|hA^m^
zsc>J4UB7PKzh=!p?Fm{N<QL>4H#5to$7E_KS#Z8#GcqiYnnFq=r84B0Bta^+KY!Iw
ztl8^>A_?o<+z9Zf<m@(eTykCRwwz$gNF}ExGE?mcF|fTZGY2oHB~D53_?MhPV5D+L
zOnCGoxG#2Hyxb#>;FO(AW3Nhv^EQ>|l)V(%tPFN`5@Z_mr_ne|oR~DH6gLmdgH0hP
zc+6V`Cr1jwDLn-aMw*j5!6|qV!6}VGb%I9{QZmd!CM7aSa0@!6rQwHLCng*g?63=c
zDT%DaukAFN6Fd;H7>UWORn)Y!|Jt5z9&-P8Gjh>aTRJ>)-8%2^aC}F^1`6AdQ#0y6
zW~saD;$>4ArsmSrB*0dgO3dto(|hv&UEOZ3?$a|J-&emJXTtr0)<*`cg_kjKBCH_T
zV%sZX>ZAhCK?InM;EkVH2yn_Ir!tvT2Gj2U^X7y%IPl~rgNwYJf=EY8TQ1?N6DM}w
z^wd$?p|DdvRwF-8M{ccVutr`!#`XWAKW@+P-|-oH-PG#KU?qvz$q=4&VN!YB^mGbb
z3g0-S8mO+Ip{B1iTi#IKNYPl{MBY^1On$DsxdL`q`+qE7`;_GRWnX7d#LjYGEsFS+
z!i-B1JIQ^uD8loZ;a4_xO<@e}*I#`9Tw`D^MLCtJ_?IxWzg`sORR0xM{W=WSSNoT(
z@h=<RyneMPPQ7pPABUox?mq@hDay_Imu)arzup(`|MpJtU%ge7oBbsxmQa*4k~4$E
zMiH9}`fxm)umHYb<$BK;keH3#YR)W}jomHGESSA##(>1^bN{mM|I04_m;KMSm|p+W
zOneP|+5yK~eP)wS*>HRO*9p^#C1;iLe@6c6Kr(gy`j2A)cKZGg_tz(~f6gvb2af;9
z4Uba);l<8H|KWzmt^e?1moER|o;uL{&-r}Dn7VkGp3@3&`gOwb!=5R;#|S5TA4d2}
z(;<wea&n^>;UvJuSpmD)hU2RMpTc2}rxeWLBNdDm@Hm2z03W(w`QW1#?6{(!k8P7_
zVlxl3vA3ndmx{_+V}wCR-0y~yh;tpz5S)=XlW>x7VmB&Sxk8-VaPG!=4CiT_S8(3O
z`2;6+_kopDjk6JFE6%q#r^W;3`;6OD;{a_9tpAYMeu8lh&bc@j;B>+1k8?B544hn?
z*dt7=oZC1hIID2B;_SsaiBk(+jAQFzj|VZX!0CfgSx(L$XAnjmxO?DC!wB=!ahrqN
zTXFk4+&+ZcKjHRy+`fX_cW_E@R^V*L*@<%)rvf|#WA*Cdbi%m;<9s<eFWe5pXbA@$
z8+X_b>`07pYMw!2#}dqjQ+SHlRK;v7oVGY!aW2NW66YG6zBmJLM&OLXnSe6|CmAOV
zCl99x=MJ2^a2~{Y1n1PegzY?s+gEX3$9V_m1Dq(%Je*}Xt8g~rY{B^&XD7}+oI^OL
z<}a*&YCne5#pV$t_S_xgJe-y|ZE-r{^uRgwXdLEWi`&=}b8P)!oZ&d5ac;pmHSb|Q
zGHx?*PVEQKzZJK4;>4aUW91&ic@pQ(I4|M+73ZHg@8itDDaBcab85eW<u>5<)R!#K
zeuLZZaQ5LG!ihbW$J(QTa~4iRoKyQDj62{q_Gll=?}2j-PV8$O%)bF=FwV_5<8Y?n
z%)rUOIkmsS^~Jb7wckQ}FK!>eIkn$H|4H1wi1R8=?0X!n9e?6{f^%wrhW;YlF2h-m
zvkB)*oNsV`z&VI>94CAs_f$P<*nSPm)xwE=F@V_?IBjs+<6Mk$8P3%>*WnDr8H#i2
zdpcNNEN-Xa%*08@$;JtAZpXO?=YE{Wah}F`0p}H*w{YIY`4}gPvjk@a&N`gWaK6IX
zfphBnIN1IH-2Q|UI{;$iq>57$C-$`u=C{OYhZFm@2J<h*xeVtToL)FL;0(q&_3a>B
zF9x@haHip;;AG(B;}qlEiE}s3gE)`iJdN`l&MP>t;rtWleVjQsr8rA)R^Y6|`3&bv
zoNsWx$JvK-6z3<LQ`awA|C~?YVRCBRV0em=_<lbdv*Cv^?w50B^0QfqNsuhYG&5#W
z@KzZ<*um~%<(!k4@bMhH>vqPR&e)aP|2|%EW>B$=Fw0lZn*QyadO$N(N=j-HI~_iM
zN~6LGrqYQ?N${q9x{hfNnVS5ynF#Of(^K(QOy~GNJ!I_3BwixyhMaRUH9I>M-t2x=
zYZ`nK3Nyi*Q|Ck$ypd00vtY6RFP52m3vA4>W$`q=e8NM-)M5!g;jqK|k?G~%`LGza
zEQC^n`hUvj3iDv=d|j{JOd-&ZZEI|Cgi?oE1BES0KTSVE$F5<qJeaWhe4((_XWHw9
z8Ec^MWv0A1X#Y>Xwa~E!&jc}(j|0<KzL~{q>-6z!#-52WpyTWI#lrR_z(!#0!`d~|
zzHKl)vkpwko!bGA4_`TEl1KiPPqGt!Z4USSnPny)b`A4&y^oK>df{MV^<sCdGxc78
z>6vw4Qmzc%{1LDOzRbk1uP(kWZ!UD`K_6Bgyp{M;-aVL}SqCQN-ox^+d^5{T>^5|K
zU7q7t<zaWsGwmya>6vw~GCslbK7HkwN#?=W*X6B*<zeHCwGX?$nJKRprm=Of`GqZ`
zKftd=upqu*F-)yEXY!psBqvA3^I(|C_a0BrgtQJ%e<3wv&lKGW9bdQ4>#P1^_gypX
z8-r=MZ_sAe{}z_Fe8zyp>ctkUPc!=vW=FvCzT8(sdnO-7INiQ1k70SP&;f57;gf^u
zda><;we9Qj-ouH8-5<>?Gf5W@4>!VBi`(L5OO`KoTMVCD5?rVJ)1Pjxt{xs91j16c
z<%`^>{0SPsJHTi9tDNal<>hR@v=j5>&7P`7dHUF43!iHk%N@QwdiVCQ9B9669u(Xa
zraUiL%je9fv7SQ0c6vdAYNCX`^IN+ri)SzoRi_Gm##>a&&zG~=mf)3W=R@#GerW0=
z8~H4A^%;GlG~X*x&c@DXTLQsH&S9WRZh`##nb^1Xiq&hT)@$zw?vr`6cIZu6%^h-o
z&x`@&YN)>-m&=F~G8z0+aWdk2$i*ZXu@<t=Lq@y>d0k0H+zFZS^fNIC()!$Iq7LNC
z?9ar!&$65|-+U(0Afwek6Ad8eG)xk&P0Dg=E>04cLmpsE5_3Muast*s8&X|olK9(%
zET^FP6LA*g_Fq2{DdV!7HQY}`$(Sr>((4mZ6Y`P%C!+r-Y**U^@!Jtuj>jMH9Yr5y
zIYYt;V#Tm5=eFMj@$HZ-hi)`M92%76xV#xBjt<CjdT);t2m56?zkfSUeAOq*AqR~U
zOFqbQ9OjM_uk^}ty5Efv1wFEyYxl>9>)y+9vUZLU6}n+Oe2n<u9gGvkh{>I>-@T(m
z<qla+_Ty3FnK!WfJ)=a2*Kk}mjS_FP!}_g9iFPk#Ijq4E;)zyS&Qi$;QSOB-XMFz%
zF}6jP^CWhJc%w;{v(<itINB)7@f!U|T-pHpU+|Ggu9M}I|M-!3tVWh|IPoL#VYMtL
z%H<=mx>A-iZ*rLUqFk2qs$`hhUMkD^?f5XUr5N@zZJ1bAD9c&4c$j!QUzQ`MFibp<
zE6XXW93m!4WH|@V3=!@BmgQ{D8X~@XEX!H2e2Dn-U$UGYl_8?v16j`f+CgI1U0Key
zUj~WW{*>he(gumTw`4gc#6jYZf5>v)Xbuv!ufu*l8z72*mF0jd1H@OCVLtW%arH%6
zj@h~a;-T}hoG!fqV$;vEoQE&^iN>d8IlHg-69Z4c?Jwvj@_vHj=-W>`@gv-hhW*4_
z2W2^xulk5N`(!!iZ}kzSdt^Cm&_{gqy)4Hs5WW{<2kfs|AMwyuS<XP`2Vyn?`*ZID
zag9)xb9ToEq8d+@!wLI9EM&oU5IzuvbXkr~Z!gh?@_(^()?rb6ZyQ%Jv9VE9>;{Y2
zo%7fM`n5Z-Ma2$mML`gx1w>Io1yMvwMP=tEL<C6#2?eAZq#NITf7khIu9;nCW@pZM
zp8NjX%g#Ui3#p*bNB$wzyn=S=|3lE`3M$+857y%==)~@SI8swi#XJ6CX?Qtp-73Ex
zHsut$@gF+wET`e?{vm5hIUQT|521}^^j24Xyr?p&T`K?F4rMfX(LedmgO|~UdH=9T
zy^PLD<;QI=B}>hJP>d_32ebd7@_s2jQu~J=`lWPl>OXv#TS{gV<)2fbl#Y#+Uze{X
zq%%r>-`q-Q#PEOEeyoJ@2LHnnX$d`1`UmwMCA6i_Ka5BzCIv<LxbQ5dr(OP`{&X=3
z9p(39elf+gw&O>iV*0PK9g)9_=yOdw-o7Xz&B}IoUnrtSCGBuoT0~9x?XVtLL@Tq~
zVVqM)j=$S+(Z7&>q_pGYwL<Fgy&d{13u#V5J9aA<(#Du}Y%MCFW0CFH@V0<1hqhz2
zNdaB|(2kYs3h3gScIb>Qpu_&{SYDA&Ykb<VOqNg6z2r-aeCpsKe|<|n#kjO%#e{si
z?Ii#E+B{-*?N}d?N5yyK`?t-bJErpE>E+Sb8|^qWEsp{&%g?7dm*yI_<5F}k`JZgZ
zEvH;kHE4(3{#?3!pdGHWaw&gTJA6CjlGe6%$P#ks=7x5}Kg^-<Rqe<;l0yy4+fk*J
zLt_`Uqf56OTFTm?oSaR1n(dhRB%6-Sl%MyhY&t!)9ed`<*T>6`*IWMjsCGF1`a?^H
zwIlHP9~w8H9f{}vP(!bFR4n;J5nbESXW$>Y*`Xb3Ia#FD+=jLOS(IPXhI7}l=yrJ<
z?yt-u)xtJ}DrZr^pEeX0Ws*jE8~O%kQsDPCXy3}Daq(?9us)M4quOAnnn|Uh^7mI}
z(ERsps1P&ABCri3Ei)+2rwwbiWsrhr8;mDqkh*Id-qru64fonm9{HP&+qPl+-QRT0
zybU||{H9ws+i*|qH{HD4hHq{1f5Sd2KW^MF(mU3M{~r7zcCZarhknt3U2TZh_(hqU
z+t9DeFLGbghV|dmX{(O>{5{gC+rl<vok*vbk~U1FbXqpM4X1jgQ|i<<$kNkj_qaB6
zf1XAeBigX(d>XAC)CSKbX(a32hWY_%G@@%8baGPZOnWOH`KMA?eJiT3rIJErt9)Lk
zl2F(RkKw6wG^-UY#VKT;(u&RRQs`A;D_)zXP}t{I4A_`LF`=zEGd6{ygIkeY^^-)u
zR%nI&r037%`?dZ_7H+NRyz?jRz1NDPQ-9J-n^yd6N~Su~RxF54CjV=#c;%E#dkkBl
zav+(yA8&=#>}2vf(29Q@lS#5uzW<~j6uF@lMXo<+@yb^0I`)G?7PTTp`hzA(Td_{@
z2i=*~iiFhfls~x@E1!L*IjXIQJ@=h14VAAi{!YPtTal>ror=4*Vng;fQfhBOy5BdN
zS=WNS*S^uRvKExB{6_0@TX13cH`<uqf-WUr>A$ZnaCrBXq|q%HZ}yc&hqmC|#;?@+
zrUfg<eWm!9Ey%4-BF85!xE!8D>mRgWkZlrmvui<sUJ?bGwP4kB`SxoqsAx%~lCv$a
z`I1N%3|cVjej>H*X+es9A{lOJ!8MIUDqPiqiCq$D)shx``<_5PQu+4B3DiEb1=CL@
z(DF$w$e5Qvw@0?Xwod|KU<(#!#8ata3z~i6sZYli1YU}#Ne#_7suNF|<;|EhG@e*)
zGYSggNRrkJuQzctJ+T>wOyX$pr)ErBA4hc`no+G9N3s6R`0zKD?s+xCBs7+`K5WJs
z>sV5<Z^p=-u@r9BjEbqTbnt33!kWKOr!&oPi1|VehnjK3`3sHEYsNzTFXXbm86z~l
zP(Ph!G<E($SEv~&-(x6ab~D~Rjv<Z7&3JGshD=7ve?n`148;s+#=*WZ)VW79R%b?&
zMtc(^zR{#t(}amv<j+njYQo?Z(PWp=gzn1nXDEJaLQBzSdi1#oRl%RhQPzZF)6Zla
z(1hHLpXrcS6SBsArbRAI$gGK?fwuDXh$#AP(u8cgD0*<Q35C0(Xw~s1RH#K!)7~aD
zwtu1ro137J@Jap*rzZ4&^ohdeH(|`tPqcV$6Xr-iQRw6*=qP?7^^r~3ofb*XN=>-r
z9ZB_Fo8Wjpl5|@d5wtXt94i~~V^Adh%xy${-bd<_+KAz=Kaw=A5etn!((bTE99{R3
zF28Psv+75(^ln7d-w3+<Q2zeV2(q(n#AKTYGBs($F1-jkb)gYX(<5lz(MEi24W}u)
z8__#1oEq0RVx>zs$(A+3>PR@9m&#w)4yVa#jTq7+oW71}#O~BEIx)BrKF`9avtlC}
z4a3N$tpUrIhEcz&20R!PMz`}CP?;A>4Ji#+`Z|<$#5Ta)IFy3XfYx=P)FZF~+sA~`
zTF(Z^szA2R4Hz8``gErOrnaD}Yx2L}1sZU=0o&9-Qx7yCx?Lp6mIi1gh%|pi1AHEd
zBv1oXkBKy6W&`dEA`KbWfC0Tksvq0{yI(Sj>(PLIJ~F!BT93PzWVF4q9z%6yG$^MY
zZo_00`J*0FibKfYb3NX^3!!cw>ap~82t9aNkJQZ}G|sIa$0ml*Q@eU}ZumgMP3qwq
z^?`01)<f#_fyxfm<JW-?v~+ttuFm}+e{NPiRJ(kj%z5>Q`SG5H&#K3nr|)UaxO$8}
z`<^Zhu1C_M_w=xPJ#G$oPeILf(9C^D5oL9#417mXnRR$^Q@);52mN*LC@7*16UV%x
zhp+2UQWZ>>z3Si}9!zVT>u|v?m_}ICVbPvo%Dh~M{xgH=-myC5bO@$pyXx>Z=`EG7
zse`5aTQXl*hl3~IlFFPqES&$AyvEl-wclHsIHV2=f8Nle?sX{idqX{&Yms>U4V@^h
z#rxH7DCT!9o{f4#$_cf&SNWRuhStI&^fkHr*TTr=H6?r0;^MB?)ZuO|&Z)hoF($P*
z^Dl@b=j7{&L8NoA7MI+DX!Yh=+&B?LE0)*7a$XRTb}jDr4WfxtYVjf~kh%@8h3FSZ
z89i(9{dyq1Xsto{>OeYPUV|Q^18Gub4JQ2!ptOV<tOyIB8=*BgX&XSJ{A+N3cL2S1
zuR)}G0L`<jK~0AM3cpc<abNvO`*aPqdiay~-Wu4R@~1xQYY@A@p9~hs_p9Vjm|X+i
z96#zdt_IeDeza_04U%vA(Y4Ms7`5JyUe;FQ=vY5W%BzN0^NLD;RHI+yD{76bhQ7lq
z>inh}Vf$an`*k%`=DwmvhiY8y@{00Is*#=SE7z&jSmxzR?)$3|VCYLHH^|?&%$GD5
zSHo(EFV)VjM#rL;<UO_;=ij}gbpxtVb^9gNcB;m)tuM*4x(el!Uy^c86;3t#klWWP
zG<@-);o()d;o?Kq{#EF6)Q1|}s^BX4&}N$|%<Sz$udY=gI^zYk9IL|KS1)MZ&MI`c
z{(>&8tb+UM7xYqEg~g*^(2prqDEs@IYKB$8Df~Hg?;+oA|C|Ok{zcv1=QO17FJ8=k
zPW^xW#oo@(spF@=P)YWt;-J6y?deTXkN?8e(3@QB{$k%UZ#ro77t@A%)1(uB(OC41
zvUmPP^!sOIxAHGsES{03^e;|re?~th|HX=F&q#mhUrcKAqUx@H(Idf&&eT<++|`Rp
zb1U)Vgcoi5R*BI0UKAQuiC6u-Xt-Y`+;TkW_@hcV26@uEJC(3D@ubF!m9W_8N$Q8>
z%L$&Ox2Y0V4Nu8<aU~q0pOWjWO1R#CO8%oO@$$%1`p~Bmkjj^>75LsuzP+RZr5R7i
zHMIiW{GQOws0vIpdO|y2S3q~|6H<Fzfm36iP@_!+TxuRu@YM>$L_Vft1{G*=d`!w)
zE1<6bn6R`0hqNBk);SgM?D3dNRV$F6?m=hzR$$Ug52|i0$H}W6bf}~pA*(znIi*}a
zzCB3$Q#rO*xzpXias))UQ=VHndOEn%bgOb4I^a%6FO?%k!<{_z%Q3yXJ0)x=hf|sx
zRWB$<Cm%QJrB;qpSKLTtL^<;1&-NSNqZ~U%xzV`#GNk-<CFR^QY>aTFZb@ZGz3WOP
zvNGr$aHUVr%TT1@N={B?IM>~k^o+~UE&UOVJXwZ^K9A_fjxx->`iP8l%J6N~BO0es
zhBKodQRtX545@xdYx<TU^y5QHYbk|+<3rj~REpvH4=LeCDH63Fk~F*&W{MBV-M17A
zf4fl2{Ze#%<w7e>OA&e9g&a?p!g8$(CF_-9(^wbkwW1W`>mHD{W+@t@9+2Kx`F@-q
z(8a!`cz)yoS+<nmw(x))3rldMk9_&P1Z)1>C(F<hNCNNEWuFpEHn~r`@0DQqru!rq
zm!SWo`_%VD33@g=Q`)u?^oVn&2TSGauFkY>mi+aT&eU<F{QV1^=~)l?-w$-AMRmoH
z7TlwhKgC%4?jG%pD~5r^J<1C%hWU<rwDU<Zd}iFEIO}43?QoA~Un)k+Hz%??P>d;_
zPE@d_7(328(JY}D_Bu{<c49H&hda?LrDF7~aHOoZBCHB?q;ADUaI|-%2|tREwcnA1
z&?3yxbR?Y@MYz$!kybhuA@!F7Ei)>@oL3H{ZBT@}Mh-M~QxO{0IgrAFBIu2Gp!BIl
z_|kBfyayLS^5rfa>sSQ8hj(dmSs^B#xJwy73-NTpT`~(V#JGX-?Jo=QyuhBqoeDAQ
zy*;hHQHZcR_LOQ+h_!n5v~g1*3f1lD%ltyzP_QSBsf8H*(~j;BDnx|09o76Rz~Rew
zw4|f}16SFR)sF&v9BoH&D8Ts|TT*yl0JSJvQomb(QfFJ*c(nj84Q%O@egRIBEt#w>
zfOdcRGqI%w=$2<gHscGB_SS}O_bq^*xec9f%9mef8`8_o$00QvlE&v_MJF5T7o3k-
z$=3ASJs%^zt;yXYAAK%c)3&quP*`P6J@xX@I@+3EFUv<$jTLQ}nU9tzD=JmaN5=<N
zbg^?jdLFZ)_VPR^&$pt>DS4PNz=|ru^02hPlD59c!`}Cn6mmBY#+H^e@M<2scUjVb
zgL(Km%aUHM&cnYhmQ<>hhgoTNNOepe4!^uZt9s_)>GeBwrZyLO>+X<sMlL2#xI-RM
zxj5ZqK|X%D2#vF#m(IE9?`}b!H*#_4j0HI!$;HQ|7Ib-iF2*Wb&^93#X65FjHa-`X
zVdm7@I~O}0%;kP62Z{RTbU7<W&I`<GdUOuL`j}ISe-7s7+@=fna}fFFHubxigO%pD
z$^A$U(s$gZ3F~ukRQ)zRmFA#R=i8(_E(fkDW@Oqc2h7KeN@}x_bIpvFWMt#cIx}+q
zlnw0(W|ZxljnXDl8sn6W$ML4L{aQBkJWR>rU^YgbGnGHXGaGr!O({tu8?Q!~QvS$n
zT={!TUdOYsCh`{5SNy>wXZiZiKj?h)7Ukm)3g+FSM6W-H8*q#Kt^Xjn(1gql|G+E6
zgtqDZfs2g^sV@BkhkYjWXZj!5YnqVLAo+Sv6I$Gsg@;+jRGgOu?;v9`jmyG&Gh-U|
zItz*0jmgs`3ngmCG|@N<Jvtkc$B`^dPrXS>>$0%v<xRS*odpx4oAhgR7J@h2q}koG
zP&w%)-KfmO)V3QG{WBBCzTTiN$V8Cm4U%|fqW$6x(zndSs#Q1W&Y4U+8FPcYwq>HV
z-iY2W$i((oBl<Wg6L2%4Pkl2n@vIS{J_8QRjmR$}16@^&=w4(7T5_(Fp-%>C?p&w;
z>@!e5=Q<6)n1N22*C=~e28NnlBiE%F&{Drf>!)X6Puf-bHy{I!H?Pu@=HK`}^(s;J
zZwybqLSH}s#?fn6X#1<*h@N<bG8}$m#@EZV>GE&5Ub;-5_x#3?ahFML`ER(yUn1)n
zzcKmzB`O&B8{wlb(VUiF*!SfkUCRE2erGSzyU)K6rE-zVeSg99^953N_=UBnE)ZS%
zg$cti(6-&b(B;#4I==K5DvqD0i_?A~d+2$(tn^Fne+=ndV>$|t8j^lyI+_L>(wfM0
z3<^I-Ghd`bFgQm&Y}0Xc&^bywmk#gHv*f-#9p#75(yj&RU<1$6;ECzDhcgt}D;+I|
z&d`zSG#nXlhPtJuAy+(255+X-A39BwpQNEy=`{J?PJ@+riY6aVgZiOU^l*I|GL%kH
zckMJdh$rdD$TVy^bdo+Pq+#rUlQg(E70u!a+MSS!Ux!YRM^Gw04>&>T&Zz*7Q_pLu
z2t9n9X75Wy?7-u+et9agLyyss>8a>saEvZ0rDFQvV{+b{f_>pf>H6;!JUx1p&V{F-
za>!BI=aqsb9}Q^vofLQ;H=qe8Q_xS@fLb=B!1U7*`mCLTuBVQW<;WD+k2pfh6;d!M
z`Y^Q={zUYd!}KifC(e#KOu7L-F(vj8<vadFso^2IaOo%BjyXh~cKw7^f<Bon`ibM0
z^r?N~Pi&i@Px7By!`g2LDeZ4E)?YhFlH_FUnsSitzE8&ap9d)SQ8Mn|JV4WKCL?Ob
z0Xljx8UNDv(^K7KEHv9sKV~GucJ_X1QA$Q});>~h_<@y{`)KB`9|+OfNAp8}U~c|i
zTK41zKG^N0C1yXMOM6Lb@B{fJduYn)AF#N$hx*R`0qNpBR6h6z8vgF4kImnKN4v>3
z^E+&Hchkm*?>OGDi<G>+W7E@J^x6D7bk^>ov&X(;dAlABUHcvDeDvteobNceMUQlb
zeurrnJxXr*hQPp`v^DD+igxX!<cM#W(t9WAczuK6haL3V{2LPVchJyd-!N;?4mz{u
z8{8wdQ`GElP(Hbx`VaXAH<j(Qq4_J+W4Dn_##h8%*hUdyUvYZEHY$Je72|(wrG92#
zk#l1!O*!%vK5AQu{r43{8Cz(X`d93_vxRgAe1)#|7Ft}Ngaw70Ni!`8iySwTsw@d>
z7HuX4w<H{{+C&*Ql3?w&iTw5_LHutMU0jxgrk0H)osxukFE&zruO!%Q*+|}%iKy(l
zk=A`n#FjT3sP=Ut;`ePJt9yx9rL=)YT}niH*m`=tBN3-gtf#5-5;1V(dh%3F#K*XG
zG^BGPu3lb8HwqH4Xv#Xui%!6xw6#P&38*$(OSV=C_@%Ly(oZBHF@Ft>SSMdPtf5VF
z<l7gmA@jirsHt8}L5=Yk{CG7br^jQ-+ST+|77wEitErP)JU;uaqTV;+F>Kc=>bEZ*
z=liT8#U=5`7XPER3Gvu`>^~~%9*?vU|50p791g~<B(JzQ{JXr8F20Jx)2S<IiESJ<
z{#rrZPsc&&&I*cLABSI(6?9>49Q;ajY3z_V*gnvu&yBITs;f);(qnP1S%(@!VsY_>
z4w*cPg~c`<>Tx|5UWz(&Yj-RXJ}jr^1+h>tSWfz5W3g!Xa*FF53!B(wG^OARiY_ms
z>z}`1<+NoK@BIbh@1-=r;tRB`meN{-FNk1E$!z5pY_3>BZ>N7jgX<Fd-RBFQu3kbd
zl`+`aVF@XHjltM}#WW@`2DN(@)8xA`_@*RZo{d4s$3>*NF$Mu=7g2wW7zB-9M9qU^
z5b<*%r8h+5x7k7pN{xns_CmV#J{lS&3ux7YXc)RIpnjL55x#N(ec2w3VeRwjiV%&f
ze)DOfN;E2V&!;bKpJAXhpAKYxM(xLW)P&D4KR1s|+&*LK#Cg=+=rht&Nq!wZ!@+{6
zdH!c?7l`y#KSQm8QC!E*=<CjCN=_77)-p1Rh(fIbqlCv%XnG^iAmb<~9ujE7z9>vm
z7U<5RD6Ef@QpngSSX`4*u0j+N)TN}5_X#6&B{U-P6D~PQX!_Gn$Xg~MO_NX9+N@35
z`#<6LOKqCH_!A6vY14#ppU_oFoBDVDgjbPTRF@lxedo34>&Hlpo1#UYPa;wMTa!*3
zM<U)vlQj25;`KsJs#_Qd?>Y_g854=;-Ws&6QzYJQ*PsqLACc5YgWSVEq9J@PX?c9a
z)N^ww+UO$;Ce5X_yFcRHuQ~K>-bX0e%%PQ|KH|c{IfV8Il-13q$(a#2`g}H7iV<kq
zF`J4WM&NG0*(6+vfOh08GT$D7^7FGOK@tJqsk5l3as)1A&7_4*;n;9@CY?+ThjiIY
zat;oMT8labJB35tPo0v^$>G#Kb;{lljx9sfsbqFIjAGTOOeq|%ud7jERT%1Lt5JGV
z7?u>xpih2baDO<1o?C~Z$J!ZWdMpgry3C**E5p$7!*rT5H4L`Lr_<jaVVFL4I{6ia
zA|+)S>3<G|wdFJ#;uVT@3#L(+NhrqFPo=&4LebG@Dzz>MMcJ;YWHUMxc>|}CJVruE
z%oK9V09vn2q2V%M#GEN)_W;l-o=pEP04A=J>ELD{cKu}fG#41%V=}1>1a4pw9j_Mg
z_sk>;P7-l!@+4|{C89oaBF(W9VdXH9^bJJJ)SXCobwuR;n?Ua-itu<dfqr(8zu#a2
zmF3E?Omzaagv&5JWjrak%b;o{UtW`8?4t41x?P5uP2;FSTZUDB<0x&24CfDwBUxPt
zUJV~d&fh~&{dFuI3kbpD+ha*;6M`o+mO35_LBF~&6s{Wr3!gD`aZ(7B_Ku;+T|@9}
z=otE*`vE$Ms`5Vk0Zq45sh`^i1PiM4^vVa^tQk!+w|&627o#ay^8@DZ8BKEseZZWd
zqv>V!d(2H7MJh?}vDkDJ-ST~pJ!}*eTD-@d+L5&I(0fGqj3mb;@6mnVNXj1b9@~^h
z(!>t$5%N`q4rIK;WOEgI_~9Kq=c`ccy?0P+96_~b-yzCx1PxyI4hH%oNL}q6R7Q=U
zMZMl3^XG6{Qyh$!*28IIR4{HY9Zu_?1mje@GU*xx<M3N$c`gx*<Hwb0tRxsWCMZ+q
zA;Iv-97b6+Z;|9QjDnKhqSxwSblvwYHgy|DODx{vRp?Oatp64RFASCE7jJP}eJC9r
z{T4lnhtQz5H}YI(2)#>t1C4D%X#Lwa$W|Ich4ydY5<8gAop^)2CWEPE#T#g{!E|}j
z8z|QgqMFWc(9>@a9msx-9)|`|qWBtvRR_`R2d^<ReIVHwzQ(q@11W#qYuK$ENORO)
z<7bzFbh+niOb#7Dvce!(To^$0AA`^|a{x_t4}xK-5^cN^gpQs{bZJWv9_T5N^PC_o
z9I8Zq{esZ&wLgWG1tR25e~O6?gyoX{6!$a`NB{Ms&qjgR_P!s<b_8P6nSS&_D-e68
z_anQ3fw)-Mmrnf+fV)RuS`in3<n4V)#XA5)2lu67;{Y5^>O;P}0uW=-hYX|v&|K1o
z#taES(7)dFz1kn_LvOm0;E$hYd()^F{<x~vn?i2+V^&EoTC>L=bx(Uyrr?jyyL!=q
zq5gQL+=~io{NR+_lXfTi!QQqfeShHx*A+c!o~a*#yY?i{J$}dvS0n}Ihe1~rY5Pz=
zY|~OC-<ntOt?5Ax39r!CuLntAyu$S(J?O%%S7;mGgI?`^1&i$Nlqr3M@sGMww;`{P
zxTQNyuJ(o5!0xm--WRKqy3tl|UyQTtM*7CS=(fBYozU||vx0o7?TePsu5@^yFBGqI
zrJa>8F-fZ{>3n&K4YgfJ&GRK}{ku?KqnAiK+Jy?Yy~NDPUFiMXmvGMSOt<>IM4!i<
zNw?Go_IjPEdz25x5ARH&?mmc0QJ|BTePHOIK*KlrVD4H4g1Qen^--YhJ$;b*r4v=>
zzd(#xC%PH-0v{K5qMj}<5Zkd6S)Y4>9CRebH80TpN=Gu9@&bZ(N2=`n0@v$1(B`b?
z_!`uK-oJm2S*JSCAcyDhn9+d_AAgQ{ssGr!<<GHo{Xf=W>~q*9w6g_m-YC>*XIE0Z
zvF%eE^AGSw>HId9dB+<MWUZ{rL2n$?YGo7Vdt=S(7B*km8(Y*{*oN9?xc0J{?MZls
z@JY?=koPl;@oZv;Za#yDY7^VL;~D0;HnL3`&(NgY$QJc`hHv*8*pw14#0+d;ijiK(
zw5w;ikG#;YZ#@e>?}a^<b<AX~7m|9^G2N+N*lAYF6uWq#TbEiEndyn7n>FnGJ5L06
zsA1#mJt4bR&0-Bak=0to43>C8^>P*KJjxSBO@Enl<5RSs|I5aIdx{73mF%U@Q*1a_
z$)??UifOeK%uDYn#-6EQ%34pMRb9@^`agxisd83P@&w}FGPXMM38tScW6vKwK}cmO
zYcqU;LnlhviZxF#yRwAYPkw?CCra4&PERndvY7Sx{TR9@irJz!k6}|;#7<d1M$L&L
zc3=N7&i*ZAA@d(&(5XU}GVC#aR28tYY7YdQE?_OO9`bRV&pLa0Ao^@R>w3)to$B+L
z!e$R_JD<mz)I5;Xn9GX0d*I-uT=p&79m=ga?Cl44lwZwZckj9*^ItYQa?~9aH?o;@
zi91Gi&SqUly5p$n9~N8hhSctVn0cZb_TR~33%uRXr%x8EF_Le$&17y{-4He)lP#I$
zhR;qJEML(L<-;=AwOm)sdi0wq$z0(y`ZsfPaK*5vzu1Iht_Yd<i#=Q7iYq?pY|Kbk
z>`+T*_v#;Edr%tdn)nD8HPhIMXO9pZlFGhbe}n<^Q`w9yk6;s-!c5d3VTw))OYZ&%
zdGSBlsO*Oj*ZpMs-ao{flw|hU?jhoLB(wCx5229rgY{bY5Zm;BFfHYWNG$u#c2&Dz
z|LO1S`WF`rZT!aWKXyUs)o;xAk_$2wzOj&XF8FKym3^GzBF|&KvZzijIPH|gBGMlq
zcSI6<7x(~Yo+L7Fiw77pC6V3T`v6t`3GBS&0kSj`*hZxXC`UY-QF0&3OXFFGi2Klw
zk7M!o@8idYIOcHbK6d|(WgB(wqv!ru)>rjDQcAzD$VO*GocY4eBsn9#C5EYZJEOrk
zhJ{^s#)4ikZ0BZY_&7wfx*5)xs}jx3x;i7%^D|S*yoYBqJ~QVx_h1_w#fDnl!~OYD
z?C$=12#@*1x(WB7xc(C}9B>b(e@C*+5+^hth-3>Qobb5vBXhg&gd-O}vig%wSf}uj
zEnDt{ZB`NN?kFeR91_9O>K*aLBb*IOaKx->;cSDaBR;$hW4Et3V()@57QEgOQ{qC|
zpDB(|+8oL{cXEWX9A&AdIbhK-Fl~Pa+-Vfq3Nr`P8jEa;o&&D-6`9^#2TX90v0c3!
zP&q-yw&&hOYG4Rk^WiRXD1^<oyNh12AJ~*bcd=>n2iAAqU4-YpXBC6)V&%#A>~ont
z8d~462OsSbVg8OCdSH)NgWoarQ}+1qB$(AKvzPPIVCFy49&_-P>DSre@rt)>SezZy
z)84R8kL{3o@C`G#Xb0cg*R0nXJ3PGknmwCfhnM|cGuCE{4A&qQ|J@cdrU$XjFKpo!
z63BiV*~;}-Alts#7I~=wEP1*u-suN0ozAv+S?|x@rQ0CvmOoPsutEJme`aE4gOyMH
zSk6uxM9lVM(m6KR_VE?7R<wcA`d94NA8VB6__DFV*2q8Y%MMssql1Dkd%VvY(z`EN
zy0$g$jeW^_^|Qvn*FH?EzzTtjeb_FU6;36;U^ncou;$<k_UMom);2t6L1cx~x1Y05
z1Fi68*mIUtVu_(X-Yg}|5|0G=(#aAF6P~f}M=jBP_cIo=&=P;Eyx51KmS{BgVxARu
zFlMk9yAyc_N4-6n!Gk+Um3XqHC-2}u{8Kh!=^YH%{gjmrzk{6WCoH(i0^e>uVOKv}
zAb02!#vWN<@XN=n@w5dF&wI>#ms=q7n+MYyX@PSGJy?%gb4+V?XRl(+(Z$-Gt#UKR
zKUH^DeAXPwZ{65+U2|;Kbz}WTo8wKUD|4y4jX7sr+348YNbcs!Jlt>N-or<1gyC&m
zp81H`uec4PsE15J^)|e=KV&EB%~0{zg(b(DVY8_V)9^4u&TtoIZ)gVVfCsE-g&B4%
zd%z^BW>}GNpPAO1V#k^LEI!s0Ha+gMJ|3pXb#rDb3{9~`!<pS&VT#JQd+g0<Q+V&Y
z$8zd!!MNFpDaPKybvq|E&HWZ0O>$zo=WgM5s3Y5}dkbu{BRe<h7Q!kVm`SY(4wyPH
zs~8hZ9qGXATum_G?OkSb#sn&>?lSY`CeSIcXV+9raPOKuJ63Isu0!nE=Fi5s=V!;*
zLu2SJw__@&j4>+PmNhOh#^6h~EJ4{AY6EPUTjfn0d1=E8B5&gJ5*s$_{!J{&vSzi%
zZld6VH49jH6W&VJ?C_AAuzG35MwH#a-KAFSOV|y_{#ddzjyKTlvLzdG<Oa?RvSe@Q
z20HoQVXFt+K#=YomRD#5(|ikdR%V3DMi%U!tr6^pTd-RPj1c$MoOP8LVd6S-cC(KW
zJj-vhnorlU#QZi(J$@bC#@}XvL$0GN%#0a_T|><dGp2j^8iqHSvTjP(pzmnPLOxu@
zkC~?Iz`m>4pKyzH?sXM|4Q?@)*H=)|?G~H3^9r(`ny?pLuAq5=2^;h3GBmP`nf<2A
zaJXX38rm;mpt3Pr|LhWigKsj=)t7K(<4so4a1r}!Zm{X@7jfL~2HU&*B3#sNFzde;
zP!ey%{GBgg`%xnnJ^unK6^&R*(Rr*~f1UldJ&%93*I267dDJIdWwCz@F}wFw7IfPX
zZ&qAkchwDX#o{tMlzI;4F_+j}qjUJx{Ss@Ocn+tRUt|G^XR+$`1-9q>S)7bM&$^8|
zi<Iu?+0&>qFwrq&TF1}8(Bd467<2}&V$ZTg;%Q9neU^pnKaGl2XV~Okr%`Wvnpp>(
z!s73zSjjf|gC_=^VnU}=@ZWNh-Fki!i7qGDr!^-rC+j$CX*hw*F~`{?w-ZP>c#N%F
zdIFt&jxzo7<1nf;U>6;ZW5FB)c0+m`Iv0;Hqnu-K!eM4;ehgDOA7=a1k3m8A5L=dV
z6k}}lnd-HpF#CCs)r>oe*(wKFNUQ<I?LWXSoi@M@pZ!dIm;utO_pyx7BXE`MV>b>S
zf%nb5Y((!PX#BE=y$U)En*n>6=C;Ey*s+@hcaX1p?qV~Z9YSM;9((xTA$V))v5vL+
zaJ{*c?R=n*UvWEFz<hn^4cWn33Jzk@-tA1VItVS_ZS36agRpMg%ATejz|_TCS?u)#
z=xe)$6^}mv$?wgqJ$65QCT(Vlr}ty;xlOFk(EZpGv5|GhK6v%r$eQ=<!_1u<SZ<Gf
z^6RpmMf&Z9O4B;#vT-l2E?dWrwCurnr?pJoV-J+_*RYDEd$4TI8up}YH$ED#W~=RY
z!}R+qR;{@kHe**YtBhUvbLKxb%6JzpM6P7dC+))KK`Ysm1U+0ixPm=Cqle;PU8Xcl
z53W6Q*+uNc{p~s|b>B|>@?Fkm^w^059hS2zuXaFV{W2E5eg{^0EoE(u+wrPt37hG<
z9r7O<VLKOX$0Co#%&2G^F4iq#E>_!6ud|5x&f10#t_xXk%2q_xEMV`iY{f901uRf?
zD_*<KXHTNGz^Qf~yJN5gVY>5}LBB1S<w0^?xf!Jmj1Abf8D*;&OK;zVIbH(0|6~&)
z+oWvu@=bWSQOerNHbUkrVNdNgVr*9lTcEKK-}JOuO8N%G1Z%PV*EgVhe=Sxrb_1-B
zXfpli_1GDy!G0ZGk251R*z*4C@%6%7=KE$HE_|QEdTd*VgEQtZz4o<uXg-_0c)S+F
z^JmGg^IBxjpT(w>uEF1jGnt;v8Z2#6XBM;9Ab+DedzG>pae->=%jMN*>8r*vN3F)`
zV>4LE$5ogaJDpYNuY&gE>8zyZDwvy1W0`*cVNAhP_GSHl=(J=i^J`d%sZXb{J1#5n
zNMQ=wJ#Qs8?VHS|<*vZikCRxH=?Xj<JBhuTvI3eW6WP85UHSc=!1|rmg~rke?9Cuu
zJb5;rt$(kBEj`Aw;vG8JWH64M@1TQ6@nc!rljWGEK9*fswj7=Bj$t(=%P_89mF=}&
z2CJ>A?90q$m?w^AlarT1qB@%0ys#A4ZjEB!hA)L;$w)RlbP2LnjbuCaE<sz63UlhR
z1p9}nuxRha7<hdIt6s4fz4C{%L6wWJYQ=Ci(|!?B1C-g~xr^{}s4`odx)3qfhp~;9
z7h*=?P_};LLS(EO%9e*OK=RumOmqJN3?4OvjqJ7n?q-8o+w=K2^LG$SUO68&TL&@E
z%6X`Z7|2f8&%@Jc1DX2Vd3fkFfR&~YGCB-ku9pb<21-m<g&_UepH+l1Y+cZw-Py|!
z`m!HW?ZR+kXg}unOpt%iurJfl72xx?4|`iCh33vaOwC4$-d}n%_nA^m)9lT9{*b`&
zX)ku%P=aMjz1Wwb5-c+6$wr1~<93B2JGxUFLv|{%z<*l!8{30bd1ygN+JjA5tc7bY
zy0h&CnwX>9otfO$#B7Uh?Aa7eTxssgKE`RFuR&LNztKSHuP&^hp9Ylv>%z(c=i(+h
zv$73yA*gp|`So)!|FHu5={!gNJ!}OQE}0|$zGo-q`Fl3HHFsn;ug%7+V;$L+(X-+G
zrvsZ9F$?+|I<U%pvyfx^Pw?+D3+5Nw1%qcZ5xKWb7^yQ8cUQIwu_fwg&}b1(S*oK_
zwOQylLmiiUHwoT}YH(?45G1G6u%@71_@tzU``_yXo!2v97+xzxZJdE3zZyYkn2t)<
zYT>2xbXZtd34<il@&4Lh;li(JxOSpa_;F<#e(tUiCXbwk$aUqy`Ov9Ywxmo5-8~h0
zTBSnAPE(;ctwfMMnSvFgi-i-5r$BX3k?<&gGAtDfg-BERvO|H8KXEct8}fwq=t)>n
zkt--2nFPgx9AQ+?Nzlv87RJAvh~+7Ngz^7PL{w6iFsfn#(!XR1N;VT<@+m|3r#1l}
z!+s0-N#k)(_DlG5YCJl;PZ!*j#^c|cG~sm6I5-5Q3iCFM0|HWnE_GvZ&HtzH$#E>c
z`y~t4HO2ydKZMySV=&MEyYT1y7;FsqCYTK!gHAzTg-P#KvG`4r5V2JiBi<zno0~_&
zA|ye`e=r)>q4B~o>1a%fj1ww;jl$-bSmDT(QBX<zB4mvig^S5C!fJ6O41Pxo?{<zv
zZSH4bc)JRe%A$k|t}6Ik`$<S7`FeY#Fgj}lYPv-VN3M^M^Zk#4->4C|s1hMmgbv5Z
z$>GAp-NUhUZkVvO!*EPl7%G^$E5m*@1mF3}u-hpL34exR!cmz}Y%~n(E{6#1qlaP8
zoex6q@S!;F@?IFcXDIYuz7vLZ9EyA~SQz3l1PV!Sg+2?0AUNlZ&>?#;6zX3KWk!RM
z-{ZCLZS-L1jSLck!Uo~Q>_EY4_aF?`2@v*n7=(?x{DqnB12M(WPiUDp5cjNJ387g7
z;Ns~kT)jR38h9zp9W?-lQhbC$C}CFB3&BB833q$G5QO&ru$=H*$avIW{yiFR;Uepg
zMS9PKei{AH@v@iTait$NJ9`S#M)bpyw@-z@kiPix<B2e9dtVgRJQjSL`{3b#$HJHg
zeNZ&pL$KHGgSZXuLThSoEHiWy_FU+VZO*Pj*pS}n8uCa`4(<h=%!k79O}#L-(?db5
z>j|d`E<!iQp72=lKv*%SCl;N$FIaq6#I<|Q!pGB!Sc`i?Lw`kt<U0uy0(t<worE=O
zdSI)Dqj0veJ1loO2zRZ!V~hD+!FPIhgap|O;c?v%oM|T{8Fa%6MLQu~u^Y~7*a}(C
zyF%D!BV;Y_iu<<KLRw)L*uY9iFzo`Ba!Vm}d>1SlVJW<b?2Jw;?+7;gI%C@v3*ls^
z&d~KW7gl;G;Ctq6Va$95)b_hA)Mj?Vt3_r)*ws$xc-~aFJ)#rJUfdFNLptJQmWj}P
zTSr(8G!eoYJ7AHnv2gZY2iP0k6vk+Dz@^|Dg7fo#VsnL&kX_I&4wz^pj2_o6T83T|
zHtlH>$IQAa+;nXfOFb_OPk*(D1<IEM+0YhofZYWlc4M=6ru%sz$-YVKeB+!Dm)Iyq
zH=hyEt5FO+cUth$X%LI5P71e7>%~PUP6*pR)`{QBj|mex)QR@TjtWIWt!P?tMDVy+
zBfdO&SXleETI^D*FEmtFiFOwb3Jz*j;+ppT!la{r#f7)_34z{~qJHna!tDGCG1O_d
z;G<e0>Z<M%l=aHR9=<z;>krDrX6+rq@1LdOsOW8i+JI8=!se~Q#nmNZ=c3KRhdagM
z$BUbUn$Jbz+g=-mF`bLV4EOcI^7)0Lrp7wq;FSXLQ`{Qi(z|@oZ2xM(v^Gz?()OQV
zuAV1)-CHRbAI%jNX0H&=dgq9ai8{iLylipXvE_m=I$PY(Ynd=$#~<;=%Oyh2y(}^J
zzr}+0_e}BP--W_~zM0};hXsQ2iVSg)_Ix4A^tWi3MZ%GYUt*>y6S}mgi<i^{;huK7
zxFSs=j5(Jkt})RTp8BVX7V27pN?D57l%XNmOiU3US<V$2_x=>m33G%kuF0Zt`79wI
z?T7fuZKlw1&<{~quP*4U`7Rc9QxnYZd=tNj(}nP;ui~Gx(}b#yU&U$DrwYSZlIUA7
zS<t$WDDLx^B&-Qa5LfS<DD19?7f&cp5cDU<i&3fL1pWPS;#%ji!Y;R1alqCw!s_%d
zqT+B>L2J+#Q6qDdFmz3f==^x3P-PJ<svlAjB0hZ<+h>dr?sWJpc5F}<{*y+DlCWVy
zH^WcjbBm$Ed;dsr^`;@h{?d=)l(B<_ZWBI=(yD>Nlid;G&9DK2rc1c^&sIr@Ob!!+
z_VyQa`h|&)=Jpdl>xPPAkG=xkf;b?nx8N&Zb$`=K7}P8i_gVE64Clzi9S0SK#N#2N
z<@_Fk>hlj`&G7ER(cJf<ZDUu#U*)~H|7RDWZ1X$u_?ync82ez+&rv~G6Zck}c)pWx
zq3c`m=hlvb^ZYlWjCBwKFTEE1m$XYGUk8bsm0G2V6@j8bc9ZnSq(HGEutEB5Z-AI(
zS|^Qp=r7XF8tMC=eqv9JD(T~Xe&VwJmC{?fuf(c~GU*-@U$IAGiBw+uMB9KOY3D{C
z(bTCx8aLBNEWMg1wK8}iLO(~k-1E8Eal;>JYo@mtxG+=tVyL(HZT4^J+I7#wy%W==
z)pxwaJu0bE%TJzS;-H_>(f^)`zWshkeYKv7&Aq=#=bnBdzU`ePee3gB%<Y>XRnPYj
zuMdoqdXDrEErx%Q4%p%@b{!ury=><uR;x!zGrqWr|ILe(YISxMhpmZ_TC+#u#(iPZ
zOv8s_$BU3o^mh?e>||1d;s@djpAS;+F%QIN(eI>xw%->A6}^@AcXSqOdc2XcgnQz`
z89~y0-R_B<HU>zI=R1kBulY$`FFJ}pp8HAz10BSI6d(E5IPZ!_y1$Tq8FyFIlX^=N
zcG`=PC%vR`PIjV;_fu(PqOF*l^H>_(-Bx@w%0v2efsGig=O(>#$yz+%{z!T($Vxnu
z=OWcDvlMHlJdmo6w-ocvI7@4G-Vv9FI!QyFEJT&wj#AS^b8-L9yVB*|%|#V|J872%
zx5edMY^Ab`W@7#hYw7VoQ?c%?rF3}dEzxkm9cjeaTjG(^=F$T@OvI$`X3|cM#^Q5L
zQ>jb*O|kZoiF8KSn_^&BW2ua8h&iWjNSB;95*0(QOC5Gy7w5WNk=iF+6_=V^l$tHL
zA_~V1rDp;!iNkiDk!~1!QT(;$q;#6YdC^4Yn6#y{p{TU%h&1fnS<y^KUwWnBw3xGI
zzjVgtQ{uRtd!#9!Plzjz>q!l@j*Ht(wo7|IKPs+u+ai51%s`wGx=}jH;;>kqyH5I`
zSzmnAdyTZ0!9h_?KD!Km?H8Y)(3SpNu}@U=UM8I(+as>eUo5>kZMSGLaiKKwp`Q5g
z_&jN+-aExd9|Wo9)$QV~o)YQ)@~z^gJ(^PUom<2{vN=-E_)VhU@LAILY@?`cq$d63
zyI%Auo+gb}StoYgGDR9`wMNv5ohS`%TO}GU8ZUiv>_72N*chp4#tPAV;b`gJ|8&Ju
zF)C6Gak;o)<8W!G>C42H{GrmQhf74a%Y&uHy%vkp1`m{KUs)(Ve$!uCP&!}iw5_ky
zYWqBKr9yA%v{)t@1t>~CN(9k$e|PDI7ZTBHL|19XFm2H}O+mWLTvI&j(ove;I9EIu
z*)CaiXpWe&y;%~HGE3~!Rwq$iHd9pgu96tNRTEowluOda&kzHL7fYr(P7~+l<w*=X
zPZd4h{*in*Gg(Zt|1D|EnJ5-sNR_Csn;^y=`XSj9K29{-n<TMRA1e+$7$@;}Qx%QQ
zL`xF;j26QzA|-`aM~Xjv!X!;)BgBtCWs)vChKsj*zLzM*4im@ezL6+OhKkPi0g^7y
z2a9=mzLKUPgT!tNUPuZ}2Z##Kyd+6={l%YypGaQs?<X4Dx=HN5_Yu1dd?-1xu(!D1
z!&xE(^b{XxIZ6~qD~iw4>?Gf;yNh-v))I%duHriFJCb!ryNG2CW)j6;3gWIX6A5%W
zi7)MMNRGbiAbMq7kxX6HE_?ReP;z!^i)@GaNl8%mMp@*QBa-6$T3NR7e#xMZRkA==
zJ&Bfkg-k1ci)8K9QrYRg>m_@)70LD<_)l^~Ghfy%ahc@sz#Q4$l?x@isxoD#GX%-X
zgkLhPo0^iDKB=-dl39{Ix07W>U8hTO_J5OoEtn|rTaYL_l|DvtW@MZ!I$K4e-V!ZK
zX&oxbOZg;wICY@J?sbH0*zvv+O}kLpsz^mi@-dlAKB*)}b>GYW_;i%CPIxQ3bg5bU
zmO_xsGqOs%+aEvK0*zwro3fX(Rf&JJ>z$v=;%!p3_n-5Ug`Q8+j$QjiHr6a!d-@D_
zS(6y1eOvL7Y|)7K+8G7+WgQ*|Xixj-B%8VVh4wkOyRzi5Pqg1%wv|<kdZ=B$*-CbK
zk)yWS91Gc1YisSj{mf*w9d2vemKn?bJh-9#KH5lT^3G8EgU)5yEQ=%BjUCU);$P@#
zPy29Own2Hl_LkF!WS>))X<wSMS2n3Y(00h#E<3+)mbTY}jk4F}6Se);t(IjKs%ZNw
z>d2bZ2Wmf$SSafhqp0m7mr5;u9koqoX~?2utF#W6sL3uR|Iu3dc(Sbb)g-ME+s4X_
zBf_-G`m4y&Jp;7f#tfDXn)pQP(v5zyIZGY2w6qmv8Va|ys{bm;q%uRT6>D2UzWeHF
zy$Gua(fqYc>z`Uqi2mYPS}Wa>L-rS|Xxa9O2~qo^s1<ir7GfJ;rP-<6FJ#ZPBu(`l
zPeQ(W1!!)GbqdK@>Zo~HVi7V~G}KgIe>vp)uVtFMXYLJ&Dpt|F-B%|>A)!jcyId`#
z@3R1n@Yum2`$a>I=j&TOWEQJvMD>mNF!EWz++VRyAM%P-<|g;m`A|@-GAFHX%=`cU
z9f18)621AlHh*2h-!I{RFX8)>@cm2q@ud9tQhq*CetuGZzEXbvQvP|Q{PRiq=aur$
zFXh)m%CC=<UoR=Yeo}rt1%7=6e!T^L{RMtM1b%-6e!m2M{{((N1%7`8e!m5N{{=oC
z1U^0lK3)Vqegr<A1U|k5KHdaA{scZA1wK9nK3)Yreg!_B1wOt7KHddB{slfC1U^3m
zK3@bre*`|C1U|n6KHmgB{{%iC1wKCoK3@ese+53D1wOw8KHmjC{{>zT1YREmUM~b*
zKLlP+1YTbRUT*|me*|8S1YVy6UatgRzXV>-1YX|+Uhf26{{&tS1zsN+ua}J1PsZyh
z<MoyCddqnIWxO6UUY{AS*NoS1#_Kub^_}s0&v^Z3ydN;$9~kc!jQ0=5`w8Ryh4FsF
zc>iI%A2Hsa81Gk%_b<l#8RPwp@qWj6|6{x#GTt8<@0X1CPsaNx<NcNKe#?0OWxO9V
z-k%xo*NpdX#``(r{hjfC&v^f5Tn{j=4;a@AjOz!+^#tSkf^ogUxc*>Vk1(!J7}qO|
z>leoL4CDHSalOO1{$X4XF|Lmo*Gr7+C&u*@<NAtmy~VixVqA|guFn|PYmDnR#`PTI
z`i^nE$GHAuTn{p?4;j~sjO$0n^(5o^l5xGsxc+2ZkIFOf|LIf4^(y1~m2o}GxV~jv
z?=r4`8P~&%>tn|CGUNK0aXrnrzGhr+Gp@fG*W--qbH?>L<NBR(J<qtlXI$?yuKyYL
z1C09v#{B~0{(*5n!MML*+;1@MKN$BTjQbPD{R-p$g>gT_xW8fC?=bFv823Yr`y<Bv
z665}faX-blzhc~PG48(@_hXFvGsgWI<Nl3tKgYPgW8CjC?*AC~gN*w_#{DAW{*iG%
z$+*8{+;1}OKN<I<jQdl@{VL=Bm2p4IxW8rG?=tRx8TZ4C`(wuaGUNW4aX-ztzm{jD
z|MT07`)|hmIOG1Dalg*Ee`nm!Gw$yh_xp_df5v$L<9vW|Ucfj%V4No~&KDTx4UF>#
z#(4zee1dUa!8pHQoM$l3HyGy~jPno1c?jctgmGTNI6q;Wr!dY}80RgF^B2Z>4C8!;
zabCkXzhRu`FwS=v=RJ(`AI5nQ<9vv5Uc@**Vw@*2&X*YHO^ov=#(5Oue2Q^i#W=rW
zoM$o4w;1PLjPozXc^Kn-jB#GZI6q^Yr!mgg80T$_^EbwM9OHbBabCwbzhj)|G0yiG
z=Y5RxKgM|=<9v{DUdT8<WSl25&KDWyjg0e0#(5;;e3Ce?B+f61^GxD=lQ{1r&OeFs
zP~v=)I4>p6Pl@wX;(V1jZzaxOiSt<Ee3m$`CC+b&^IYP5mpJbw&VPyXVB&n3I4>s7
zkBReS;(VDnZzj&4iSuaUe403~CeE*k^K9aLn>g<#&cBKCaN>NNI4>v8&x!MN;(VPr
zZzs;*iSu~ke4aS3C(iGQ^L*lbpE&O)&i{$$0mSnG;&}n_{D63#Ks;X{o;MKBABg7>
z#PbQ_c?I$Of_R=mJl`OmcM#7%i02{1^AX~C3Gw`dc%CBv&6WS<E5!2_;`s~lJcf8a
zLp-k`p5GA9bBO0V#Pc5F`490th<H9kJTD@i9}&-!i04bh^Csf?6Y)HXcs@luuOgmb
z5zn)T=Uc?{F5>wY@jQ%pK1Mt*Bc7iT&(nzKYsB+5;`tl#JdSuiM?9}1p5GDA^N8nr
z#PdGl`5*B-ka#{wJTD}k9}>?KiRX*N^G4$NBk??vcs@!0$I@AbRh713)b8%?R_u;-
z+ufajqM{<8C~bFlclX$i-QC^YEq0LK9>3?uT>CnQ!vO>w<X!h#c3z2{Ut;H(*!d=Q
z-ie)mV&|dQ`6zZ?ik+Wg=c(BFDt6wAoxft|vDo=6c3z8}-(u&v*!eDY-iw|8V&}ow
z`7m}~jGZ52=gHXlGIrjKoj+se(b)Mkc3zF0Ut{Ol*!ebg-tBBH{+@qh=i%7-ICfr+
zou6ap>Dc)?cHWMizhmd|*!etmUXPvMW9RwU`95~ukDdQxJOIWAV7vgv4`4h2#us3`
z0mdI-Jc8pM_{%3?yaL8AU_1lHH(<O2#y?;@1ja`=+oQj{1jbKbJO##AV7vv!Utl~2
z#%Ex>2F7n-JO{>iV7v#$e_%Wa#)n|M2*!_KJPF2^V7v*&pI|%+#;0Js3dXNsJPXFR
zV7v>)zhFEJ#>Zg1493r3JPpRzV7v{+-(Wlr#^+$X4#w|bJP*eAV7w2;|6n{2#s^`%
z5XKK-JQ2nhVZ0H>A7MNa#wTIC62>oKJQKz@VZ0N@KVdwS^ZEbFM`64a#!q296~<R#
zycNb@VLTSbXJNb+#&2Of7shvCycfoQVLTYdhhe-J#*bk<8OE1kycx!yVLTefr(wJr
z#;;*K8^*U`yc@>9VLTkh$6>r2MgGsvVLTni*I~RJ#@{)AE`NDEjL*Y(J&fPOcs`8p
z!+1Z8|HF7dj1R<kL5v^7ctVUX#CSuDKg4)Mj8DXPMT}p>ct(tG#CS)Hf5do5jE}^4
zNsOPwcuI_~#CS`Lzr=V<jL*b)O^n~fcur?a`j_v-cu$P~#CTAQ55;&<j332#Qj9Of
zcvFl&#duVVPsMmuj9<lgR*Y}Ocvp;n#duhZkHvUdjGx7LT8yv7cw3CW#dutd&&7CM
zjNiq0UX1U>cwdbF#du(h55{<5j335$VvH}wcw>w|#&~3mPsVs<j9<ohW{hvfcxQ}%
z#&~FqkH&aujGxAMYK*VOcx#Nm#&~Ru&&GIdjNit1ZjA57cyEmV#&~dy565_Mj338%
za*Qv>cyo+D$9Qy%Psez5j9<ric8qVwcz29{$9Q;*kH>g<jGxDNdW^5fczcY$$9Q~<
z&&POujNiw2evI$Ocz=xl$Myi&J^<SbVEX}VPk`+Uu)P7cKfv|~j+^)IJ^|Y+VEYAZ
z&w%Y4u)PDef57$-*ggW=OJMs6Y)^shE3mx<w!gsk7}!1o+iPI^4Q$VW?K`l&2e$vf
z_8{0k1lx;X`w?tUg6&JNy$QBIaa>)0_bAvt1>37&`xR`@g6&(dy$iN~!S*oNJ_g&%
zVEY+tPlN4iu)Phozrpr6*ggl_>tOpGY|n%3d$7F^w*SHQK-fMA+Y4d)A#6{C?TfIz
z5w<_V_DI-13EL}S`z378gzcNKy%V;7!uC+uJ__4QVf!g;PlfHPu)P(wzryxd*ggx}
zYhn8>Y|n-5yRf|%w*SKRVAwtk+lyiQF>FtU?aQ#e8MZ&e_Gs8X4cn_>`!#IOhV9$1
zy&JZF!}f64J`UT<Vf#63PlxU6u)Q6&zr*%;*gntMp8nnIVf#I7&xh^%u)QC)|HJlx
z*gg>33u600Y)^>o3$eW+wm-!7h}b?6+bd%GMQqQA?HjSZBes9U_K?^<65C5+`$=q1
ziR~+~y(PB4#P*ojJ`>w(V*5>O&x!3jvArj@|HSs7*gh27i(>mxY)^{qOR>Evwm-%8
zsMtOg+pA*xRcz0S?OU<EE4F{d_ORGK7Te2W`&n#Hi|uQ%y)CxC#rC+^J{Q~TV*6ce
z&x`GQvAr+0|Hbye*ghEB3uF6XY)_2si?O{iwm-)9$k;v^+bd)HWo*xk?VGW^Gq!)m
z_R!cq8rw@dU&nv<)7YLG+gD?IYixgw?Xj_aHn!Ks_S@K=8{2nddv9$2jqSm)eK@uk
z$M)mco*dhkV|#OKe~#_Zv3)wWSI742*q$BRw_|&EZ2yk!;jw)@wwK5D^Vpsq+t*`z
zdu)I2xEcQL@g3*l-+ex|*T?qz*q$HT_hWm1Z2yn>05CrQ<_p050hmt!^9x|U0n9&u
z`3NvS0p=^f`~{fL0P`DQz5~pEfcX$GKLX}U!2AiAPXY5QV7>*+zkvA|Fh2w4Yry;s
zn9l+8J7B&C%>RJ-ATU1!=8M4m5tvT`^Gjg93Cur%`6w_y1?H>3{1uqb0`ps7z6;EM
zf%z~nKL+N@!2B7QPs4GY|MhENz75R3f%!NbH|1YH2j=U*{2k8EUw?fbnBN2QePI3%
z%m?Bu^ZxolFkcAf55asQm|q0*jbQ!}%twOxNibgt<}bl~CYav@^POP+6U>K#`B5-m
z3g%D2d@7h<1@o<7{uRu}g85l6Ukm1M!F(>5-v#r%VEz}(2ZQ-xFkcLn{_l^$d@`6{
z2J_8e{u#_igZXJNUk&E3!F)ED-v;yDVE!A-hlBZXFkcSl&%t~;m|q9;?O^^L%*TWI
zc`#oO=I_CLK7{<=?}Pb%F#iwc1H$}3m@f$P2Vp)T%rAubhA{sS<|D%VM3}D#^A}-0
zBg}7v`Hr05@Bj55VLl|xkA(S>Fn<!}Q^Nd8m~RR5FJV3=%+G}RnlOJ8=5xaQPMGfr
z^FLueD9jIq`Jym?6y}q{{8E^23iD54J}S&lh54#5e--Al!u(d4?+Wu@VLmL(kA?ZN
zFn<>2)582(m~RX7Z(%+z%+H1Sx-fqi=JUe*UYPF-^M7GJFw75z`NA-N80Hhh{9>4I
z4D*j+J~GTthWW}ce;MX8!~ABL?+o*wVLmj>kB0fuFn=26Q^Wjfm~Rd9uVFqm%+H4T
z+Ax0`=5xdC|9&^j_lEi3FdrP|hr@hvm_H8l$zgsu%r}Sm=P(}~=BLAab(p^n^Vwm3
zJIr^7`R_0v9_Gixe0i8Z5A*3^em%^$hxzv~A0OuD!+d?1zYp{IVSYc%_lNoaFdrc1
z2gH1Vm_HEn31WUh%r}Vn2QeQZ<|o8_g_yq(^BH1(L(F%G`42H4BIZZLe2JJp5%Vcx
zenrf;i1`;WA0y^x#C(mIzY+5}Vtz-=_lWr)F&`x6hs1o5m_HKpNn(CU%r}YoCovzT
z<D&lSr^I}fn7<P9Sz>-m%y)_TFEJk`=EuZ*nV3Hl^J!v!P0Y86`8P2iC+6qGe4UuT
z6Z3gueoxHziTOV<A1LMr#eAWdKNRzcVt!G_x&PNUiup$|A1UT1#eAihzZCPCVt!N1
zcS^<o`%f_+D&|MUe5sf}74xZLepSr3iuqSDA1mf(#eA)pzZLVjVt!Z5_lo&nF&`}E
zhsAucm_HWt$zpz4%r}eqXE7fw=BLGcwV1ya^Vwp4Tg-Qh`EM~FF6PI@e7TrE7xU?2
zeqG18`q#IM`FAlNFXrdPe7%^z7xVdIeqYS@i}`;sA28+z#(cq;KN#}~bMOCtVazv-
z`G+wdG3F=6e8rf*81orpeq+pcjQNi-A2Q}g#(c?`KN<5WV}51Kw~YChF&{JLXU2TZ
zn7<kGIb(ijy6yezd&d0Fm=7BBLu0;Z%pZ;Uq%prV=9|X+)0mGM^HXEKYRq4a`K%fL
zf4?>6yT<(2m=7ECV`IK-%%6?<v@yRn=G(^n+nA3V^K)aqZp`0}`MjOqm;Uv8W4>?9
z|Bd;;F+Vuw3&;H7m`@z@i(|fV%s-C#$T2@T<}1hi<(SVL^P6M7bIgB^`Oq;xI_68q
z{OOoa9rLSWzI7u0?_bA!?3kb3`E&m3YsdWUn9m*ayJNn0hokxHf5&|Am>(YV#XD_`
zzy5g4C-1n>{`%!H-#nH7@1Mtf^q8L>^VMViddz2!`Ry^^J?6j1eE66jAM@p7{(Q`*
zkNNd6-#+Hw$9(*lpC9w}WBz{3=a2dQG2cJt|Hpa&SRVlE1voC>zx@ELCxG<@u-*XH
zAHaG9Sf2pv6=3}WtY?7r4Y1w;)<3{{2v{Eh>m^|Q1gxik^%bz*0@h!^dJI^f0qZqj
z{RXV(fb|`)-UHTuz<Lmlh~RG@0_#O!{Rpflf%PS@-UQa4z<Lx|p91SuVEqcLXMy!C
zu-*mMzrcDJSRVuHWnldbtfztXHL%_W*5AN-99W+N>vdrL4y@;a^*ylO2iE_<dLURI
z1nY%h{Sd4tg7rnP-U!wo!FnWEp9JfbVEq!TXM*)ju-*yQKf!t^SRV!JrC|LOtfzwY
zRj}R))?dMTELfif>$PD07Odxj^<A*u3)X+ZdN5cY2J6LO{TQq#gY{*w-VD~C!Fn`U
zp9bsIVEr2B>-%rd2J72ky&I=>w*9~U4c5cK`Z!oG2kYlxJsqsCgY|Z>{tnjT!TLN{
zuLtY*U_BqK?}PPzu>KF$19Hw|{`P^eUJ%v~!g@kjUkK|BVf`VjM}+l>uwD_?FT#38
zSl<Zi9bx?=tcQg4k+5D8)=$EEN?2bB>n&mZC9KDU^_j3<6V`9SdQMp13F|#!{U@vk
zh4rDZUKG}k!g^9zUkd9@Vf`trM}_sNuwE6`ucG7sdsc+~zi);0uCV?U*2BX3SXeI$
z>t|s-Ev&DF^|rA77S`j!`dnDA3+s1bJuj^9h4sF${ukB*!}?%YFAVF4VLdUdFNXET
zu>Kg<Bg6V+Sg#E0mtj3KtZzoh|9fXx{|xJ)VSO~LmxlGzu$~&$SHpU1Sbq)cu{r<#
z`P*m1dTm(04ePmKeK)N4hV|dD9vs$(!+LR8KMw23VSPEQH;47-upS-Or^9-6SicVI
z*<pP<tapd?@30;oIlBDq<6*r#te=PV^sv4j*4uM9!@vDKtjCA-`LJFe*6+i5epufR
z>-}N<Kdc9c^#QS7Al47WdV*MA5bF(M{Xwipi1i7vULn>m#CnEU-w^8^V*Nv`hv@L0
zfBT47FA?h}5|s6CPZ8@YV!cJIzlil1u|6Z#YsC7ESkDpbJ7T>@tpAAhAhA9q){DgY
zkyuX>>q}z2NvuDK^(e7ECDyCN`juGE66;%Hy-TcriS;nCJ|@=7#QK?7PZR5FV!chQ
zzlrrYu|6l(>%{t<SkDvddt$v$tpDkp>-_D3Vtr7o7mD>mv7RW_7sYy`Sbr4jkz##P
ztXGQlOR=6Q);Gm^r&#|K>!D(ORIHbZ^;5B)D%MxUdaGD}73;BLeO9d3iuGHuo-5XO
z#d@z;{}t=OVtrVw7mM{{v7Ri}m&JOsSbrAl(PDjCtXGTmYn>L^-<~bjx5aw5SpOF5
z;bMJUte1=RbFrQ-*4M>)yI6l0>+xcJUaZ%P^?R|NFV^?PdcRoz7wZ9IePFB?jP--D
zp0LAV|LqH7y<x0BjP;1IJ~7rS#`?ur&lu|)W4&Xnf9(9e;BOBZ>my^mWUQZz^^~!`
zGS*wh`pa048S67+y=JW6jP;zczBAT)#`@1#4;t%3W4&msAC2{-vA#6co5uRnSdSX(
zQ)9hqtY3}wtg*f|*1LATumAS1u^u+o$HscuSU(%<X=8nDthdeH|M$1C9yiwK#(LdY
zzZ>g$V|{O|_l@<xu^u?q2giEhSU()=iDP|ntT&GJ$FUwc)+fh$<ygNQ>zUL3|9x|;
zcaHVXu^u|sN5^{USU(->sbhV0thbK!*RdWu)@R3h?O4AZ>$zincdYl0_201`Jl2QD
zdhu949_z_teR-@mkM-xV9zE8l$9nZxzaHz^V|{z9ch9N&k))1@A#sW*HaOSD)uX5s
z8N*b+C=NN->#LmGQ88q=9mPiH+A(o7X`^FUTqT-*&h@ExG$)*E{$<gmh>4-swP>0;
z*G=(a80}m?mycnab1mCDh8xZ`XkiQ=oa=#$F+@05Xa2AM{>zg&mj1h4yL2r5_wt^N
zV(GufkLw;w|GoZ(!Ljt;^Iez|OaDFpr!BGc-`h)dHkST-`=y@6(tqzytB6?o@BQ;n
z7hC_mzjIw;>%aGZPu<x1@8h}W=G=C!kwLNb-^ZJMMr{4}@oQsj`Gm*dej>Jx{)u7u
z!`MpdTvz^#t%kp2IFT}rhW(1+WuZ9Q^fQJ8HRI^gj~EJeilbNGW2iqcj=q0$KK{vZ
z^!sZJ<JZK|w=d57eK?Mue~#hYoj5ud7UTSTB#zd8iXmyzxC;3gL(zP3RqI0xjjF{}
zocA$!wT-JiZ)2F?8&@80oYx;0SMguRaCUiIEq)op+kJ6W^hFGbZp77=XU^OI7*~a#
z#!xpwJk5U`L-(BV6zfq8BP+&J=Laz?ZxK&h?!|DVPdxp;6T_pC@l@fq^YJf=r@l91
z$oy|S&AlE&h0F1@_i7BS-^A0^%Q5ti9bb=}&(V}D@%8L{3>(YD*MqY$oM{|i7f#3U
zqDOpfKk0n_hQ`;_<1u8L7hheE#!zuvd=)wDd>+ol*V_Xz_&$%XCHtI@Co;Yo?1^D@
z`UHBnD~7|x6KKSa81B|fpp@HU`0k!SGdIVOJS2gVZ*o4anF%y_eGJt%CD8LV&ez?^
z1k$P){2nFH^yM*3{FOlWmN=iER0)-7Q4ISFCsdR9&ev<rgbJDy!~0GNHGgIdar_f%
z+cf9noRUz7CdW`>Z9*NJ;QV<VNvQo}W9WQ0p*D_kKHjehHGOytW0NM5_mCJC<x8aM
zq0ZNCwM0r36vN53iFA6P^ZxoKQfU7eK8{PI0zNUsUg6x|Cx&$U6UoifdB1NY(g%+i
zDt$~OUw7y8njo>>c8;M-&cy1_AqJm{iFLS548vL^R@Rm=OzV?a-c6m))5yg7x1sa)
z7A4mAy3XfoS7H^e6~mQFiPc)p=k0Z3`B!n?ZmcAlRKfY)$(%$B$~fP*Ws+!d3FrH>
zaT3if8bjV5Ni?=#3?+vok$2u0s?JTK203G>w>62fWpzF;XOrkfh8SF*CDF<>&ev;1
z617j^{JEw}s<=sF803;vtKvJ~yLFSQYHa88@0L_&BcquUlvGWAN3&#lQl0)5&FT$F
zRUs^zO~;dJ@w;etJV>fPFQeJ}BdHocjpk5_WSafJ`MaTDGTpcx&6(=Sl=yly7dj+U
z*-Oz}@k^#QXQR13F`2wiM00CZGKC(F=FY)n8oDo<d$*D)cvm#{!;-1@)@U9iO0MP`
zqj{J+xm?ybw<{-CtmV$NRdStO=sdn}a*dl4&E3(-Rc*TSd`pt+?L_DKcPH1xG0xk&
zl3aO*J8%DOa%~HB-k&%rR4yQz<5^Q^Yrkj?mQA7DUeWAsl0xHpM6<1D3cYlTX2Z}F
zs@O4_74uSPMC)i4Y)he|O{1B9E`@&8k7n%i6v|sGn!%ANRJU5R!_TLbYlUcf6;CPe
zQqc}Ko>G2AqiOE$+|D0OtzhTnIio2zBc<wQj;7$ol**SjnoK8B>Q}O85<g6-V+o@9
z^CP83#ERx^id3o?9>tx4sr2$&6sM}E(zuUN?C6k6xnD=I%rBL;J&9uS#8fJOFN&a5
zskHri6dngtDc{8?n%+vKNvEQy5SB{s4@Z$ZQEFA+8%5&WsWoAH6kjT()`gAE^S4Z`
zxT~GN^Sx55<dP^>jY_T7bE6o)IJJDHMd9;rY7H45MT^U+HF`u8W#6RMh|nl9#!jPw
z1EctpIgMPsqqti-jjHvGVqc>)O6wNI{O)P=sGakE4NjwF&7){LCyhEZa9)2)8YQe5
zMXEDtw5f6wAD*O9y)sdp`IAO>ibk;_O<K9<i(*jGw0f8=iZ->=szv%JT)L#yf#gxd
z4@j$Q38Hu~C9MWTN3wlwS{?Zr$=D-l6*nx>`Myr8s;?s{@indbK8_?#(sY_}JCd7u
z(`obNNY+$Mrz58$32c*2XAehG&nKPE?2aVE*mOF$CDLi(rqlYhk!;(OP7{_!GURGH
zb(<SW!*}UaYHB3u<EGb-F_ApUnqFInM6$kYdUXwm#IH$uCGv@+a?kWy(<74DL({8r
zmq<>}O|KKJBbl@{y=pg(q{Z3v+FvV@bkEYOP?bn-ho{%X(vi$hn?WxNN7Aua29?bn
zN!B_U6p|^DdtEYUcgjfS1!U0M1d+6znn7uzBS^b0gG&8~;PR0Ss`nv+33oH7)$<5y
zf6bsa_acZ+l2J{rM(}UmjH+@b0-vfGmFsW>`PyVu<gN(rd1utcO%Y5TlTou*Mo?>M
zMzvZH!Oz_pm2i3l>#k(f_OTIkc<bChB!a|oGU?sG2=->lq#&;dJj-NKWY-ANHO{1f
z_7NQIo=LBpM&La-lbY6vAmf}&+E~T8e{&{9mx`dz=}f9$D1y{aGHG0n2=@HWq(kW<
za7~?A?~_Cjw@7BCh#kS&nweGTS2ztjWmbic;d~g7S=FA0GkH>GRlXaJ%j(Q>xg5@g
zgPE1#WH^0pW!8^<;Uo;ptn*vLS(z}4=B^2cTv^m%Q8;%hW>K0M;q-5jMMuYmlekY7
z^&A||vJqJnXFxdR7iQ6{Ug4bIkww{D!*RQiMGISn^Yuj*rD_n)sHiL&L^$a(WYxnm
z;jAj2RpkqZQ>I>4jmi<uQMar*n>L&#L0J_qaX5FUIWLd?gU9-;a{cy)k4Lj=(3?N_
z-^;4$5C0JPHLDg~`@@K&*|hld9}?xurr8JnFsW)bjokK!6m7Dp*P1^}^UkJP3;&RM
zOg5#P_J`?9vgyI7KhD2HvuQ!_A0}VUrlvlBNc<+7{&f4ps94#xpxqy$Gi6ul#(xMb
zm0d@w{~@eFcGWKTho0TC>u}*e+z-jFk~#j+d}emdOY?{08?)<Yf<KfykzEZVezWF5
zcFhj^O@<%Yb?f<WMkmjq6nB2}Eq@MGx$qk|a>)J2Z_c&Nq0pVbDeId<lh*xa@z@-i
zx#&0Xm*vp(X}|H>lS5-h{pRYG9O@tRn{sb+sAb>Z%!{2<McjWoe{bZ}?^eI*SURT;
z)ceiehB*~j<u{o;a;k8N-}r~-)YUw{xiT}Sd^7x}=%$>Cm*h92PUO_os9!vIkW;C?
z{G!Z{oErDy7vq!X(y!aUc$hzzI-mbVNpflTp<j$>n@fqe|Khq&F11+wi#%g<Y1+JB
z^jn%sCnx^m;O<=dGUOMDujEo%zhAU^lS@T={9;k8+^XFE7cVm9R`o`|C{il7s^Yv}
zgWM`!>K8k^=2pghzxWxPTR$`WqT-C)x{&x6K^t;we&kPfAIq&yVL$nPFSpV^`$@@f
zxpm^kPrQ=mk=N;;tj?Q93HSZvVU;{uu<0l1TIW%|r9WxdH;-0L|H+V1d6ae3Pv_@?
zJQ^49lV>~g=tHlcq`jC&bvyl}=F2>q+vF#{QF-)8KUtJMud<f@$tjn-YM$>WpX=mR
zNQR$ea?PtniGHGhyxI}|gYHxE>ez=Lj9Zgeryl)a<00qvl^<NZ<-GjZ4?cWy9>4Pk
zNfYK%=$aoC%9&5i=l!5|g?!33;RmkG^663N4+1^&X|DGVrVh=gdTu{hJvW~|HvhrC
zE%`LQrt^HK^C^4TA3T1XPiyl3;PbD1Dwy#HF)8zFaiSk2E0kYJ!@rZcdVcx7|4!ca
z`E~ZecZciGuPm3oQ*K;-bvyi>D$DX~+1Bq=-;-ZAmw%`BmHdh|^E-9l<X4_i&NWs6
zRrYtTnF^>u&+pE^zYC~YyYHxe0X3@soyzV7M5XVP2`Zq1MZQyXS^*`@`kg%M3h2M{
zj|@i&XhY;TlH4gEpO4?1He&%5di0GC2@C4(rElENSy00df8$Jrg37t|8#|j7)Xrt!
zSmIewn*NQkLksHY@Nf9cEvQO<-)Oz1pw@N!M#a+wm7>)*vOF#*uUg+6E~KCim2sXg
zMIj~3_l>;;3aMVYZ_J^PhQ#|u|F(s+>HAk2`V`WY7hlOUrjXv>_{#6ag%o+>D;IYa
zQoLPXS$46I^Z)Cw^nY1Mzh`}=MpPla81<D@=?gnQr+(!@vBFx`{VVHg7goR4&f_{4
zR)yMMsWh;#zL)t*tVxBnF7H=Pt}LvUX}>aVzjJ?_uQa$`Sd+efA@Tdd%JS@s^K()W
zExr1MQCW&8>(MV%FI_}awtnGHgChF1^b6a%7E!yYU+@erqRm6TkZpPqMR<SV^132Y
zmoE%EQbZw*zfkf{5pAmSg-2mUbfd@@CL}DXZ<)VPE@x3CO6=TUzNpgu{><p6MV0aO
zXNvYLs?@hWb9r!4#Xk9&{<Dkf?T*i+`KPE(t@zBg6GgRf`e&LxD5{>rKJ)HdQ5Ew2
z%&4Tr^t8)ovgIwN>5V_LqjE7-sPdWmEsN<!;m_RfT}+;tKGS!2F?~(&naFv?G~h=V
z6Sfx9`{!X~I8#g=uZ6MfaWNe}5=P-)#guhR7+X`g$Y*gF<qNoI&%`kHR&&ws;4rGR
zaZ$-$VeIegBG<NIR2t=?k+sA4ccF`xln$fR4i|0B6~=~hF4~tOjNH$hYvd>9{&DVq
z_lYE_i)+c9PYfzlTq90>;-iYI%g#@9YFAt(R(#@&PjUU8`iatGifi}aPb^$qT;5)v
zh`Xz}vUK=FuM5R>sO~2&JTI;eWj|3oqPX7Y{=}3tB{U%ACq5J|p|6o2sb8andcFI|
z%JwC6^Y%v~d`qa($&a)gTS7Cpe`M{F5_+-Jxqnv)xlH~@<BKKKH{>IWUX;*s&yT!~
zD4|QOKT<AjNqw#Hk)cIODp`q-oUTz)*|U8lMTe5gpV)c6ekGOf=LcqwEvYQeKX7wN
zNhQ4Ufpq_t)Vl*8XmPQmPOksJq!%SMXU+#sMwFE6$PYxNDWx3!K2W+yDc$J&fgUwV
zX;^~~%xzyv`O1Ibv~MXL&hvpEV@j!c$`9mPQc8Ct-qUbbDYbv|9={8vbm_)>=07hb
zM;yz+@KRd#&wC!HF0F|9?};f?T8+oNCr9<tn(g<V%I!+)rt5p!_>@+%M(^<+U0RhY
zyl2#+(sIq~JkO5O3QqZ+jps^hQp7tBJau00^*hf0cCOdoaVKRNO*;IJ=LO0rbmKcd
zR4XI*x$pSax{Ruhe8+FEGD_+Dj))OubhqO>BIlRUg1XM_t!31*wDa=QWfVJy^Y}+)
zv^KHx`ajC3){nP5PgYj9pS<Nx-m>a;;VtJYm(`2iZ#mGSth%gx%Z6TMbz#a|<_;~Z
zG9hmnF{iAi_jrrfKV|i*`CD3^D67&{-%{azSq&`smMmY(YIB;mgeNMe$5C&%o3oq}
zzJ0^L<;$tSjW<kdQchJ5zoB>ca%!;Q4GJx%#<Sm$ZbmuP8}^1*>&mH;m-G0;<&?MW
z8%EzMr?@rV(Bfk`-7ETrtntcgU4}P2&r)9AvEQ)1RCyKt@EY&><@NB^Yl^#-*Vv=4
z`Q-21zv(p_CzaRHIj`|tSzaxMzb4nd^19>on%h^(t4-V2OnO~j=c>O((dAXX=xaWw
ztDyPmU$eAm1$~QoMWdP(ROj6*ezvcm$v0lH#J7Sj9D3#KCMqcI`d7SNR6!+YzGA|T
z3TiX>6-CZfP=C)?oOx0~qguSe<5vYusq%`b<P|kF|0`zYtEh1)Us1S9MFswO$^I4<
z<@)?3jeAv8m5VRAKcu2k?SAR(uq*1pvX^|>SW(L+yd?NoMRgqbl9)RcmDKemBf=_b
zXT6uiO;Aa#OTA=dwn}=R<t4GoR8nxfmxMH^r09<?_~uqgp|@YqJD`$29eKgSNtM)L
z!wZ_Ntfc)jUvPMDC8Znuf?`)HsYlNj%zaf!o0`2KR+RI66<^?)wz6{PdBKIkmDM!q
z3yN2-tO4JjGo@{1O?mj74}B|Z`KjmB8(CQ!w>)Rr{L0!i?>WD=RMzU@&uM(BvS#;r
z&e8{!724`KVP7k&W7X$WOI$@I@;_%>&MJyb{+w&&syP3idPe5PRTTR88Lr)`$mPs4
zmIYPO?XAyvGNp=w=079H>MBY#;u#(HSJARQ&zO0&iVC!P#<|y3w5rN8Vxp=jOTK56
zN>^25l0Bnqk*a$4{V7wcS5=*dPubVDs^*=1%8R~L_4J>oBpF#%dFDK&#Qdu2G~_8Q
zwp7)Go=@q2vZ}T<eae*kRduEOQ`Uc}s+T#Qax7sr=kM{S+{s=|KR-R;LmB7xttUh`
zsHT^Po{-$Vnl7(-LY9DP+B)S4`6pG=_<$$4tf;1ru1_elr<!uteM0$5)%3*W2^C&c
z)136q?eJ=<9rc*fsnFXOk11Bb$!%VEOx~&}^UlX)YKc}ad`!|_sNl%QL<~mD`#k3D
zOq8bOV{Wc@zLhFH=FnkuKi6Yc-9%*)J!brSG(7APePT;zZat!5Mk)TGM-+6CDzAP-
z>{^oNq(|IsFHIcqh%G+SnvRbcF-qE7;}NYENXH93BKKD5WXeZ;JSiRe`H+9_OIsd3
zWbhYh?um!gNLXC~8y^xkdv!IL@sQ)Ct1D~pLx$C_uBUDfsq9)^OX@!4>wxNN<?@hq
z<Etws?L#^(t*({f4@kPJx_J74z2~ay>gfmccv4-RHa{T6&+2+O>jArx)==Bf2Xx3?
zL#MkwAiR7Hm8k!~IR~quDa9X9zFQ5wO80;(fi+Y%;y#{}YbfODeIi%X(4N!xnYyQj
zKK^r`9G7Y+%dGosdR{|>+^52y8tUkNpTj9?%BSvq>g21b;9~bVQ>msx)7+<ivzqe%
zeUDS!Ys&M{J!*#3RPz(}*gv(VN^Q7Dsns==c-lQy@2jc1{`bgmrKXm3y2t33HRV?0
z9$&(1Dnr40bWBxCCz9RcX#QI2^YtzTs?<`#J9in|yp|RnyvwT|wN!ZJU228a(m&(w
zvUr+v+vhIdS356nb(aSFYbjBsyDYroync?myn9(oC*$6wLPRZPczcHtscOsp(jCs`
zudU@f?vSENZQYx9hvv;|E9sCsOzTlwWjyY1F{HLy)xSfcX|>hI<qp+X*H&<vJNWOb
z?fky^Hft}}*3bvHx&5NH{EyxyUU+SJthr5zlyy{p;%(aHtD^$_ZZoJ-9YwUh&C;fI
zbh?rgxbdi?NjYxwAjo-K+}r$|?7aN-EmEwkqqP@qk#|oWHQaWK@)zsq<?LJ3c~(b3
zA-8DxtB&Hh-J(mfx*ApM7Tt5#Rdm5y^e$gl{gU0HZ=<@p`}rnb?sZl9=1qF}*VW9u
zH|aK^uAVQxNynviRcypfn(nNtzCCYJ{cK&WYIu{9kLv11@tb7(R#y>eZjvBTJ!ScI
zgOAzjsnq=&TrE{k)eqlrIE{L$xAF!vI@MF1u{ZGPS5H;EZcuM@Jr!wogX|0HDP@@(
zeA!%2A2ZzG*ztNg9)6u^cj{@{qw943SWj(^T_=B>`bx9rI`1>o*Xi-s*<7@~26|t|
zr+R&5YH^)nZR%@R+3UROU0)3{U1!OV`nnl$&DmqsSBJ;fNU+Yiee4?l9&ld1<{I6u
z*4NJQ*GTrtd42C|><q830nM+`K4k-)DszoLc^fEo#%s*0*g&nruTr*215JH+m5W^)
z=-82~cmy=i$CX$4HKBo0IgG*Br43Z1&sEazY@ljQuCnY*1Jx^el|m02sA1Zx{PU%O
zYX7`K$pj5m;qDc-WNE0}2d+@8L_@`0dWAK$8tUQjD`aoqP+PiRVS3+&3a)pBIKvyN
zN|7t{o83@9lU?D#`i5E;cA46T8mi^B%WSyTP~Uf6Ci&}znmqS1-VqIzGvqSoQZ~~1
z&X>uTuaS!CGNBb4X?5<)TyES*8RK0hch^Q5{^}CG{*CnF%q8}ZZzMKeBHoflnl||o
z4YoJZJ>N@AI@L(oT3+J9y+&$V_7aK18fkonOVo<nSUY}SBqU>F-Mn{^Ekzsa^MQ*z
zQDenfdXW^Z8!P$ni&XB_SgAZN(rr*<C8=|fanl+rs=!4ytZJ+`i7s+(Ph*{bcY)Uz
z8f(pk3&eWbSizewknu-j)tPpIqKTU*k>3TXWOq!UtuD}@R1*c2yFlwYO_Vp|1v+<V
zqSL?6)786)Jno&xV|Ww&-hZBMvzutt;`6w!Z=%FQ&(rQ;6ODF1Pvfgi6kg*zdf7yt
zdCybgPZM2;cb;s?o2tmGb0o;!R6|dn<73&Ty14EfSL-)b+6m{_-npq-c%5Tfzor`7
z_#AykHPyc^=cqZasUD;_N5)M}6%lrpw}+c5&DFE)zTQ-Mwx4C>>!vC^^DK=coa?}|
zq)ypPx!auOMxJI$UH&XH%QsVahO;zp*i83+oguMnGwrx@hQs}vY4qMR_>FF+rVGxH
zcYZUa3O&P>P0e(!(-}gJG}EA}XUKh{nF?k<!^zjq{ZXgs5z$ON9-Ss`%I5lW=rl|6
zG}ox5rzuyyxe^UK&AA56oj-@ubn4Pv;nh#`wqJ93=0459QO$KB_Gu#LHdm2nrx?Dm
zxrRCHQ{2PNb!o*ZMqF#I^dnCZ^|HBIdz>QRPjgMIb&B`NT4;aXQ*_DILeJx#;$oQ=
ziu>XumFl%nwi72=-m!&TR-GiFPYYETb&@{ATc}d^lboH^LS<^7B>%b=Dv<9aL-w~&
z>Ubx)ajAuVJU>CfXDxK~_z41kw9x96Cpey{rTj*oAbGZys^D>gRwY{MN6iz=so7E+
z^PJ#To0jSr=LBhbw^XcW$7wvMrIsB%&WNckRdM-ocCBcsGsBMaa#u^Wa6e9(vn_Q^
z$Eo_Dr5fivPPed@Iuw13(Q#U-@S|hSxmGJpI(Up@g<9#&qGQ~z(n?ha9ph`$RvO>w
z81cKc(xuABNblcDNwXXy_qbN7`R6D_7q(KrJ4Y$Cxs~SaK1$i6t+acNbG^|@SNxs(
zU$@fJ)<-E4-b(Mv93@xs*7}g<C~0%G*6S}vh*PGu?p--TSe@27x#b9V+PBvFDMy^&
z<G0or?;|W5(psGxA7R+^)+$o;2%T58*5|}WD7U+{w!Aq^l5?%)dHOI9AGB7+HHX<0
z)>=nK9VReN8+G$IO!f3_6j|di@e8%l)Le%-UAc|2#vEcylQvrV@DMfJo!bWv@yD-?
zrY|_e=Fx2w6Lbi-d2Q6Q-64{1Y@?Iq4zcH88)Z*-2=^;(<n#3)@t(KQ?kfjb{iBWk
zY(7ZML~T`e@<ASEX)8~!gA8<OtC<ZBlCXMP?J0PWc`e)OR{VqH@6lEto*!UyU|U5T
zJwUk$Z54Of0ro6%u0sw`VM|*@b~?b$qiyx6(g9p<wAI~=2Uzi{tq%OyPr5&CHShX<
zMkZ}1?```D%ic~^rtYU*$##nEy`KX$+v#Y-{p4uVPQiutGsv@@3Mbglt>AXL{(K+B
zC$)3_KfI3-OWG;b(tTXp+D@wm?IYLmb}H3zAH8q3)9woU*!sGi%BA1Ow?FN)>FZv~
zBx|qiSN7tYqrFD|vzK)x+w1j&y*#YhUNw8|C1soTnq6lvc(&KmJbURK++GD^?PdDJ
z_UiF)5C1N1uSNUzaC=L8ou9jh??>C~`@lV<ywP46TJ9nLtM)2cVh@#mw^yxXdmNsz
zgPOnHO`B{T)aKM~T#I*5tChRyUcG}F4%<!7mK~gPiQV+*-a&aQ@5Vi#gW_e}P5W^j
z^!VGqG+xj_JFfgowM`u~^q+qza;SsqO!${{SDeRr{!7Hu4$k?-zYgcvL49-m%c1xk
zl|E`03o>@pp1Zs7E8J17{@q3WDjoHD#x629=_r5SUA%GasE9_p*xs+BLJRF8WJE`O
zi?@qvvpTBB)15@G?x@QLcd~DHN0nKylYwVDYHGkv3g7Rjmo0bl;6q21EwPh{(a!59
z-AVaWopj*!4j$$1q@TxkFrrK+6<)T3ymdOM&7d6|Y1>I5?RU_jS0~LYyMxccowOyD
z^SFtfbmYT!hwtp9vuC!mcylLRShbz}M>^^Bu<fkB>O61f?G$<5NgFC|XWjQsnx1Yu
zc@lJ1|Igc)m$9=NUD!s_!kv|U-8Mohch=jH+j!Nev;J}0M$;~x<yB=H+kHAKPsVMe
z9oAXbziy@f^v)V|X)EVfbXLv{Tgkn%v-XeP%D|JI)x7Igj^FC6M^(3y;!S7u$h4KV
ze>&^cw=FD8(nao<w{Sme7hT`5h0HEpq%m7)Nf)i|x`lDgx+re7E$nyiqE4B%@V0*!
z{qt=z=|^_auS=V$I;)GSY}kzZ>MjZzy_w<vcF|_{%`86MMUSd%X7`;gN|<r8b3WQd
zg}?s8qwp@OeeoYYBz0AXb^q`yo2xuW{zJ5jt9)JmA&#7DrGJRs+*Q5PIrqD}s!P}=
ze)e}&gL9jBKf+ZdR&V0LOjo5Gwuy7AT=lx+CU)*})!uTOSa8Z!qf>2S@NHK$e7}*-
zZ(Nn=)JEs$e^(t|wviM`+|)00BhRw9DQnw}>?rD{LnSvdw5pprCEZB<CT{xrasw$`
z-8ACJ1}^)!De1xuOdjf{DgGO%Kg~@^nr|R_nVW_c*}%4KZVHRH0rz8WYWH|O$*#L;
z@80$7eD0?7v)0r8yPJCZtmk(;ckQXap4sW$6)W$0iWhKKji_}TFYm5Fx7X38p1Zbg
zTgUTu?s_zF9p1g%6~E^?z6H6fK=pM5jCWV{EbI6&-(9W0uchAxcXhqAmN)y{)oa~a
zI-hs0Bi3@^zPq}0UQ5Lf?rK|pEz2X_RV&q65+v`cBJbAVnZ2u$oLIvNm#)sw)oaM%
z5P`b`*D$bYSLgQ_YdGcFRSk=-A)T-DxcF;u8`@PT9<650)UFELvzoU{yDHy|)fC#=
zRp-4{)BQ+SdDU6XqAOh$FXw8mJn5==zgH3KOIPK;whEWn-Lz@rD%zy(redR45t6%`
z*0`=>QK@dqQgIb~Yjo4t)T_AOqMJUwTgjWQ-PG*FO2Yeh)B43LNj##Pq5@Wuc1AZf
zYQB;zE4pb$;gw|D-c8rztR(BPZc6cB1sSh(Q>|SqNb#(j`cGLwoUh$9-*W|DVtZ(R
z^%Xo!?V;P5S8yt~hdz8=&W2JRia5WV2{k+vZ}oCKTX-nJkmZgK!$Wb~Eq8oE9{N*a
zIj@F!=xw6q?3m`EYfqOkc$tU(-M5UITRk*$<}%_P@lc<>%Q$w~LsjZ5W6)#gd2%ds
zyh0v2|8prXqdheK@=|7{=&l;;mO_s1`ZmnD-=({jc38@|YTZ?*^im2o>8_VamU66f
zcMW;IgpPf?E6sr=d<=CSH){!lCw5l>?<FK&*j;PuEMeM)?#h#63F-EA*W90rnSHjq
z5?o$P>bu?LyLK_--*ng2p^J(B)m_EgFUBWf4~;6hnEM%e=w_nD)Gp9NIiD_KUAZ3e
z*t>|tb$V#U^hNY+-9z_!FXD(t4<)O)i1Y(`sA3l9{t-Ro_H`jUr}xm%a|?-D)<g4G
zETq=f9{ML_p~G|c(EgSSId-Xsju%--<ij316=xx(KlaeEdkg3u*+YA_FJMN}o?16y
z0SB`5)XZ)RcviTl0xK^dUZtLDlV$;V>i1Ofck><ZUQfk3HlJ2Kd+Or+`SkSfsagH!
zJ3k*fk83cWp)-3bW$yWmUeQx0e$Qjvww@YrWgcUW^mP8-oX7CXJ#}R0Jc1teRF`)1
z@cP(OKZ?(zLu5~lO)!tzNj;V3(OimV@zlIsb4gLyQ<)~u<zod;&FnsxGj%<cu<Bfv
zw((Rz+PV03_tc|zbEq-EQ#FpwA=wB|EuBAy>(e~-v)>%%EcH~q`g3Tr*?Ik(b4Yd2
zQ+I#P=Ja__Wxh0<kb9nLy?Qo<-+F4?pxNB`<*D7RW)qsAm!1@vO^)=v6fe$f4(9Ep
z+;?ZuzH~2D+B%D{>b=xx>?}q!>!tRtvq<IIORnW+v9ND1xh0!Lp3q+E^n50($M;h6
zeKW~7ua~M%pUKiSy;P*vOw#Y_rIeb<xZ}O_Dg8{x$J0xvKg^)(lU`bId<JJe^-`||
zGbj?(OC|fyV0_Zv`c`iS&olSd)*LgaRH(N+e@tgm`QFNWVLJC}_twc3)5+JWx4eR<
z)2C~1C2KyNO}@Rgw!n1W4eqUKQPUhxQg2<nK8=nGdaK=rX-rzzTMvd!b9`~V)v4Vy
zo}cKgn=aExe7(0C#G6LZr@gi3-c;&`^;Yg}Q|TJjTcgHKB`|3pJ?k=+ahdz5O4+H*
zF4#v?l1ybuxjwr8WC|;5^-<p4&b37!^_V<`Wo~`6!ea{az5D21r727f?W1I=rZ9MX
zA60xcnLcy-$nC&nTCVP+;WH*ven%fI?lqYVNBd|8llgk7k4~nW%-IKhbmiS77QgGG
z+eaqR_qTJMGl_}`ymY<qBx2Hf>1@qO9Lw#ceVHaPyo8rlf0{_uYF?UnVj^D~ddX|S
zL{_)=Qr&(Nov&jrWve@p=mB2(kaZ%fhI?uEmkHFJ>ZQS_C-7pCm#QtEz~BvD`t3J?
zw0petPyGq3I_V|X91|#Y-AjqTk7wT#FKs?M9)0ps)1~7%65*w{1IIhRXYH$@4ac)9
zLtmxJHJ-xx`fA~iam+8(SGmrQBfk1-`Lc0%H}0!!0pqyZp|55%8t3c``zmhkaZDW8
zSH3^TI=+a$x_N#q<)-#k`Q>Asa|`Ej0b{wezOUXi8cX`!eN{R4SlXTFt1&;vFzaex
zT|7UAOON_0#qu%4`_Na70>)78PhX8_G=^>oytOOW7$&Cm*0Ud@*_z8+NzRYvii@|3
zEgQ{;%HC?|Kbm;;z16MZXfn0&mVeICj<?oZqrQ)#jIXyQpB+V&LEf6aWE70|*3<!`
zs5-}6<Li&2!b)!q$vz5~t={tfI+C0Rz18mYNXK98t!j%#^6QqjviBd!gXiA*U1y}@
zbMw}vEF)PE<*lV*BN&jxM_wmJP%op8O3xqR?EiiA-FpPjOZsSA%@J&@=A+&jN8r=Y
zN7+6Mr+7ObojWp|Hy%D3Fnc&l`}rtipW(C|?4w-_C)NZXHA_334Rd_-;`K1+_wPO$
zcwiV`oL{)cOdH0O13ntvV;BX``Y1u=VeG%@qY){F(de0vzMUM(?N2_s<1-Yu2p?_F
zIF#oJeKqpP5W1!FRm0vxc$mvq3DXRrm5Z<T?;Fg?O1|phF_^M-eHAa+U>3LZ)xw>F
zi0kI7f?WpD-OE=S;t%3zps(_54khy_U(IM6iqAA({fZ9Z;38kOS{p**^}br&EQIE}
zeD&#9Ftd*O%4JzF*Dm_1Tm4{?-}BX!&q36B<*Tjpg7E+9t25PuSP|{3+iwCnpQN82
zObg_5hJLzJF_6@G`|13X09;D+(~fZg4hP>)GfM{0zFt4|y5o;$t9~js%pX6ue)?U|
zpJ1<k+ID#$p@IF>HE<xoBl{^~&VdY=+E1%a4WQS;eyZp*fDUW>=~(&!)Y;KbwGR5>
za=4%NclRUp`F<*#%#Sa(`f19J{#<z0PwzVRXXU4Usv4)i<D==P(d+wBD?xvqY~GLL
zY5FVTmoL|{_gA5%zRWD#UybYf(!5-Md4BXEQH}lzp5?=V#{D(CiVt4x`)k-UZ!&i8
zuYmF19Q5rkkCNWFhxS*!+kJ^1(_guV^kv?R{`!`$FD^^^YyWvK4z2I65I-;HJh8t@
zX7=LRk^XvkxDRbFIM3U&54UdjSGMGRX#TvvHt*=o=}-Mtp<{0<h4<I)SiM;r-%rKY
z_99hkKP_s~i-2r?iv8V_TLt~pWq~K9%lK(qbx$VXr-)ZQdDOs9RVVkvrH!Bb%k(7B
z-A}9T_TZqGpUw~MK}>+3-sbN?)e(M*KHnYx$$m=W*WKaT{gfh8ckZq9Q=&s2B-rAo
za1Re$_W9{~Vh@_1^wWtg-SD~Mr-g00G48&f`b2bP$typVT;7!}U;Ol`ZdVRO`f23{
zcTOZ6pk_1NIg@69zE*JOboK$7{Lsz$J;ng#9O=g1G6S@}kQ*Brpdy!Cnb%-|Rt#`u
zc<TX5li8J?ZUYp2s0(%b4A32qF68kapyG+U5I%H(25s)l#R&s+v{h#o&K{ts-<{~O
zY=BBF=|s_u1JtEfCqC>NpkZ%1vhK(LEu7quuIC5npVA#kcWZ!l-|oPPCj+#1PzQY8
z577499Z3IkfL5Mr@Aw!8YNA(rS|=SSuT<^%n0}!1b7eb*=NhQA9ovz*=s?|zZp-3w
z12unTTk=&OsAl!svZmocMSW=F@NWYhzNQUJ+y<&f`8K5OGf=nhwPxhNf$BcAHJ^tJ
z)VsW`X*YhLJkPXZ-^_u!-?tT+mkd<>)U6n>ZlM0z)snN@2P$#LmSj0NP_EG}=y`ge
zHmqpD=BoppKj#*Fy+2Sz-Z!VzE9d1?o74C6KusvqoE6~%wfS~4uE+D&xzJ|BO6jjh
zIh#>9v%lUQZ%UKA{`%zEl)f&`?W9c^TfuqxmL@Ez;XJ-o6Sg+;*Op(6IoQTu6Bjn-
zl$*cY)tK|W{Z;IFBhC%**OxJkI5pT`n~OB!;8=foTx!Uc>HbRP*O0{v{k1E7L&mK3
zSF61Z=(EM&;glQDXs^ElV>O__aeqavtWVShe+{ZvpDVZg_3d3fmOSxSw<-1TeCNC$
zrRq6eO@9@>S(gt{{u&WfmvspPbS-OL+)@W9>)|@2$r_-}-Rf{8Ux4PsuS1{W0Xnm;
zHYqCx=xd|eY^f2T^kKDV)F?ouX4K+Y>i~yStA)R7fLh$CN!(rmY7<(M$^8S=Do0Jy
zga)Yo(HhJg6`%^;YmjnEfN~_P!I-%LidtWtKg$AivvGAiHw0*Pm>jQVfP80&@&^M{
zvYeQ6DnRdV!`I6JS`q>c?*^!0c3AW*K%Wj*<K6oJP3%^UvOfZpJAO5SqXV>MZB_Or
z3{?4sRr!%BQ2&0Yf=iY_m6%!ux4eN`R;mh<iv=p_jmqpU7bu^A$~+)Y=Q33$vR<Ha
z?5{+|7J=&9r4l7N25NguMQV5i>dW$qH0v9vBDE{h-ak;CUR9vWkU)(Z=Um4IYHg7U
zw4WBJ;}^=)Y<{5g|C{pESP`gKsmfDgW1v24FGr@G&b4(pA`b-W<<GJ_I2ov0^UAXO
zQlO4jF3XhLfm;2b4DL??HDX8^T;2w%eXcV6{1T{w$4av=JWydCr3sE3q^<EwQ#M(U
zyw;ZDUAiFUXi$oU*@K+lx0j@TfgtstRFW^ngOsXxNoG|D(z?qfC{sO1mHU_AQvD#E
zOj81n7C~yTvpC;71nE?p;tcN=q^iGMNbD8loI|@XX+V(DS9Wpyok0q^UyM<sf^=h0
zG5$;nQsErM=rcP=frpE7YjKbcyBDR}njpoFQ<P<!gH&Z@5u*PMl5g!Iv^yN+>>&!X
z>2#1zj44dy<siK*SeSZuf)stG5L2E6DNUb3TzM0uoJk9j{7aDXZz|~Y6`X66f`r5l
zR?bfaSf4mpX{Hw7M(SY2lqf)W=3u?NlAo-3f_1Wgekv9T*3vZjX<j;5emnBvQ8`#@
zoe#g7!HWMQFM}F7kDHyB;VpwTw0vGhbPQIR+j$t$Em%(i^WfhnSYtEgp_gB<3hm8J
z+mK)#>yR6b2v)oBT;!YJyuAgvh&Llx-c@q(cz&=x-OtIc<-zJRC?{jr2kUXRoV4B+
ztY!yukbQ5k_H@a?lOw^(8l9b`XMz>9Bs(3i1UsiT*-3dPSh*f&<H%#@^@nD|`*pCk
z<jh98Fz0y>XJz-#U=?)FN}K3lb%>Rfu=pVwvn&fElZWV^>RCveK17$EWM*l$5WO9i
znf&=e6rC$GYm0^``O!?|FB75+T{E$`a)>g=&P3{(A<DQsBf}bmC`FBoylWn!SWh$1
zynTp149mbaw-8;+m4W1*A=+^yJw1FvG}%2pyZuAdEmnHs4-QeOW$Bz<V2C1=j+qlf
zbog;vuFnY3;Gt<ru^>d{a;Bxu@({f~l!kzHA)4iyhLu}FR5d!a<F^md!^NoyI~bzi
zYN<(aGDN8!rlQb=5G@~+ifY$GR4iL6n%)c1_Wdd8_%uYNJEf%S8|UK<Pk~2Ri1I8*
zLD!!lno%hQ9iu`Nc_%qd<AthgP;#mz4b_p1$tjd3R9SW>BSq#=`Ls<&Sk6!#{E?LN
z1wxf@c2ZWlgsM^5qy&@=)r9Lws9hyg$NiF!yk@9=rB1@N`k^YYEwR%b3RUywiD}X{
zR0G2jIXm4@&76{mT^^zO$0ZTn`h@D}g@h#OAF3-}3IE65cYs$>t?kb2y_0N`5JC}A
z5I4mFLP+Rk4+8<BAkqSgh*Cq75|U7aBpXo>>p>5;W7+n8j#!S3%qzAdcI>@(5Cq#n
zQMuo@=AE4#^!(@i|GCfq+<X5!&z}9RZ>=?J)~so3)_TA1lX32q?pxVe14q`bbl<-<
zbKqxZ3LcX=aOJrx-8Vna7?^v}O85D-83Ql9Y^D3~VHpG4CRe(*Jsuf&&5bMFKg@^>
zJmij*Zh0s&@RGY%x+AX*4{Y?{O1J%>@WAB{uXMkAFEsGuC*=5QLIaO^cBQ+nO=#e)
zFRgS(Y_bPN-dyQMC)oohzc1-~tbu>|RO)-FHE{2C*}k_W{PLCVWw-8g*6ms8e)!q1
z&Xd2cbYmTVbwU}{?(x%par)#`yQ{DM*_qR{+P&fJz0QUMtKGU*d!4#Ns@-QM{N%jX
zq1xSg(T~p0ovPhuU)bXuP+09EcaPJlceQ)d@V`5K<JIn(wLdsRimTm8kA3e9Kc?C}
z-1^=bF{;}ABL1CIGQQfq_Ox#uXHvC0_P%eN!l~8n-@n=Iw4GJ$Zs@k#$(mp79yx!P
zvwd;3d-pA0J5MjGc6)rf)48#x+P%HqPG{vA)$YNk>~Kb&UF|0R^p(@<57q8FuWffe
z*ih|uYrfsN?oZY3X`{C}Q?IFZA3FC-=b)Ra-EW`#!g=oYYPWsl3#aC;YWJ8ypF2m~
zU+vDS{>*u<uG(Gkz^Bf_N2}en-+kg_Z>e_AF8su~_PJ{JjQJlsJzuVNt8V$odGw8H
zck(A6I>)|O?Z#stIxl=&?KYqMfivpMYWJf{-*>j`tafjC`8{XgchzoLllPoEf0TM2
z`>xY^U$y(UweL8qBQ@^4N8ffnZB*lC{Q8zt+@!|6wBK9K6)kGq_DkM$zCNhNy<y`U
z&cH)!+(W*4-C5VM#{I()uRG6os&V&Bf6dA3R^v{*`c-E{&l>lxH(zm1?^om62fX6k
zGqA=TKIUcTgCRBU+2_9GG#XyxKJvF0oi3wl+}-wz&atI6?m^C0r)*-4+jsd3&We+3
z+%fk&@0>fm#+|zJIp>nuHSX+A&pB7k7o7R5lU!WmPDwuFT)DKy9sSnR&W4q;-2qQK
zXRWGnTa9_jS-M8bJ!gwE<(wM#(I=jChW??(J=c2D>A0cBJ#N6?oPC$oxLHe|a9+Kt
z#(i+(<Ic_3)wnaaKju{4Eb)gw<_x%_#=U;(qt34zYur9pJmS>-wZ?t?)y>Y5hvYc&
zH#?mlu5q6n@v!seV>Rx;HE_<{Qse&lVbAIOT#b9cPj$}IFV?tAd)7I#U#oFnSh&gg
z^{pDW-K`Hf>))?&=YRa5)Ao}ZcjF-sIyZe$<9>C*15W21(!Lkn@7%guj{DjBoDM(K
zxXUx|b1wg>#=UINU!6w#YTUb5-0Lg}*Se42dyn&WR;~NO&bu8ax7K~-$h)0C<=46|
zO~1?erbVs$)Rh~Zl7nj92Vc9>*>Fg$dtLsW&b#eu-8Ccr;<P`!)}40dpPlKQYhCf3
z=3G@!>qhq6?!4T+)_u0<b|=!O);<5!+nk~SweB%D-s((rYu%sUyTw^Kq}IKy)h*6t
zN7uSz$KCAQb!@Hs&AB%@PmHd0&wJuV=atf0H@5Ev=lv6E-9Pue!TIE*TDMol_0FeL
zYTf&8zs~t!My*@;>9x-5vuoWO+g|HDb!x5KeBw3EeT!<{l@}(Rt1D~Wcb~r6Iel5J
z+c$ExGj(OHdx3M6(=So$zPI#BC-00}_lS*Gh#$mS_tY={Bz_-j-CNrK$yszkt^2`A
zmpg?Q)w)eDzRdaR;#${v{!-`q%WK^kS(iG;Usda#G3XK}a&4`9^=TJ7cid3x-hKB5
zXUr|N?jzg(=zM*9t^0JxKRRdMS?fN3@<mSDd!!vMxzM@uK56F{);s+ls&(&=u6G{s
zYTX+K|G_DKq}Dxm#Rbm8kJq{j?m6G-v!&J@@zr_GZO_!Y?S%Z*>V;bO+mp|APJgM^
zefW}doX=jZb=SUdwlnNaY0v1{&Nc7Ux*3DlIp4ou>(-rimQ(U^t-J8<wa!JK)w->>
zuW{b|vetdH!y2dcj#{^D@|n)WUA1oL;xn8JzpZtzcy6`x_z$&iLFQ`b+aG27fu}od
zeyMebEnDRbwi51!DG6s<IN@HjwZ^H=Ot@zau68bJlyEEWUg2Dyn{dZ>IL*1UNy6>2
zVVQGZvxK`hvebF-fP}kwNtJV7tAtzqS%vt!O}GUoEOxGMn{Z!$a*=aUyM(*6??R`#
zW5R8G>wIV05efHC2c7B+?woKBJ!h`drmM(5&33-&mT+@Vo#i~<UGl#@(^=mu;l6h4
z3}<3rDX(st(|SO{t?4q=dBaJ#k6(F;bK#(b8)|&AGi*r0?Nf7-^WCt7J9Ed0PV$(9
zd-ll_ouS7j+#8=e-udLXg!`Z~!C5sX;Xd)_Qm18U!rgMnIOmoLQqK8foL&<X?)|@v
za=b|i_xc6LIqt~`ckR2!I^L9oJN>v3PM_%sx3_nUbNfu$U)Q6ZgJ&n)zg;=ZIdg8p
zJtKFhv+dM`+poIV8L=?oeztv(b5nW3J^v&bx~!0Pdd6`^ElIeK^^ZGOER*)Tt-tf}
zX$kk;gZep#S0~&lXZLZ+Y7_2TdwMxnuS&S1=Ja%4TAgq=z24oi*CgC_M;AF=&Puqe
z?(61^J3HaNd02r{ac;sr>f$cW1?NjUMUHZA{6oThsIrrD|Ah&6&qqf%kN+{@7LGgI
zdG_Lj=(~1wUbr;jo>$nxdG7LryD{0$`P&r<_l3Nev+1gY`*}@U=eA_R{qd_d&c)Xz
z+>FVsofX$7WL)ha=cF42`?qrX+${08wsi7tm3#*t;JkmEY`3<#bH^PCckA~}oh5%s
zxcAP?clvHjxEH>h=lpP2!kt&#*tzqbgd4vr$C>$8DJPcgG`~OLzH~v<!2@!g{gUa-
zcqk!yHW^N&PSW2FJJ)y#7sEqNpNA9f{0A)Osm*enqkfGa|7gOkI%;qHy~h&nJ<&b!
zX-_2FFF*Y*{{G(*?g5YOj!)c@aQj}fGydFD33qJG_IUgmId7A`h~NCI)T7U*@!aPV
zGXM8ce8CIS-n-w6KeaXCj(q;@_@OT)+@jmxh%bIQ;pVM-HI7#j?ng6Uif6u-aPJ)a
zLVWn^a^1ImHooo+Y0te|;*Y$Ua6ftdiTL+#$#LHMXuRV)a@}3{aD4Q;3HQ|nb@8hA
zq~0SQj9>hI!u|R1`{H+fkZ{+8?}<P8VZzP&;LiA)A0^z?b$7%+`#9nLaM`W#ouA0{
zy5y$#?oSi$Gh?rhfBjj)?OJe6{EN>M?z-%&;_rMR*U4v>$DjRDuA|2;iQl&^;Vw!3
zF@ELtg!{nC_3`Sjq?{AZk5Al@aJ%(9Ctk2qjywOXxb=0yUH{b?@#h2|+_EaZVV7JV
z!&k;n*e%zGy(E6XH&Wh13**lVPOO*{U;S;uUD0`Zy!&@@UOqZ0{*K^Hf0__K{d;ML
zaiinye~{}YdwARvy!FxIc<J90?iDNI@lOTUcJCdp*dy(`ty}y@!IJAb#jAfzxNRnN
zi2o$`RntS_l|Loi`<`kU|6Fjz>G|>F_saR|mmS|M_|2|x{IH)B?y+O{4p<|2+vc4E
zJ`~*7?V|yGev$K(e09J&!S#7h4R}@X*_yfmZGM&eaL1hkrU({JzJ9<}f)k&)WWcL}
zEBl`_pwT{wFI_pHui(_8=>w(<u4^)Uz*&N~?C3V&X2D0EX*u9g!COoB_J33GZ%v-+
zzfJJ%XD;dggW#)8hWGzf@XaPq^|P#1?##|F97*{>ra#2|4{`g4Sl&Y{e-rn&iTmHg
z`fOtTHnF~&SpQ8to=rTyO+4OBJpN5=k4<c!O>D1CY`;xx&pNhm9oxH(?O(_9QOEOB
z$MaRk^H<07S;zBR$Maps^Iym7p^n!_9j})<UO#obp6Ymg)$w|(<Mmg^>#>g4XC1HC
zI$pnZyq@cLeb@1NujBP!$NQm<_eUM?mpa}*b-bVIcz@OLeyijCSI7IYj`wFB@7Frs
zzjYn``?-$ycOCEdI^O?vd>+*C`B2B_MIE0Xb$p)G@%d86=S>}-KXrT_)$#dM$LCcY
zpI>!+p4IXBR>$XE9iM-7d>+>E`RMU^>GApL@p<a;`Reg`>+$*P@p<g=`Rws|?eY2T
z@p<m?`R?WU&wG#0e~<42kM9SM?+cIb4{y^|=6&Mv{o?U`<MI9D@qOg+{p9g|<?;RH
z@qOm;{pRs~=kfjL@qOs={pj(1>GA#P@qOy?{p#_3>+${T@qO&^{p|65?eYEX@qO;`
z{qFI7@A3Wbu|MFsC!79($NqxH{)5N<gvb7c$Nq-L{)fl@h{yhk$Nq}P{)@-{jQ56P
z`Zpf?J0AN#9{WQc`$r!8OCI}A9{W=s`&S<OTORvg9{Xb+`)3~eYaaV=9{Y11`*$Au
zdmj6L9{YnH`-dL;iyr%r9{ZCX`<EX3n;!e09{Zyn`==iJs~-EW9{aN%`?ntZyB_<$
z9{a-{`^O&p%O3mB9{bZC`_~@(+aCMh9{b}S`{y3}>mK{>9{cki`}ZFE`yTuM9=``X
zejj-JUhw$+;PHFH<M)Nf?+uUNA0EF)Jbs^e{9f_+{o?U^#^d*m$L}4F-#;F|hdh2C
zdHi1T`2FPZd&=YYmB;TbkKbP&zsEd&pLzUV^Z5Pd@q5nW_npV@J&)gi9=``Yejj@L
zUiA3==<$2f<M*Y<?@f>2pB}$QJ$|2h{9g6={p#_1*5miB$M0Q_-@hKehdq8Dd;DJZ
z`2Fnhd)njowa4#mkKf-OzsEg(pL_gX_xSzp@q6Cm_r1sOeUIP&9>)Vbjt_VoFYq{i
z;Bh>`<M@Kd@dl6M4<5%OJdRIz9Ix;=e&KOE!{hjd$MFu2;~yT!Lp+X;cpNYBIDX=B
zJjLVqipTL5kK->M$74K>&v+cK@i>0taXiQ4_>RZ%9*^Tc9>;?`jt_YpFY-8k<Z(R7
z<M@)t@g|SsPaemkJdRI!9Ix^?e&umI%j5W#$MG(Y<6j=f!#s|Uc^ohEIDY1FJk8_y
zn#b`rkK=D1$KyPX&v_iL^EiIzaXioC_@2k{K9A#n9>)Vcjt_bqFZ4Km=y5#J<M^V-
z@kWp1j~>S(J&sR;<CWm}B{-f5j&FkFo#6N<I35a)kAmZ+;P@#xo(hhyg5#~=_$xRb
z3y#l%<F(-UEjXSFj_-owz2NvSI35g+4};^y;P^2(o(zsJgX7KM_%k>j4USKP<JI8!
zH8`FPj&FnG-Qf5)I35m;kAvgo;P^Q>o(_($gX8Vs_&Ycr501}+<MrV9Jvg2Zj_-rx
z{owdNI3EDc4}kLp;QRqNp8(D;fb$LD`~x^20nSf=^A+Iy1vsAp&ToM89pL;2I3EJe
zkAU+f;QR?Vp90RWfb%Wj{0lfA1J2KY^EKf74LF|z&hLQpJ>dKgI3EPg4}tSV;QSFd
zp9Ib?f%8q^{1Z4I1<p@_^Ht#d6*!*-&ToP9UEur|I3EVikAd@L;QSdlp9apaf%9$P
z{2MqQ2hPud^L60-9XOu{&hLTqec=2bI3Ebk4}$ZB;QS#tp9sz`g7b~w{3AFY3C>S~
z^OfNIB{-i6&ToSAo#6Z@I3EhmkAm~1;QT2#p9;>eg7dB5{3|#g3(n7i^R?joEjXVG
z&hLWrz2N*WI3Eno4}<f?;QTQ-pA60~gY(Vc{4+Qo4bD%4^VQ(|H8`IQ&ToVB-QfH;
zI3EtqkAw5&;QTo_pAOEigY)g+{5v=w56;hn^Y!5TJvg5a&hLZs{owpR$Oi!V0U%!h
z<PU&+0+3$-@(n=#0mw%H`3WFj0pu@$d<Kx;0P-C`{sYK|0QnIhUjpP$fP4y&Ujgzh
zK>h{D#{l^mAYTLIZ-9Ibklz9FJwW~k$Oi%WAs}A_<d1-S5|Cd4@=ZYg3CKqQ`6(b@
z1>~=Qd=`-30`grz{tL*50r@c?Uk2pQfP5N|Ujy=OK>iKL#{u~{AYTXM?|^(BklzFH
zeL(&X$Oi)XK_FiU<PU*-B9LDM@{K_L5y(dZ`AHyO3FI$<d?t|J1oE9g{u9WD0{KxO
zUkc<;fqW{EUj_25K>iiT#{&6TAYTjQZ-IO+klzLJy+HmK$Oi-YVIW@&<d1=TGLT;e
z^36d08OTQi`Dq|u4dkzZd^V8Z2J+oN{u{`L1Nm_vUk>EYfqXiUUkCE-K>i)b#{>C!
zAYTvU?}2<iklzRL{XqU7$Oi=ZfgoQH<PU;;LXckw@(n@$A;?Dr`H3K35#%p|d`6Jp
z2=X04{v*hT1o@F5UlQa`f_zGlUkUOpLH;Gk#{~JAAYT*YZ-RVIklzXNJwg5_$Oi@a
zp&(xr<d1@UQjlK?@=ZbhDac0!`KcgZ738mid{&U(3i4e+{wv6b1^KZcUl!!gf_z$#
zUkmbWLH;es#|8PhAYT{c?}B_@klzdPeL?;&$Oi`b!6084<PU><Vvt`9@{K|MF~~;-
z`N<$(8RRd6d}ff}4Dy{p{xisj2Kmt-UmE03gM4a`Uk&oDLH;$!#|HV?AYU8gZ-abp
zklzjRy+Qsr$Oi}c;UHfe<d1`Va*$sR^36g1Imkx``RO2E9ptZre0GrE4)WbW{yWHr
z2l??JUmoPogM50BUk~!_LH<3+#|QcOAYUKk?}L1PklzpT{Xzaes1E?@2Y~tlp#A`;
zPXOu{fcgfY{sE|u0O}`z`U;@_0;tab>NkM;4xs)6s1E_^M}Ybgp#B7?PXX#zfch4o
z{spLy0qSRf`Wm4A2B^;g>UV(p9-#gQs1E|_hk*Jbp#BJ`PXg+ffchq&{t2j$0_vxL
z`YNFQ3aHNl>bHRUE};Gks1F0`$AJ1Wp#BV~PXp@LfciF|{tc*)1M261`Z}Qg4yexq
z>i2;9KA`>&s1F3{2Z8!Rp#Bi3PXy{0$#rb>jX?b)P#+1@PXhIoK>a09p9$1&0`;9h
z{U=Z#3e=AR^`$`lDNvsZ)UN{dtw8-NP#+7_&jR(eK>aOHp9|FQ0`<K>{Vz}-4Ac(;
z^~FH_F;Jfj)Gq_|%|QJ#P#+D{PXqPUK>alg^!3?5{WehF4b*=F_2EGMI8a{>)Sm<O
z=|KHDP~Q&JzXSF0K>a*WUk}vZ1NHep{XS6N57hqy^#MWsKu}*0)E@-(2|@irP~Q;L
zKLqs=LH$HfUlG(_1oas~{YFsV5!8PK^&vt1NKjuA)Sm?PDM9^8P~Q^NzXbI$LH$fn
zUlY{d1ob&V{Z3Hd6V(3%^+7@XP*7hK)E@=)NkRQmP~Q~PKLzzsLH$%vUlr6}1@&1$
z{Z>%l71VzP^<hE%SWsUU)Sm_QX+iy3P~R4Lrx^WPP#+hGxY5rA^>y*l!A5@<)aM2D
zdqI6)Q2!Uy2L|<nL49FRe;Cv!2K9?UePdAn7}Q4w^^-w;Wl(<^)Mp0un?ZeNQ2!a!
zhX(bdL49dZe;U-M2KB2!eQQwv8q~)I^|L{JZBTz3)aM5EyFq<#Q2!g$2M6`TL49#h
ze;m{&2ldNAeREL%9Mne#_0vIpbx?mD)Mp3v+d+MIQ2!m&hX?iJL4A2pe;(AQ2leYg
zeS1*<9@NJN_47e}eNcZN)aM8F`$2twQ2!sa2LRd!0PO{U_5(nB0-${X(B1%Oe*m;c
z0NN)2?G=Fb3qX4YpnU_--T`R;0JMhy+D8EGC4lx5Kzj<HeFf0o0%(5$w8sG2X8`Rr
zfc6_edk&y|2hiRFX#WAU2LalL0PRJ9_9H-h5}<tv(B1@Se*&~e0otbk?NxyGD?ob|
zpnVI_-UVp?0<?z#+Q$IxWq|fGKzkaXeGSmw255gn#<`6>4$wXaXs-jb-vQe50PTB#
z_C7%SAD}%D&^`!gF9ft70@@P+?Tdi+MnL-`pgj`MJ_%^A1hiiQ+A{&|n}GICK>H`4
zJrvMB3TQ6{w4VanQvvO(fc92E`zxS57SKKmXs-pd-vZim0qwhh_Fh2yFQ7db&^`=k
zF9x(91KN|3aSUT$2DCQ=+MfaK(SY`8KzlWy{Tk4o4QSs6w08sAzX9#xfc9}fdpV%}
z9MGN)XkQ1kw*%VW0qyaC_IW^iJ)r#_(4G%y-v_k!1KR%q?E!)Ifk1mfp#31wo)BnX
z2(&i@+8>hsp|M8<+9v|-6@m7PKzl}@eIwA`5orGiw1))RM*{67f%cO?drF{vCD7gy
zXnzT`#{}AE0_`<{_M1R^PN01!(B2bh{|U4Q1=@!K?L~q1qd<F7pnWOO-V|tm3baQB
z+NT2TRe|=aKzml8eJjx36=?qow1)-S#{%tTf%daNds?7<EzsT;XnzZ|#|7Hw0_}By
z_PaoPUZ8z1(B2nl{|mGS2HFP$?S+B%!$5mtpnWmW-WX_q475iE+9w0;m4WulKznAO
zeKXMB8EF3uw1)=TM+5Dpf%eltdupJ4HPGG~Xnzf~#|GMG1MRhe_S-;vZlHZP(B2zp
z{|&SU2ik`N?Ztui<3M|IpnW;e-W+Iu4zx!H+NT5U)q(cwKznweeLK+J9ccd!w1)@U
z#{=!<f%fx2dwQUKJ<#4BXnzm1#|PTy1MT&J_WMA4exQ9n(B2<t{|~eW2-*h(?FEAN
z13`O&pnXBm-XLgy5VS`K+9w3<6@vB)L3@UveM8XRA!z>)w1)`VM+EI9g7y<Zdy1fa
zMbO?NXnzs3#|YYI1no6~_8UQaj-Y)<(B30x{}HqY3EGDQ?L~t2BSCwTpnXZu-Xv&$
z60}DN+NT8VRf6^_L3@^<eM`{ZC20Q=w1)}W#{}(Vg7z~(dzzqqP0-#ZXnzy5#|hf!
z1nqT#_B%m)p3?s}_B}y+pP>Cu&>kpg9~86~3fd0^?TLc+ML~O`p#4$M9w}&_6tq_g
z+Ajs|nS%CBL3^j5{Zr5$Drg@Sw3iCnPX+C%g7#HGd#j-RRnQ(QXrC3d*9zKi1?{<l
z_FX}Hub}-`&>k#k9~QJ13)+vxtG60^vY>rg(B3R)e-^Yy3)-gz?bU+zYe9RqpnY4=
z-YsbV7PN;8+Q$X$<%0HeL3_HOeO=JrE@*!jw8snD=LPNcg7$ksd%mE3U(nt!X#W?q
z2MpQ=2JHod_Jcut!k~R&(B3d;e;Bk!4B96K?G=Oei$QzFpnYQ*XEpYYLHoy`J!H^6
zGH5Ruw4V&xQwHrTgZ7p|`^%s`X3#z}Xs;Qx-wfJw2JJh`_<KLK_YB&92JJzE_Mt(0
z(V+ck(4I7CUmCPG4ceau?NNjFsX=?yp#5slo;7IS8nkx}+P?<vVT1OuL3`Pt{cO;l
zHfUcPw6_h~-v;e*gZ8;Wd)=V@ZqS}LXx|&O_YK<r2JL}^_Q64W;h_C+(4IJGUmUbI
z4%#0F?U94_$w7PNp#5^to;hgW9JF^1+CK;Fp@a6(L3`<-{dCZtI%r=Vw6_l0UkB~6
zgZ9}`=i6%s?YD#W+(G;9puKm{{yS(79<&b++KUJ6$Ak9dLHqKcy?N07JZO&|v`-J(
zs|W4ZgZAuY-on_o2kqU1_U}P^_@I4!&|W@hKOeNG58BrU?d{8aqOrdZ+T#c9^Mm&K
zLHqrnJ%7-?KWOhCwEqwK0|5O4fc^qN{{f&s0nony=x+e@KLGk80R0ny{t7_<1)x6z
z(7yrb?*R0F0Qy4!{Ud<>5<ve6pg#rBzXIrQ0rbBB`eOk7Gl2dYK>rP(KL^mi1L*Go
z^#1_*g8=<Qfc_#t{}G@+3DCa;=x+k_KLPrq0R2;d{whHK6`(&0(7y%f?*jCH0s6xL
z{bPXsGC=<spg#@JzXs@U1N6TE`r`oobAbLjK>r<}KM&Bq2k7qu^#1|+0|EVmfc`>2
z{~@415zxN~=x+q{KLYwA0sWJJ{z^dqC7?eO(7y@j?*#OJ0{TM%{iA^XQb7MHpg$GR
zzY6GY1@ylH`eOn8vw;3uK>sbEKNrxy3+V3!^#20-g8}`+fc|1Y|1qFH8PLBB=x+w}
zKLh%s0sYf}{%Sz~HK0Em(7z4n?*{aL1Ny@O{o{cCazOt%pg$eZzYgec2lT%K`r`rp
z^ML+(K>t0UKOfM)59sd)^#23;0|Na6f&PL(|3RQXA<(}N=x+%0KLq+C0{s(#{)#~V
zMW8<;(7zGr?+EmN1o}e){Ud??l0g4Spg$$hzY^$g3G}}N`eOq9GlBk^K>tmkKPS+?
z6X@>=^#26<g980Sf&QXE|52bnDbT+Z=x+-2KLz@u0{v5g{;EL#RiHmB(7zSv?+WyP
z1^UAR{bPatvOxb?pg%3pzZU3k3-7#R{BME&xIq70pua9GS$U}X?*jdKf&RTfe_x>g
zFVG(t=pPL97Y6zd1O18ND&M~t=x+@4KL+|E1O1bM{>niAWuQMZ(7zez?+o;R2Kqw-
z{iA{Y(m?-d__dYsrw0001O2Um{?|Z%Y@mNO&|e$qzYX-~2Ksjc{k?(y-#~wGpno{f
zUmWN^4)iAn`j-R!&4K>sK!0?ge>%`#9q7Lf^k)b9w?pqMjK4e3{~hQL5A=@*`pX0T
z=Yjt8K>vE6zdg|Z9_Wt`^v?(S>jVAwf&TnJ|9+sqKhXal=noL|4+#1T1pNns{sck)
zf}p=a(ElLlj}Y`v2>L4o{TG7%3_<^fpua=V|Do{Tj6X!sKO*Qa5x-^||B0YKMbN(@
z=x-79zX<wc1pPCD{u)95ji5hA(7z+-?-BI>2>OEr{X>HOB0>L=pg&2_za;2y67)X_
z`lAH>Q-b~~LI0JYKTFWRCFt)G^nVHZ!vy_fg8ni=|CyNV`_lydYl8kZ@s96*6ZFRk
z`sW1wb%OpoL4Tg0e^1cgC+PnZ^al$12L=6wg8oB6f1;p&QF(4OQ-7nN|54B%Dd?XR
z^j8Y{F9rRX$~eC9ZwmT51^u6b{!l^xsGz@8(0?lEPZjj93i?|G{jY-lSV8}+pubko
ze=F$E74+{4`g;Zazk>c?LI1FzzgW<JEa*=b^e+qgn+5&Pg8pbh|FodLTF`$j=+74P
zZwvan1^wSjKgsyRmHAQQ9~bnO3;NFm{po`KbwPi-p#NRaA1~;i7xdQ)`tJq(`GWp^
zL4UuX|6kA_Fz6o`^cM{J4+i}SgZ_m<f5V{vVbC8j=${z$R}A_u2K^a>{*6I@$DsdX
z&>u4B9~tzQ4Ej$7{V9X~l|g^Yp#NpiA2aBm8T8i-`fmpPIZMC5_;&{VJ%j$AL4VMo
ze`wHOH0VDX^d}Aamj?Y!gZ`&Mf7GCVYS3Rb=)W5DXASzd2K`;jeQo?-gZ{8V|Jb0v
zY|wu;=uaE;uMPU!2K{e?{<uN^+@Qa1(0@1R&l~jb4f^{A{eOf0z-3;`_y-65g@gXX
zL4V?)e{s;?IOu;I^hXZ*CkOqNgZ|4wf99ZnbI{*84)Xn<gZ|J#|LCB<bkKh~=uaK=
zuMYZK2mP;u{@6kP?4ZAP(0@DV&mHvd4*Gis{lA0$;6eZJpuc#~e>~_<9`r8{`kM#+
z&x8KxLI3oizk1MrJ?PIK^luOPyT>6H*>2Ol`|$H}+r3TjttqzK@8^AZpu~0|cxhLW
zf7yp6Eo}F8!P32!+x*vkDEi29%LVhFvfRf7ciw5adHeR^*-I>Ul;CYOmb*r9-Av29
zOK{e)mivm}(C(J|m0<gWEO)Qq_^@S#EL|dYCkf}iB+^#f#5DK|*_q8GU4F8`Ap`W^
zj^3;g%D7&(33r!`LPw1^F<D<JL^7Vzgi)F>c!7z@dP^aiQ7Q?cXx3el6p3WaU05Z#
zvn~=TyhZ<76-u`7{knC>;Tqhm!NTcg<4C5~Ig&L(%dn$oC`2QU?j;hrR<dN+o#a1K
zY3E8@=0%cjWi6IqA}d>hwOKXtUz62F;;XYVBbK!?D^pTeSkbmpaAc+Zilj%^NpfU^
z{hWjwMOsOEqsSE!&TbJI6TMr+oP8oi#zi$U)WOO*TjC<6(e*|Q<uumK$5RaFtWa@6
zw4-DSb%^9_&~1;8b~a)(r%c5YSX6G#Usaq)F)ycwZhK->>k#UYZ$$@c@}y{?$hjJs
z-72y*I!rR<xSI2&=uMJAtF%=!zRYqWIYT9H<P}yaGbg60uTsp)NowkA+%}q{Cm`}V
zE1aA2sETh;%+EPhGrwte8tTwOnnqhB+D2pFiasXLC~~aSrLldYgzdTc=1fQt)_M9T
zi=87)omXnv^YTxSj4_F7(nSLHsrh;&+8|BzXzcm<dNg;cto64S7+H_3i8isl(8#+*
z&R;5jc16CP^rpHVBl2+B%@2~VnLRH2tzFv8E>*Ca&t#g!+eH#<%kj2=Y}H0KIN$+E
z-FK+f^3S@59$h6WLsn^St@VK?Nyr`&9ojIum2FRx?7Buyj#_q8`>?#`IpMt4c@r|5
z%3ks_<)n19a&iVrq+HA`t#DrdoB=t*o681_kIIfBc8<hJN`@^dnMX>tHaT(un?Pe}
zWp0?E8#Zbp1!^F>xoj3}l+)NRTe9?(D?aydOS3dCu-#m<&x|8-hc|C(H?s$2URs>1
zyUEM2!cpCPc=M3dvx$gWIg0r`8;DKMUTw?a6*bo_o1L@TwnEt#7R!#B2MN-awmsaW
zAJ9&A-YvtjTCxzSZb<STm{z8UtqLqRH=cXepge!a+S;<n%_&c(8iRW2NVt{82g@J{
z*wz?@k+MdtZ|yNj4Na6)5)|g75;UZxNP_&Q7A?`X#wrw>;CO|jO>m6DWItA6h99fo
zm!!|T)FS6zN*br2sal<J$yBNY<VYn$sX~yUv_XcEk`l5mG)JR3G@QQlH*tkYMa^ql
z$15DqXhl6ri4G1nWEH0N(8gqwKhvO!em(q<|F3%umYd{;2w6q?Z|}`(Y}v9%nyhv~
zK{xr8E?QDCqpaKbifIcgXDzB&P_ks<jH<bd7FJp_`cE#eSTwt0+Je}ux%0~^V@EFU
z+q=``*$bD%sunGpUm2TLu^?8qV0ziinPoF4_bTWa>t0yYdvTA+65n;<qJ?E$%cf1A
zJ9+NH8S|ISEStPw+Kf4K7nc3+F1GTtO3Ocz;r@=~2Ci5zrDE2ssws09&aIj<t4H^O
z8G67|W|qyGwq$<Ql&aIp%PI@zNV`~5DywG7t4joV6zFyfrd7=mNv~QfL$3lWyfbEp
zTNQ*?$S-zC&+y_{_<&e=aX~mYCJ`MD4_C#)O=4@qvt!|dV&P`7!;U(#I6SRD;=&VR
z;lfyWek|M~c1Te;XGC~XLAY^2_>@?<eXL!F@M-bzv{?AiSUb64ZF|a;B~p{VQ>v`N
z<Bpqh+~D!YOc^<B)X@UN#*G_2&YC{AYFydUvWm*GlKInSkF(0hFPl4a=KQk3<I1MZ
zH+7$($6PUO=G^5y<<KjurY)RNriX7;NRA<k%4QW?RkDqSj$1Ty?yR|G6_(_xT2fiR
z%hKVKhD|wcc&Y4v$T3!VvDxYPY18MIS+nLZnpR~kSy(xD_QJB6u^DrwRj^Ve(`HmH
zsz}wS*wjcWGqP-9@oC+y`HL3Lj-|HKo<ilEMHN*Iqx|gk6&XLQbo`W(!NW&R7&k2a
zjHVry-(p3*rO9S4TB22)E2a3Y<EQoLE@{8H9IWyolCOSOgU1~`;kaR=#<QV=Lh27y
zs~oi4xKz`b!}{&91!r+c|H((stvY7O^vQBQyH+lmRkdtdMcI@g$CVB*ozkmdXz7@R
zWy>ZTak2=L$5bquS2m-na`MqbhU|B;>#I6y@TlRVO03c;LrO}<TXK(0KaCCNgK7E7
zxhu-_8uuIC)KHH=+o9nl;@=&q^JbY-YEH9hxYTu6I$_9=VWp)!ZCX}vMGdy}aLp;u
zfY~gy!+-LC>GqowBloG<m}fKnLespwR*xPvAvUC_C?-#wf+F+GDePC&FLq=_+5EC;
zm1Uh`CrQP-1rMgKy}C}9XWNW9v5K;#b1UV^7VF-#uxG#CC&#)jm{GpOnIV^A+48On
z`iNXLXUT%;g0m!kR{7FiT`SAG&MfM!F?#WLmFJlwm;KCG*V!}WY|iT1J=S$}k671P
z3m0{*tg4thL$b`DJFRlAT<~3I&Eli9Yo(l5eWXg<%xP8A(&bs@U1uy>SXCi+kh5sk
ztok!uI(*d86GjdmC$F&~L;A;#)T1769=r0Cj>!?mhVjuGlPhONS!Ly-ipoy^cB9Ax
zFIU!mvPh?(Ixn}erLUY|(N{}xUaK=Q&&*g8SsOkpbb)OR?kkbg^jR<O6bWVw@mut`
zK2~Pqtm7JmvZKu+E$jpA1H-NCgY1Lt)^;1aZK%DzhxT96<095>?VzWYus+1omasm+
z)0VLRWs`~t%TxS-l%#=(r9Ff*Q*q`gpOV5>rb$mlh}=35R_Qxa`c-L5*vi^3f0lJv
zkiJUuX9beMuoc};)=otI61Jq1n6`v1=_{r!VXH}+Brhhb>3(u^Q=j})Y{R1u@7Ee(
zt3@iO2Ex{XRyRRyWj)W$q`d|U28${8_wLz_RaVEDX^({9;ZXcLkKTXy5VEYHvZL&S
zEo&-K&r?X6Y@MPsjkbPBnn175kW^idUQv%y@gT)!mN^F@>DP8)d=XJUx-{P~;t1ji
z#8ZgcGt_+L#AU=<qPC5uYqw7EN}~Ca7WrPvn~0ARpCWE0enk9&xRdxD@h7655Z#Y{
z;VL#J9z^U<98R1_oK0LxTtnPIyq<Uu@j2o<#O=hNh>hfS)BU$19zpC)97&u)JXKLX
z8x|2O73CsYOFUOm%DaT}6_jtHd^_d)C~u<tH_FdYevR_min71I6AzItotCd-B6=P5
zpgc%XuBVZd#}K8t&G!0K&~nUmCaBlF$}wU`;!#AsXEa?5F&cD;dOd6WF+_Qk8`<>q
zCBBUET%x(&B)*FBN@9YzmUs@)Tz``PV#?+^6!{v;cM|U*K12l3T!)hX70PcD-zV-S
zeoy>`s2>n|T>6EscmVMbVmsoI#4g01#J)tAID}~KZ~3kc+FN#K$`8)RK<1NEYK2<L
zb;xw9pz^c@Rnw*mR#o^oCkV-#y~--km#$SXy;8muq?1sfkp;hbkV)Di%_v#?-tyqz
z#1#A6&n%n1WVZCMXDyPVO?cY$>C(GMPo2MLM!Gmnx*)U5xPO0}-^R?>&m)#72VfP<
zShQe4ne?_yt^KWL$>*44lJ|eXv?}RwOkYwZ#s15SzR#o?Q*W}K`)w(=j#=8tzvh!$
z!z}yf(==U<kX3H2f10mQ^6bA~eU1i;o?~6~ncYa%L9*(yu8D2M1ohdjd34qN={=?8
z1@+x5VQZEC`AbmVBoQ0rTO|>?atZS3y{GwtWwS^VgM*jIAZ@;c)9ZJO)NiU(LhGmX
z(()9mWev8Gpw%j3Tg7P+LGXh8@=eN+v4tQpEluzF^!-Mg+14t_r~B1jL$Keg(zcPH
z^=El$#5BMqDEe}d)5}}e+&1@}mZ!arpuCL|4z`h?^_-Na_h+yKX?I9OdU=<nl_#(4
zRC$j|IM_zZcvs51EiEDl>N6_6yj!F^ZC9;dQ(1%hJuhM1Mz1ej&WhU7)_z$3HBHwy
zi9x=k3^6W}xL^tLeI^ka4wig**#_HaTu}5!5>Bt*#<b(r{zy>2ZzU|3QMrIw21$AS
z0zoj?mmX8v<z{V`^1?x4T0V^mu6YSs)l%L@iIi?r>K@6Lu+}ZTye@K`>b(#wLD8wF
zppKF(>J}^N*|%4}o<%*23S%+($>RSP6&CjH-8&X5>fWnYcN0G~J27lzi9ed;mug!_
zrjAErw(89+p9B80<4EaCx3ao^xodEiH2&yqkL23@MsIsE>)k!AKIlJmz|fMdx$!%8
z=Vn;D^P_pY^E0c4W(<94hdsjX_tFk)QgnAT+G<C5Qvac?c0~H$xI3CrwsXzAi+4mu
zbliEyia+kK=Jnbcne^(8aQ}`wGe-;<+I#0&D>8RSGs||KG3kcg(a2#tJ5K7ebLfhh
zJFj1{Wakr;4&T{f-m;yuSM=U_*oxgdXU{9y5nhqGBeLT09g%rwO8Ai%*YB`bd^dFK
z4w+Qwux#g(E1umGDSTEWjnTB{MP4R*d0u4ii(RK%59_g=aoXyQk&-4Q_E9ZMhRtoU
z_4c!)CG+NVTDR}-zwZ0^H2bKzTRY6{Tk_GIYuDW{$GXJcpz)!Ny8XsIkq;i5GkV+e
z_SQZ5n^(`lZmY?_tr2OXN26K0qm~>^sNc{rvS(5J&U<->J<pQZmv>kruH7BA$4ILT
z8G7N4$fTJ&Z=Td)=V$$|ls4(JbIpnicZ5eAwlj0m<3sh>LsH5SI}evOI78YXB5iQQ
zidj3)l-7G<#Zn0`-Feo$Vrhrs9pQOfUcCM6!V+oY?DQkJ`NhJL+vjXMyVE*T@4<2e
z58pngZ;8g}(OmGk)oIYyUH4{O^{gc|%#6gpwjx)>hDLiGFLl?mY0uL$BWHEQHF5;U
zOU?TaU7uESJ)2td^{n{-Q}YZt=l`tc!=&cJq~=e(xT~)G=)<K$;omC}d$C-Ixu=Wt
zzFhg*aY$ce&goH!mg%t_k|V6M8KFapC5KE+J*Pq_L!SZuEZ9*eX+kKgSZ*(w9_yf6
zn4aC>Dou!FU9Snzj2E@UXx5LCUOzo{xTJ;699gSATB3GI!yU(HP<yN4!ns;TG_p|l
z8p-Ofk{w-bN{swfAmcbKZ-d=QQZgg2nE&hKKTGGd7RoN8o8(XCv@}vCkfMK5u{3(A
z5kt|Br3{(V^2KmeXX<25>jRS-iRNqS@lkyUhB`!}GgLf*Mde24Yvzd*^P+dEcw$uR
zpmSOo8?|PWqF;%erPEnIOM3J&E#jr<pG_t!s*fg_&hjf4i4IZm71kzGpYJ-I<yS5%
zs{MJH&hod7Mys@_*IC!xXudpRWjgBv*+zCBjce+gW~Vxxl^M~-$k4~4OlPf-a3gz*
zWU;T3pk=+Kf3ny`5|^zLi1yVVs5~Y|+s{twPGhp>ysaBu^MM3Msd$!(*Q%&*kL(=X
z@;Vhm7h2hW(8TLaeJ_mU%4o=q8eT7JV>5|%leX1H6_1lY+lX6LoS+-t{DA~RviHW5
zQ({*YPth9PqT3#;Vp&R@qM}Yq`l*#F*6FslYEfsY_-IPJQbqmbvv1Q>{b*}^Yf7vT
z(aN(=mVbM%ZSRuJnwVz!Su-~=jq-~gO%u}~znWOn82dDsZyLg~P1rPpZENnP=D5RV
zI<~1fXok%ZM@;^v=5QG{$C}~iHwVhFIZB4jL1g;dnj`STa)x#0&dgWJl_!UGkBZ~u
z3#FONQclu9YdNkQb6h8BRhO!0sy<o8=S6I+bISH9CrjqT<>WTk3uLII>0+0CC{Znz
zX_N*|mB0)QOqIY=4d`K=t$`5|xKabI1nMN9odT=n86v$PQcG>4k2P?G1j4ejmN!eF
zKm+$kV59~fmcUdA9Qcd`TD~rSRT{0g@Lwb#&#{>N>15ycQqn>8n9wqb>nm}2atsGb
z7C-KwP>mH@Y6(O_Rg&W)$<ai%I*K`#O84O>iL={C<X}HirdY>Wt#!mfBU!fGRTCw-
zO-PE*jLguW-eoeiAzRC`PF7p8+gc}c<XttOZE=zYv~|{MK-=qP4QLB)(SWvTR~ard
zEp(g)w1uW=KwIc^4QLD9p#g27r!}B0^qvIjTj(2&))wlbPm{K`eVSBISG$7<Iz4Ts
zs5^=9jpWkRF8r_0^rlbbW(E_vS?LqG(S{SbjZ!nXIY;C+n7_^Dge@mmbJ9d<pj?@2
z)!AK56|pg=UMc3Kmm15_N!?)nS8~YhSw9&p_awJ9v(L>WC9T}%hsd1pID10o#GDgN
zF)cEzBD2Q>awJyTwkKto{4J7_TLtsQy3d2sCXx^K6D}^!^(UEI2N~s}@h7tnDUf|N
zXo9v4XOQ)~Mi;rb<vs4tAnSvB{~6>wiId4+g#uZ_)?z!U0nMxPw_{V2rxIaa{xZR<
zeSjcC!wKGlB}G2M6oL%(6TDh(Pm^J+!VR*T{Rx^y?k{VDtRZXtv5L3(;ZXu+(R95{
zqSp7rJAGf$scljveMQI?qZGNtXbGA{>!Ev<Ix7^*8n!ATN!_*9PvYg@EShzWtWtYT
zz0VKIzghIbpu5+q`7xHIaopkXAWkcEo~)8@WDqB#Eo|G`XsR_evaPI9t5ynb-?L3p
zr7ra`9imB<wA$HnQhIi*HMvwCA!`dgHzu;&YO};@Uv0IKEi~nte~_A=)D%6o-`h5~
zLCth8VXHi9E`_)emM>3gKpP=!EiX?7Cqsm)-)tL|kGARt^$lA~{OV~7iIAT<cOum9
zToM~xvQd%sl2z>QhhvHZ8L#*a;}w5kyy8!O*r2}Aq@0*Ur53%4g$kiiXoBMvv_zjr
zp`lYu!WacD(zeD2CHr}FA6m8~NGP?mk&xU~3Wu8D7zHiRwoXtu#stSI_~o9EUhddr
zeYqz{meg{vgyfo4@C!R$VU!=M;1_nh!jC3)jDnWtlQHVcJznC>(oFvS%_h{RPGF)b
zd%6g+SB06fhO8<*9cIyeYMc-*{0P4`e$?dOMwO;V%{LpKqVTM&VXM|oT}fK-OC~+l
z0D9?emR0Vp)D5n25BPB<iktm#>K?7HU#Zq<wX9*QGLqE&y&|jJ?ecFH&3cWjwl!H(
zKlFq0Z<giqul13gr*3wQtMlWuduEpU9iE^&^lz8)<>q$L%F10;ZXQ2cTM_E-9o<qJ
zF={Qd7F+E*M3O3LAwf(usZzD9^4N?fHQ<-BI6tX@&3;P5yGh<VdgWV+YyEJ(;yT6)
zq?VQvk~>17m8@ZF>GGroG_QZXOCYsq3VB0q{h&gvtPP&(BB#GMg0dREH~g|n(|1<?
z-p~?s3CKX2OTzhzhs)Yn!kNN+YO~a8-?vRtqbl}`9@HkOQCc~ZTXO0K@iwUoPEy!D
z7e?ya=fa4_>!K$^i%7rvG;W?BSE9)D)YT_Z>4)A^MDzO5YG^y8y?#V8?;^P%>r+$L
zW@ky&N~K?Y8n@7oOI>{;T4^UyTf&?~4QORWC^wgt)>ef2t50OZ&XRYH)uUs%x&E>x
zE?-uCn#(&%u1J-%{2(TpR7uZ6rsR-DHJ3|)$f>u7zo+v2qz1HsB&Gfe?IIB&S^cNJ
z378kNhV;3ri?&p-43)q!vg*z9QV>aei}-unO^}_0EHjz%Kaa`vZ<DyLx9x(%+VyT7
zURDrpRM4(txXIPZ;c6TUXOB>J*NoWME=Tq1ENNZB`32!qW8u?AjP6ya*>ekyD(ZDq
z*Y4fI6AHq;VkaKjt!vS-U5}HmAlnW&V($pav~{dUYbp5P*u0?|!Y9VV*V^&$`?Uq(
zn*<NMBRsbtoL4Y>RJct+cwVeX=w!V+g>wpyQbJf+Y)p|Ph8Gotn-zqYY7M(}?G`?v
zK(>#q8yG%#M0i$Qsujvg+vVvYJKV_D3dXKBg~$H0h4+Y=W7wZq<}-<uxRn|mZonq<
z$y>?-N)e3$%G5Y((UPj+)_&xx%JTWbG^)@{hK~0CG=V3LlqPL4&QiAB;36NoH{{Ei
z=Jn}%GL2VNRxxY-X{Lb!3R%#sR(WZ~j3V>j{dY)TWab5g!2M`n{}vC8M6(p7>vyX>
zccGyrnyS~c$NYv+K4a=KQZ8aT!OL(Gi%8%6heXtRo|yj>(Bc~M*wQ$GDVm|-vi+8{
zm(D3ORWX05t@NsHKzdBE+8Sg@k=}eJ;qTBH%guQgrs40?E`xJ5*bw$iUCWDon&pCk
znwiGv`)wsjkt-isStS>S{QGw+Z?)h~D<ABa+3*%OCq$xT%3A28)8?BKr<a&1C`AYK
zX`KJ<^t1nvf2J=;;h&wExh7+6<gD;I<)3MvBv|ytxnFv5UhKr|yjI0Ip-BqQZ+Y@>
zPduJy73ai)jRf@tJtQyx%*dMX+R#~cXpo=j|7dQT_GIdpR4>m&g{_PR^RzM+UY}J$
z%3W)?y$qbCE&m-{H5oBVtAiOJP1WFE;i~z)M1K@SxoSEmqWvws2Aaw7_D+@N?<e)e
zCGmRf<@=?dDY9;_*FrPp?xjDsgqrHp+%$5(yDUAQztQhK)J?Aa6Ve}@nqmLDGHq|E
z*Jm54U$%5u^}5fNMtD#0An6=R<&{78gUD?KGX+Dr<T1$vv(7Px<WE~#Q8qDry2BKu
zK}<(h;(IW?FL4-gBylY96k-`sd&gR?j6xgKj{ud|5dTQLjCeiqFT_p6M~P1nw-R3^
z>hWp0LX|Msg4luBoj8~{hN#mey4@n;nZ!R5uOr??+)R9d_#SZwF{~YODKDRRpkjth
zG7t|{Y%KgUrt6f8<{!j()sj+qH0AM>PoX@6@?zpyj6aX^C6uqAd?V%CDBnx@LCTL&
z-a=W`1hsyzQ~r?hXOwqQ{+{wa$`Khf*LvqE%J$7E8@`>$?J0L*x=wPM<0c+UJf1j>
zIG?zjcqVZ@@k-(?#CwUGiO&+>AbvvBL4Mu;kBV|z|3b9ok!k8rRNjc@Yft$I%0-lW
zQyxTlxT2JIoMIEvF=BifaUpRTaTQS~h;+XfD9U!1Qoe?GEAejPCgS77mxyl@KT?!>
z{6K6a*PzN>h{ePOij6F5F>#5a)Z+}|dBlr}R}*h0ZX`ZPe3bYM@fG5`#LtM|5q}|O
z$b(7Sxe>7$u_f_PVh5t!?hSZ=@<=nXKEw5XixE2#k0N#>n&+70i&NGQZ{2Pj@kF9d
zero(8VkL0}(LB#2eLdw3#4Ct84x`&|B;HG`BW@;|=b7Yth4M$l&xkvT-w^e=uI1`%
zoT5;E3^pYmOl(WkNn_1dL=5<ramqT2tm&hP=D8^H49Yr>tm(^$I+3jMxkQ~wR{0v@
zUx=zes`2KzDfl?$SBP&AzajoWG|x}T-$I`+g626X*q`zc;?cx0MDx6qd?!=Z*<amW
z=du--63-;6I<UrHNW7SMHSs#4P8;j}b3gH6qIrHwyx|=SzQB0%{1n;nj|D$w{O824
ziQf|U63z2e@@MgRlta`>YTf^#L?w-=+?lA;tt$5->J+oeLx?)xs`4nJPP?jnB5?+B
zHc@B6HGKu~bmAJ~c|`LZmVB2|)`?l&?mFU4#6J`7B5oq;Y^~<kX?Dezh;I_#C7S29
zq<=yAYvQ-WpNPK_Gx*$VL~Kqxkf`(cy1&ju^E?;17iFEx*YsnEqlu-&8N}H{o$1&7
zD~RTKF7o-5b>3go&GTIFX3Dn{l@6fkn~6#YQ2Axz$HdQxUlYG2DqTSHXAwp7*T^!L
zYp^x(P@=L5G=FzuKcYiavVo?LAx<UEBr5Ab)0YzyMDyN|c=O&6T+jH+iB}Potf1T9
zP25a;ocI#)HRAikkBMIqcM+9hpzksB9uaIzxhe4=;vqyOA!z<0VqapMIE*-)s9Xij
zKZQ7pIFGoPxP+*b2F-sC@j~LoL}fZ?`t8KKiT4qe0HNv65?>*{LHvOD3Gwg5y~I3e
zTiw1HQF#<97ZLjr9iq}JG<_^lSr#gn5f=~_6P0|S>1&AR5!VwhCtgKVj)vynNW7o8
ziKx^KO@E%K3=Wk)A}WVN<sXQ@5bdZRpH0jo9!P9WRO*LrUq~E897-HVJf1j{IEScH
zgS!24;_1XS#0!WQ5#=-(eUhL*BA;gFdXFheIlAceFSoBj+03Bn$4I=%FW0ty*XjEy
z#`KQFBNe3_^L-}RkMGUP6lMDyeV<5t3(Y4V)j@eZDVzR}<eN{qoaOze^d?d|6Z?Jp
z{*FS0j`G#(SnNOeo2JX~f29V6eBVj?Nz<F}Yk>yiPb$mlFiSi6*L?DtGK-#%^hMKj
zIYL&wCjMDIJ^%af_Z^7~7QMc787^yjzI+ja2_;Pr@(q))TsGDqS#?={h$Reee_TK=
zLz7SIHCfj5@>Kt8ox}x8P@eXaHD9n?Bl$Y(&A}x|TPkw;ey@@JZjnNCJVN)U<teU}
zHP}Xi*3%NHbk<-Af|p4|5Z1Jr*_L&^7QiJ)+aPlKe&@88ceLcw{pQFT?Du8~2ir){
z%94AkPy<|owChDqFE1(|9x;j2^5nBBRo+7q4z`h?)kn(HdooypwEH9?y}To(yfG4|
z<;iDas=Q|<9Bd;&Ymt<9qO^6e1Zi6&BE7ujQl35=v^@FzN|pD9gms(X7`Mm(QQP38
zGELJz-Y?&0QjmTt1&ij<br&&+pD1Hd=LLdbQ1n+4POsm3sh`$C>!)K>!TI<_!g6nv
z3z+2-DX(832<kp{(PIkkA(b~vdHSssEJ08)t+}k2+|ZjPQi?S*!@A#mS+#EI<$WLz
zXuZ~gB`8nF=w{BS>N#a`kD`A?hoWzve!dDt?4RpUl(#i|OX*M?BsCO0gX1D4ElV1g
zgx7sIC%@$8Im)~5u&#TF-L9}i!}sn9ZEm+NV|RYu=xtZ#X6}xKGq#^@SCr)L-WPAt
z@6eyl`#E=aC^ut!Zky6QvE2Obu^##TiX~LKC!QOfUb?4mZt<QrBK6GOGOct^p-8Pn
z>XN%oq$5RYkvn}@>7I_c$4q<g#dhm5MPuXa=#Ub--`RJEiZZv`O;6dA-zC3?XmR8X
z*%Rw>%APh|hRAx#o>qdb1X~EU=yGoHwii2>6qUs0YMuL)bS^ovq=V5R=&-JHNvPdP
z){*9Dj*ufc(w?v<I>2_jmz<RU<hOswk~)a=@ZFi)v)bnE?wB{$KaQfu4wmDHkCh|P
zP#XyqnouhV9ce->;uXU_f3f{KyH9BMzJaoRe!_0MOYHgVj@U!D=1E+%PpIV3pDx(t
z47InfvShz)qP?Dx(jxBq;=jMxVciu`d%zWUhk9gg54W5#XQCYI#67ufR__hpK6=|*
z<%6~zYaO#EKX>Y!)Aw5T<|c!-4Ypc+nJaO*xlw7UsdH9K{G&~Zw+#**Bdsxg&KY|{
z9bOW7h{!Fvlni_2MbQU2zj?{ipIZ-KCKscBtw!uMaw+6KFISy@DDS_B@`8>7h9}8i
z%C^@^6+#(Bk~utGHcZ*}`ckt(F7A*!OA<woVXVfi(D2~pCMHXV=fdx4o)gc}m}o|(
z78lLBS)g8};Yr<4S@pE|^@_^A#joC4LYI?d<1jR~aDfIFXx_dFQ)I;G21l}nsANaY
zmv1yOM|T>DY>|u^hf7N29J@{+LqDt|f3TG_AslW=&5Yb7;jH{f>*%E-MsJtD$RSaU
z42kZ8yjQG9+vrV33`LdyA32m_IQolbj?pGpB)VS3c2P5kBDxRRnz=oT%8f43)D9H$
ztc*pP+|d}*%8V!py%B3t9sN!uzb3V*nwWhhOp@3R^Y^tXszi3xvp8Psd3vxfIjWzu
zKs~^WnC@qFREJnZsp9@<tu#SY2T&sqMxW$ij?~Q`;&DaHi!ZW?Vn+0AZL~UOjz)i0
z(c@9)M)eyzg1|6Y^j%GT*zCpEqR_FEM*FlTw`k7IQSEF>O}aEv3vSt?tVn@5a&7J|
zT90lNLs5NRM+(hh=rNlnC~DM7%F<(=se9^9F*kanL`Qm<LPMg>Vd~MdQLgO6uZJE*
zW<*bNh7L1DdNtC~n;d(f<gj~6jAd;z{~}J5dnQ*H|GhL2la$8Fows}It_P~90~&T8
z6?Lj2PZTx!>DkkHh$es1wEmj5PsIW9XAe-ZnXGx`rA3w<SMe}k>`qa~o|@=Dh@bkN
zh<S4tTDGHSv7gi<zonF<BMBc%rl!KxUn>9O<lo9~FDZ*9B_wN*GS)5%l3$bLge0{w
z$z!?U64~%0Nzp-vI5%7(n~xPG0Nqm3o9$x3TBu30yE94J@)X&qQ8TGbbKBOpovx94
zg}ZLAmMZHSftVz-XGpxRku6b?evl1xjl6o$e<y3+XN+eHm!2lh)F@g`I_tdwkvz8{
ztG#hUE`44@E`5`RT>AWgsIH9mrfH1!W<i29Swo__c9wOK7L|v!PgK{daeub1HnDIM
z6*PH2!fl>OH8l30Owe#y=SfDP7cWn0K(|s7V?#!}_LYQ&r*NJr_IQQQn0H)KL;n8s
zL1UI9<zF8gSyokOL#X><$qPid&X2H6gy<_<*|G}RS0Pu{u#5;NS4luGjtr~PlI>&@
zvow=`9j}(`euP|p67Z`wHi*(IU3Y6+6BNeDDrCZ{qz0z?!px)w7W%@Rqz0;eVScKT
zvbomv4ijHnmDIpSUznNHzyrQ8Cyi2CJ3pz1q~Af(oYhGU=)|FvrO?L2FP@pyKzm;p
zn$&<2?t~0FGO2;yzA!$ifkD17IXOuJ(`C)HmdF#OeNw~oWR3c=@HtglC~KCUJk6p)
zm8_;N8d%{ARjIQT6efpa7CmKsWzDq~t8t!i_l`oDPil-dWeedhZU|-X+jnq>v{X&e
zb1wDIH=M~yz7R`lV2&@eNoqhIM4GKtQUhoDLW|Vt4Xzj3svB?8D`zG(;FnoB)RZ~Z
zPdUb%MSlmCBh3!{Q(8I3oKk;pmE+Cc{PSBm(XfI2T~|&{JK4wUiPMuLY|lti0|y(S
zqCBYqePhd2G&QM#BYk0JQUl$6VNOy5I{P8n=9{yn%`d!P1+|W17_A!c&q75ssex5N
ziU#zSlA~9+$i$2OfCet{g{q_m?(>D^New_&F(RO#cc9TYsJ|6c_k<pt?m$?xL3wgB
z2c=0RwX84v4AQt}X(Rt36VgYHzig8%=}WqNxMcpHNF7ammHk`x|N7Vk;X~r#vUs?4
ztXnvDbvS#yysPb-^lz#D4b;D5e<w6r<J#!opm3v!iVO5_iT;`V=5JK5ljnsSRfQYH
zmCTtFYa3n`6K1Gp3g@g=I8pz)>z|{4MZXj3(S7M#$9B?$aBEY&LsL1sXlRZ8ovME(
z({ZV|wc*`XLHP69g5TwW>bLCzwV5d2wkhj+mIy-Y8#P@hqV;6Z8H*~_4&d*RLVfy~
zSOc70HK(3cqeU(hi<4q8ZADo+XY_vxKUBzuy?aVS`prWliiYtsXRc6XwS9iWMN~dz
z`8eVCSw20`G^e@FQyg90&bQV0uNdG<yGH_2;{Q$psbMZEtFoRBDx64jrHI8ylS(RM
zieUL)XKwyWWX;9Bdq^Ap9%ZwELCt_Vnlkrjs-<Vga8Dbwwj5u|(qzz{JU@ot`48!v
zsp9sx+G)=H@P%p-sCdb&Sz@SjS=rp#bE+z>^64Vi-$V`SF-43L`8Dw`slZsMFo(s=
zr`}`1B^R7(pW|t&v7mhZa{peRVS-wP|90|cuDrsu0~6RDjHSKO^o=HD&NHKHvessv
zm9Z{zPWasa)9nvxU%!5-e_Lyu+8az?e#^Pk5y<-GzhWOyzG2chmMYaRVQYU`yX^Ig
zaxhzps2vM!d*xVms82TK7VanO_jR!7u^$@<f~GC>QVVX82As+u(p=i9SB_?{Og#-%
zGKPKi+WdzXtsX_T9GVWDX1DN_Y_jD`<UN(;fWBh9wtgt8J!(N2uy0D#j~11699r$f
z9i}Lmx-edD3zM$Ls`-WyM-cT3NaH6H=MuFCtnn*}tBB_lb$&wA_1i{K=OGmDCVIpz
z#FvR55I-mGBz{l)nJC&SraZ$Rl5z_uJH(O1lZf+(sy?svSVz2!_yF-q;%mfDiP}Zg
z?G7MzB=#T{6LsiO^Gzk1F+q{fp?n8%6Y*){o5U}Oe<vC~qHG_NaSAQ>2u1luKZ@8*
zQEsil#1cixH-@s|%ZNOM@_gcA=37a573Fg%UryAKGA-ZmV5FS;DL+AcT2bm_crJor
zc`T@W2+<+VQk3oI5vz#HiK~fgiR+0Qh;rIZxgr`g*SYLR??c^RjM$MV(<LUp8_`_f
zlCPNZaN==9{rJ;zCK9I+%ZP>tEa~QY7hKKwwZ!v@7ZR@^>Q|?h`xm0Q{zZP6@?*rU
z#8-%K6W=F(LHvrij~LeLQ_5>bY)RB1J&o@~EF|_Mn)^i34X;>m1mi~$PavB6N783f
zo<lUeV~G#=b=8btMLe5$K2g5`wLX6$n&D!RZ>GGFcrQ_nv}pc^iCc)z5?>|0N&JYY
zAEmn8*Tip$KNHP;Ea|y=e+dSBy|$Fw6T1=3{Vn<8lm`)q6OSVXe7!Qt%ZO&yLbeb1
zd6zT(I^s>lJBfy`C;96rZzeuPe2%DtvReO-h+h(S5Pu;4L=5vjHT*o;E}wD>qTxGB
zd^^gWi3P+y!~w*i#AAqKiRO7D<)|GTt>0AQT;c-aQljDMNxm~EpG7qMJc-{x`6}YI
z#M_8}A^w&4An{S+--s^|Unago{DAm5aXaxl;vS;mS4({iKTj}EpG$(xhzAja=bqu|
zNxI?b3F@%9<`15ShNma8;pqt)o}QrL=?P9^ejVA??acc<tNwW>x4(&(WP<^ZM!E=w
zhuw<t|0!Nf1AC&WKFt61B$w9G7IOQidZ;}moW95{VwQIDuleMZn`Qrenx@MUvPxI$
zpXMu+Jp1qWtDq1`({rbb_Qm8CYYmcBm+{hRJ5umKSv8NYy1%1kP21dxNyU|)87x8C
z5Q#`HuUg9cK=NvNdL0Gjl}b3+MuJwIB>o=9plrW<Psw$-;CJ>rP4cDhcd}lDa_#DV
zH9pvHm4wsx+go1dF^LP7Agx>?8k8q<p!&Yo@}w)9D(@@_2ir){I$p}te8Cc=ogoqF
z<;_nkPr4?l@-CNfu#J{6OUmmUTqJ2}7fU$3ylN>=&y&_Ko#S#Nx6$iCm-Ts)zF+(4
z{x-_0801Sz=l}OODcW~VuV21=AEaNaLD3INzV!N?nRdLgN$Pl?mats&<pO3IDvAFJ
zCuM___g1ixU{EK;wC1u_NqOZGsh5L(&uIPfW!1U`_nHK)T`i=ap#d&IdG()JMZNwN
zPD;NXg?(dY`RAOJs+if?{+yJfGfNIMoRr<dNqKEgbd|C?daUbT(pPvX8t%TXT$miu
zyo~L|p{(8cxvQd!OS1dVDCzNI{z$v8EmkbUyYs{C_T-PePOMb+__6KC7OQ*w*k)wA
zJ$WO0{CM!lS5EKoV=IwzMQS;6gGenz$`+~F$nmGY{i5()!bR)ER%UkDu)Yr`i$`y}
z(C+f^=v{X1=v~rz>9pZtt3&QCJ8T_g?Yd^w(c3b@S7Z&^b;YXE61y<kqwSY1tkaA0
zq<%wW4?~32@$DO(OZt@*8g|Oyk{-fI@%bnks%NL%x5rx5xdbKA-TV4x>~4|U{m00F
z(c3PIo|OMcNx`1%0r5TgZ64fhH_DYG*3z%t9u8k|cfp?gczjQrHi48UQme@~GA&o6
z7ACE=<jju0^J1@cS=+Z{joub*HK%Q;PyVj3mA5szI}$A(+I>%?joml2I}*~eTHk%d
zp3s2rB>$hIr6u?M7#U<cJ${UK3Ga@Ed;FM}8`>NBuE&qLZF>Be-DUK)PkMHc*4A9s
z-pH=e+de4luqQ89WHAD0?H;}D!=ettY!Nv>wAcP-^tO+>ci5BN<z?lkoK;#fP|CIY
z=`m^PQc{<JKjw9j5(IMva|N>nv%7rx;)(llS+tLz`=wss=~q23V&Sq}E79Ro<S)f#
zsnQso$PaZgA0VNOUXnd*I?+c>k)YV*+^u<hTFYXMiDXRBm<<{ptdBCWsX0%Jh-SPk
z`xY+CpC!GX%c4C+G20-2zW2H=k~bVHmJP#iX;R1W8tkaCU1n+Uag8lpt|bd?MFiP_
zzH)@iVzf7+k!sytB%*!r4E?Z*tg-JB$mpoybL=Mt0xnCPgoVrUd6wa_+$mc`zRc3d
zkdQ0%g&f(Ib(0avW!X+K9DPYMf0d=g1m#+6P;p0=PKYVj;%2EsWG9QtjjBFR<ZFt;
zW$CHOyRte;wCw)WsGb(zy61vuuzRzEg(fMrgGJ=CM58(d7%6AwTsa{9lrYQ>a#^&P
zjM<uNv0=RkgXC(T%c39Ik!zwand7peV>HjT4Y@4WrMN7AkQR<y&&<(iM7O;m#bwd{
zX5_{cm&LG!Zu(s=i%zLUZVtFClTuuk$&G^J?X2}UnPMnfqv9zkE{kc6DJd?CKA0m@
zQ(Tr?we)EzE{mzh^xx;QT&PDdgIpH#PVONa%M7#}s4gikOV1RS<wM!T?xkm1zt0=%
zM}SXlSuLV+S^8>QJ|Jro{lKyNY1WfvZQ@FtPi<K#qR(Y9)Rqf;QMfEdyj3=9@_?3W
z#KR?IxGZsfTg{b5Hdc$$xhy{AWSOMsWu4At(G+r7H2DKbPUo_uxGMQyNy=}zEXz||
zmY-PgKjpHlmfGtYxk<S!`i-S)WTSFfl<uNy<WA+XDECR%$dmt{%km$(?bECAKj5-x
za+>ipIZ>AM)+EYsS#*kCNEQk@sV-CP)n<168xedii-!C%Cg`@oqFq9n30IgUIfPlF
zpqazgisi}rtxgEG=q-U_v(*@dYFWinlbyUw0x<Doo5|*WjV3B6!NayrR5(S}u$T%p
z)Qk!dGNgCc<KUzQSIH{G9R<BtOriRWz0$-_P|!gbA#>QKUO$=mu?j7vaT?eXlMb8p
ztEtSy`a_r~5oXa;|G>vG#?o6VE~_-6LW!(W;EJRMbUP6$k{U2?Bx`Y1QUg_f%F^VS
z67UaxLU8a>&yb-`9BwLIU6Is4PhXgx)IhN>%t~rtj4#YfYQS%&>V>AAmP<sYn8aEx
zR1^)bkTvSdVh&QJGi8-?UYpc_-*^=(Oe1|K5pqllznV<7E0P*emZ{j$t4L}<E!m1t
zmDGUWmbFW@^I(?4<-btYT&qGSjk1aiCq`qmrCJE7C5;oqR81Krt5hnQ)WA4j$V_J;
z<t3*|>_R^!H=Tu)-C*Zhm|U0&I{Ghm`6`S7OMeHI)6EY2lO${z4NUd3%`!Xi&sgOg
zbH@C=Rn9Ye^G{#p{G<k|{cRSeoy!yST(*!^_O5WStisRoPito*)GkkIpwJh}lNuQ4
z3l&KX=y<<rTMbO|g{9`SZV*8VR?tC6bH8ce8Y5ILPio)>Us#dUz%9N|k<`FOU#LoI
z;9g%?ns&}pH>}pYKvv<tXzk*DP(kY#vTDl}b(~dlC}>S3x<YZHAFZI3m*^_Rb$;|Y
z0$OF+P%Ep|l7~r9JGq&Iy2)cotN4kZLE$S|Lsq47l+4mb{^jbEMc#c}^m&!Oq|2iv
z?SC%YM!q-yEw)YXdbUl0ux(}uAx1jT_PzQSZsN0I78@?jNR9f3+#5r!5!y{$b44Es
z=Uq*fO+owcl32LW2;UN%;o6uz1e6;gcj~Sd%u+CX8^gRY92~>E*)P<i<I;JZ2RWU>
zP5lkCeQ4}Mg(=(6Z43{mhn8xJ2`@J}>X|r(qO&%<OD3)^uZ{N#|1b95JRYj||Nn0x
zQb|(EQYtOlM3EMXQlhAo(qb=?lr1x7yU<=}p%O(Q?FwnJgoGj$X3S!lu?;iK7=tlm
zw%<(e>HU7aKi|*t{@i|_-|wIA=epg-{anj=o@>szj=9eBdR*7RA2fAxavrBxX6~Pd
z^X2dU{D*|%?`wp~$3*42hTo!`5HpLvOB@v1i~o)^=ijIs%q;$*(fO-a;r~X#&OZrt
z{xxZi@;$W570Ton=09Jo?O#{y{JzirU#;!-??`k0V?B=I(*JE#Uj7ySXk-5IF4TWv
zS+##jobyNJ@?Xkx6!rO=6hK~|-_o2v(ib^@zmHT=;@@2+PH_<wnMz%O;*$J+RqcN+
z)j9J|Y8=J>zrFqc(BJ&!y!>4=^f$52e<;iOo$<S}N`cPrI{zO+9J%Fx*6aNLF3b5p
z)?_pK%a5Ppx9^{HIakJC{a;<qKTgoU_ufv0FInL>_*+oK{t^B=x*Wy1{~y-n{Qk%C
zkG0PJHm0S#W&Zvj;GgdwMeOf4<A2zO70)&bU5=50@<_9SGvv?U3d(gkd}aCsIsYeg
zIa?HV<bxEul~g=kD&js$D*RE3xT1@#AYRFfO2#RfsARg5Pn676QZcrm*#E1N4NB6L
z>{gPa<gk)rCC4iIoAUktr*t{5l=h00tWlDxq@pvcINty2a^&YhKA`e{n=VH&KBgES
z4^uKm$=~f>p8mVt%lSu_lcdbQucTsZPO<+pB|j)xq-430RZ9L+lAz?j)#)&l=`1A&
zl>B|4$d9A&mMD%lPSJkl{C%Iu`DgvBS;}++CI7oR9tY)qzaK8;b`{Q2#c{lq3{Wyi
zNrm@Rkq?wqcr_I9TT0$j@_~|BN<LRIPs#U6mMZy0$yz1rlq4(JtmJQfo&0zTKfU6(
z3OAC1d?gjrH5Kvkiu+v7f2-S>txPvm^7rfzc{#;+t)jf8l7H6Ua!|&1DybM#QIu1x
zIiR4AlE;-irDTYbkdl~^mz2DwWTKKuN-F%%3cHH283li@za?k6GOm~$sz`5BlBFa^
z$=^CadA>*)R}2#<%Bw3mP01NbDjeL3{6G2~GiBUDNyQvfMZTSqis`qCxQmhpmHeaM
zIi`&N(eH#R<A3x!KpFp|-%(6QRoMHZ-}$X0l*j+*cQTdvPnCSFWS){mN|q}5P03m%
z8<nIg*`eeg{f>Mv@%Qon=yxQ__#gd_y4>xdsNZBIXDInczw>*&M0x%n{f?<Jf3=c|
z>8XnSH!HbA$z4jiDfvggqZndPlvn5_6#T7wl=HXlQBK7Gf+GE#lGl{HuH+phla)+Y
zGE2!<O6Dl}QORN@zbL6#lSFZxpGy8-pGzL6D&wt6b}7kJlB?v9k|HH#O8)NOsQs<~
zr?9UG3d*y8^ZzSdlDrT1zq+K~XItS5{99NoheCfMZ}Pvx8YTbWPdSB8S+T9Sc8Z`V
zr_eM135si{2+QT4zv@R0%KNoT<Y@|@zM_ocqd4An`R9*q`R15|a$En3E-6ZGk1j8(
zu&1cYAA7Fy?Z4U^l4mM@C;x;$o5%i5xv}!f$X^xq_wc8jw>;&q-@|LRJV9<#aa=|E
zpW}whxBu)T-yEYQ?^hZrHk9E{-WhrPpX|;3Tl-ho`_FVqtK{~y{uq<<kG*sM#@?B~
z*pu(__xj!Y%RchWF`MO?u7A01f9&0s=l!*QQF42V>!hgPf2K=HkZ1lYx}<dZbC06m
z^(QEftN19M9sblok*A~cuj!I5|K<D2P5=G-R?D~LZCP=;e+LJ-y?;fQlq9$JujrD_
z%k7<!S9q4(y0-kIXa|bxqd0ee?jiZ+n4uZ}zAnks(#rg|%t-m?zkJ{D>UHL8ek+sy
zYhBV;z26u1@4BRU@);mj`FX=*z~pVk0<GPu_w2k?yvIk`N7;HA|C&XS=bWDUOa9kW
zuWs6oF$<?TMtgnsn!U|v+t>wT<|`CSOSV}RPm$+L`JFS+9koogZjwAc>35vj?ZTB=
zFuK*{DeAvd=-rC%{-1@JJ~B`jItp-!TyV0g4cJWn0rGtFLGh2fAj&xc?CIPE-rk%C
zybf})b?XbT1M2`LJFp3Rnly?EByZ5lt3K!~yQ!%0;`hjI>qE$@%L4eyq+75{%_2Cn
z<{d=VvV(%tzT&kJM|}E=DxAsc%{ZFw+sGB33nH^L<Ihf7J`}ODcz?wCuesqO*Gb`v
zj(dhZQGFe{W8G+os=95640rC#g@m%x+Mc3d$BtFOql<k`8CYBos?+{(((hYyprg0s
zgi*)r6E6;!2av0_`4?_HaQs$@@39j1AiwWAA-*R@LwtgCPJ90h3h>IC;^BF8>~4>>
zdu@(>*DyKq(?aX8cI%*ftR~^0Tm72@&(>UZYv1g(A04-P->eJcT!RTe_IQZz?(R_c
zaM7JG&w0(5ww*V|r#ht?9CYLyn7YICbNTiq0TJ7Z-Hh$o$-lPzvW4tY4$iYp>Z{na
zd{Tf-W0{(@$(+X<>Q`)DpCBb$ZA(49mZGO(xjW|0n)3EVt34d^&Ah8@SIr6dzEZq?
z|BBPj&CAB-crSGd=~^=Mz<=>O`<{gdBmIqE+jh-=nCCrDzqxttoNBi@d9gnY`pviN
z57rdVW*%QXOLh9wnHOpLGjf{ZrxRz6)pmFos&)KQhvuy&*C`e+%O@49uhvK&ldf)`
zp`~Uq2B<O?vB#4Z9Ugai>NmyQHlS!96gi{c3uQiXjypXldmxp8^NZNB%Muw-ZDq(7
zie=#9ZMrOMR0h;{QDvb58MvZCkj>-Ez@(yDS<Ije#D-PL61g&<xvWfffGq<z+6!bg
zOc~Hlek<d4$-wPB*|N$u8PJ{hRJN-{29ir3$u5#*zz~-rJKZ1y4^3~&CjO8C<L-Fb
zzOORyB=xdv&u1A}?iM4H7RtbzDTwSyz6@AYM96}&WuO2#EnEIX1~#oZAxlk@fr?%q
zS=n6~aLPC$OS~>`*N5C>voFcOLG9f#7fc3d-*(6>BV@oodW)>~qzv?1S<4jdAIG(n
zX&sb-u}@dY3U|rCHP59o-7PXOL)TblY$dPP4?|h|av4~5QCGHSo(#OVo+b;OAp={6
zHDp^R%D}IeDzXZ(6nOYarGkDb=+hTSTiT@nZWxe;5~V=nTCenDl@uh~bxGfRl!9fW
zty1?FQc#>jmge4<0+$o@(&9KNXgB&U#bZ)%mRuq23YPD8qeMF1Qwkn#|0u0@mI6yz
zu5_=B6nua8QhIKM6!-;aNsk#wfn?!BsX#*t?zG&KZWKzus@n-tvu+8f*%>D#5hTE0
z<&t#eX9-X#ijuB<Edl9akd&Ju0k+G+rH3v{0KNT`^lZ2UL?`=8?Ytyl!Cr4^sgnd$
zOgt>*SW3W&vVGDY^CVyj-dXB7SpxD_IY=M!#o$nntu%oy2IC%Xkgly3gBJ%Zq_KHo
zuz#wl^wxbb7*n-Gy5oWvyu{{9b56<2TN+5K_lv<q&J1aywHSPOJXJb%p%|PvI#Ie|
zvKSc57%!bYC;~sfizQDeB5?jZU&1I6f%O}?64GN47#L(qaMwiO*^3TI%^4B!^=*;-
z*e?Qe^huI)>qVfc{+EO~M+EL&t(J@#F9HYczDTMVqhQu(v1D`gD4^!Nmju2V1*s=;
zB=$E(fzP}b62<>M6H2B;bN?vd-bj^*El0seha}1US)<_mm|K!Qp%Co;a81Id3c;K+
z7bFi0g@C;nNXFk6f?^s@G7Axc8+St`Er*4`&m~B*Z-Wr5Q#&q!^@KpH#8a|QC;-f}
z?vhrL0F<wEmCSx80BMY!64gWjKvK6!(nAE`h}&if*I59pHP=h}mkGe!%GHuIbpcSp
zR!GKljR2O#V#)Nf5m3)Ik~H2Q0Y#7XB#yWd@Z_kD<c#YGNSvW5*|u^7oU2un{7@eO
z;TOhA)H?XU-&!Q*7V*K6;UV$0JAAPB6-P`u%?D1$dc*_=KCm}z7st%w16yK~xJ@_=
zHpLOe19fuR{}ksw8wR$Lui}N#!@xfOv)JL_FxYvjNNi|24E8O2Cr(!#1|BW1#gwKY
z5P18UxHM-7;C5w*-7gJ+%c>8=8ApadO7R`>1G6FUI^u?S$AlqJx#Frgi#iBeyUvN<
zW)A}415_LyGYDq7MT$H34+2Zg5V5MsAUIGNC?<(`0LJ{phkx+ELrV|w^@lw0jdMU8
z5y}IDS$o8jw(@|Hr<2%q1`jyv+KYEG20+wL8!`Xg0LZ&!CEjys05CV1i;o@{0P_UP
z#CnSdz>zl##h3Y9a4%r4_(=s9kd0=G6~B9W6m7B4hYLJzP8KgW<ATRKCWxoX`T=L`
z7;)zJez2}UC}Q2~2bV$zMQz9X0eLA~ba{0@Sk}Q1waGXjDupiUtKk5$D^>L5E(ffh
zOb|`?<$xPsYDKG7asU^p63GN?u-BqYgq5?wdv<~7bsQVa&3Y@kd4LVBcw~zf%wq%o
z%%>uMRv$S2^O5LCULPP|N)e4i`oONuw?*z-`#^;tUgR^m4{XZ0EYc_Rg5nb~q6;a#
zz<NF+dgRj!N~sZ|QzpH@KH;>ex1R-mIGqsby<-7)6<^UP%mUp-M?}|bSpXN|CaRsl
z0+Uzn7M0d8K?Y-o$nORdY)soCD%i&almphH(pgM^(^@OSHTMAhZ>vP~v>s3zy;L;n
z(*sVdHx^Ya>;XE1h9cXZZt(eqt|<6<HwgEeCfXU)4VD;A5;d*p26Uo|$e^DAQsSkf
zQ{FJZ!R><4H)j}N_88vicrylQ`OrJ6KF|d+L%K#kz3BqMOKGDE&vb!}9pq7K(=IUi
ze*NeKPA8!6`#u`|vJ<?YQaSoEuoK*@EE&DBq!R>#kE1gg9l*sZZ*+e~2UtDua@5|d
z1L!@^8f6%C09D_IqgIr5FsPqAy5V*^=p-bJ_U~>7<hZ!e{gd0luWgq`6@8u>S=8w2
zm^M)T0UCX|u?>6=2_J3b(?Q+R;L)5nbU^L!AGHpogYNs@qtF667}<Y#^h7faXiVKd
zs(zaW=6!V@b>Bq;8=@UX52@0C`+B?4DaEY-8r(1%65a~ZURsP^T-FM{9y1-?)!qVz
z=9r9rNooNL$n!`0oLj(wn+BtmDlH)1apvfrf@bh_yw+&k>1HsYc;YBz+zcGfjvt*x
zX#(-45}|)w6Cm~Qh5oipz&M>NoIOkh5r<hq<S7+Y>vRgQAEtu&KU#$QG^qf)L=sk)
zQb6nGIw3EV0_;Ysh1JFs@GS3((6x~aW}NyYjK4&d|IU99LRMrjLdy~AGD#r#-V5Qe
zdnCZz`&j6=g9HL5rwMh0jeu2=B#e042tvRu;pGF3Kx`E&+&Q5UT;*L5mc1nc!<RtV
z?L!1_kKu)%w1~iYZkTY}CjwxTgM?8h3E;-9<HEpM1h96emvBNw187%0By<gF05?lq
zg?kJez*hV&;h1mrKxDpM=oMZM-uG=5hR&@AXS3D|EvoCldapIYr{Q&AoZd=d?VLLB
zqhYZy<LfVw8aGe4Ec6!$+paJ4)&B){j-4Ug_2nlpDby791pNdW5$eL#GkyZ@%5g%o
z;vaz8BNEX3et>W3!vaNrx9~{6z$LF1<j!OYrX8vU*}vKa=f=o+wOQ~a>pRHZ+9*JG
zeg}oppMvqc8u0bQH^GLxHGmRYE?BU!2J|m478KK~fkyW`f%=7NVDjjVK-Hug>^%Hj
zko)}`2%nKDn0DqHc=Ypuz-an6P=DpFpe_F^P}_P_u<zhkU?;sQh#ai~Q6J6=obFeF
zFQJ&A&bkUrUV#&+(<*^`cZh%sD#7zdCk0oGD#4f|#{><f72xnpPr*;G3Q+j#pa2<D
z0p?!YE1;%*0hjG}3Ya!uz_83-@T{dA1Qcu%=p*HT7QRkktyc~Xo30j2`|uewGnWhQ
z?EegWG8YNH^U6S<hmqjz^)dj@))VYnUIw%X(*<|FmV#&TQv^5tO2PIWY66=vrGPbl
ztRN+&1l;;GI`Z7I1lZt*Mgr?T0q$zfNYlwr;0dRDM56i$_&#eJ`IS}-7Wg%d>|a+5
zm~)6D*XoPFTgs1-(33^reB##;4V5C`?(%uW^?o5(tx+`MyrvLnSLBb3))W9fcs+8!
zw*b)BKN~qV`VssXP9Ir#^CS5D=Kjc?#UDZ8$vYz-ia&sli*AfubNv8{+OCXDWxfYr
z?w=d6$KHeb1L(-I>F+_8cH~I;lXpN;duC+H#&<yfO5ljvuY6#=)o(=ctaDs;bVO_9
zEl4OhFf!-rTTmIXXQaj8Es(Bq8gYJ|2R8I=9XVs02e2nLBU>7BL8Xt?NR?kM(3xXC
zA|B2G{*+}S9T#&zY2v~WST_gE**$mU%ab=CdeZEXlC^IDt5SO;u<A8%kC{AD<@OrX
zT2B}uc4dQYLK**dcs8hfE99$=&jyZX2KkF`z5;}0Z2st+SHQ2E!3Qs2g3)w3|LwY$
z;I;>qpHle(Sn3h@t6g7!W@0TLp*;teZ&vXmPd*3hca`xMj64Ga>V^EMm}emS%Ugc@
zlxH9$Dx2?|^i<xDdde@E{}iYT9`V~=J^?LxDg3vVPr&=rxB2Tzv%sBY*ZILavH;S3
zneSHr82D$z@HvMb19wk^Z`F|rcI%(zo1e@CyX2h+8ZQIvPB_8e2xZ8xpD*8OYz7FJ
zbd*2oayme&-1vxQI=FjoH$OG;5%{plksqq}2+%}Z_#<f#!K4q?{FMtI0-Nx){29;F
zK;$Yje)h^Vkl(kIFUU;=qfd?bLzbz){@5J;!-5Ck&b(QCsr3WEZkfiPQg$CWB~Rl2
z*m56ayQ%UwSEhhj(`CcH4k_T$Pr>lo>SQ3f#v3knN(Oj`zTu(o_kdW1G2FcC9ynh{
z8$SCZ2~5W*!)4A%;OY8?Va0RqmXYtnfzEe9S6=1tx7s@(?o8=0W#=8RVMW1ka?NeP
zW#$b}al8#)WW5?T`<e)Xe4h+Y*p>*^7(E(}El&XBT9SvqY)$};_Y#L+72g6mZt=qo
z>u-UC>6eES-`xc8ujt{M<~PBKICywd_6^|S7%`k?as#-logRLZc^w@75-=P(_d4*6
z_8Df}iwB`LM}{?Y;=yIn{^7Q`IFR|lWjH`BPTnqe3_psB1^wn*hOY^)fw|m`!;3?&
z0k>C{!{Mx}AR%zoaH!8!Kw7+Xcpmi%nAf#nIA+fk5SDH@ocQ%JsP@zyKDg;JFfp7q
zT$_IhT&HRb4=%d|M0Zt&s~=qi!TY5{uDTaNx3*v?F7^Tl_%$$uAA14x$Mp`)JbNCX
zPF+KOtaCtnB5lae;~dDYBoFD-$ACTO>xUxkV}Qu^`_R=7(cp!wV#sA#H1I7h8LD^?
z1?IsYhuBl2K(|%iP-Qd#dHk0{y9Y6F@om;ntRDuvLmv*|i72pJl{}=o4F$_M2}Azx
z5TN%mZYW?80<;1z4e8&3f##CvAxsqp(;3iEVmJimW`++P>c9gtpWvbTJ$T?`6fh(z
z!GTk)-b0NmaNzd+!$UqPk)Yzx{-HGWNFbW!G87+i7OW#V46SUB0N8E2A%%~l#&zS+
zxq@&oN855}?V@mi|7AM#;AR+TjyD;4D-H$ryA})~{-NOAB*P(oT?klNJ#%Q@#t@Kw
zS!+o8_zbYvt}zrl^$aLiRT-+mod)h-B!fk5!GIq#GU(wL43cdJ26J*xfo)@Y2jA(P
z0>V$7gQsGGz+1F+kia|%A~%u;*}G4I&7!)&5AOqkc0tYHnmK`>7gsUpef|WfSz9u=
znH3;EZyyGKxdecW{M<q9e1DJ}{&G-N&mSbM&Ki7%9S3Q=v_V<>G4Lwq-r$7o$H3<^
z34<li{Q%uGZqP*252*HE9NZe>3(T^k2B#5x!0}Vi;B`wMkiI;8uq4SFFnUi7J{<J|
zW-t5)S0C{L7XrNpBa1x&-Q@6K&>T;&g}HBVI`9D5Pn`!((vAY70EfYdO-Dh>V!Odr
zX-9xz_lCg-(!=0Mmc?M<(ZgWfanr%8MTbDcLX*Ks`iDS7*Ze^nygQit*kEuT=^&`{
zn>qM?%|US0SZh#n^8nb{IdO29;|6ACjvq{OasxfS65i;O{h(~Y2v1FAKgj6d@+v&{
zfw&A7Z%v^q0KT2P{WDzwenBg5amZc(caV55YW9E&8Ff7R!aX3#w}w{*c7xmn6+BOh
z3m|rU;yp8W0b?>h@G`GCgVlbyJcWNN*!U&y^~PNwr}HuIQ{qk_$xP#cJ}0o}*gYO^
zixYUYFo8ES#Sv&TVtKs-I{=n-kr(Q)0}LIH;yq7w03nMZUgFSpFwz~yTjjVNTzGnl
zho)@<`X~H(@Q^(yF!AOs+hGs9S%-MB54M77FZS`$2DX52C!Kk|_FKT!<qkYbk{xhm
z+w#Wt*#hJ24LpjCEszFV@ceFW25qLMyoVi|z<2HvUYx}yP?|HJxBQX~C<-;;A!KV%
zx_TxLGqDCghNkk&ppBq2e<JTr^#(95ay;*q-UeV|B^ihaTo2rZ`~l9#b>L<JcVPC!
zb)X(*4e$?G0R!vKf%92w!D(sBK>3g*s4gK5ytT6gE2HZM4&1Pi`z>k)UbL(MS}GL-
zIZM}o_=-;h0g<c0j7uK|>dMW*V~5;<-l^umM&sqc`@?2{R`YmZ&68E&N?h82FV7TM
zyWAVtYHbRHS_uP<msWyL^|1r9>sNr-#ES!(1}lJ%Thu`QvE{&S7Bn#B^)j%G8aALS
zSPBg9pBkv&ycFnq_z!HlVgmGyya$ffEdfi~4-KrCy#!ci?i+aRwHO>Z?mW=`WDz*O
z#9^R{vk>I7YzK~7ECl^8Hw-+6je+@Ti-FX#1pqTM9oV6^01yV33}o$`56s`qA5i!<
zlW_(E;f+RM(uSD>U3x~~f@JD|y60Rlv2@}<bNU=`J7)ZV55o{FvzKs_O$<S`+6ebt
zkO2s-=5pt})(6IMEN<X{9-z5&asyWDfeh_d?yQK}AcRQb;@`~z4oP*~*b!Z@<Zuml
zx0No?o>RfC#LWb%ZJ)TD4>Q2n%n#fufeujf&*kp5(g8D<zU0P7P6wv!$6Vx{HrVqf
zjcYJG4WME7xTjW61G$z7+%q9sU_cnlUHEz`SXX?Jd#z6sT#Jh0W|(M#?kx~E==c<{
zQ!Sj^ojw^9RG;GN&?W)%cz-TWZxVRB$D14DrU5q3IL!TWb0Q#;_i^8UR|jGDow-NU
z)PaGQ12@-J4g6SO$1Q*-fUDgbxZ(M#z~zMnm&Q>6b5EOc#fw#dz}$pe<24>o`SZC>
z_r`&$0s}5uHx?9QGr8Uq$AV9GT3r6-G2rV24X!m#hBa4@=UTp&V#0VyKfOzW&2t^;
z-)JDgTy+Qf9ruc{_$F5W#LFVAA+56?Djvla__g*w;0ZBg3AsOHu@Iy6)%A}Y7GOJb
zYWhuYj9}#v75%fm@G<-KCH;9L!`LtBhyF3khOuMix&6|kLzv3tm;Ko{2C?j&S^Zk&
zJj{FA!+zu80c>vLy?*AR0gREH(68`ofAEa!zkH=1OEkXJ?^D3RAZAoQhsDNDW<&kU
z_1W05u<(9;r#>vuD!9K0>c#L9|Ng1ZS=g=5-u*fhCYFEcaDTNL6YJQyzu(-l2h-Pf
z>EG$sjU6R9^y}VYV9)Q{^(U5eVPkzZ_Lui{Vm^y4`!i;DVzqsy{g&H0ur0YJ{ZME-
z_9b#b|LN2=%-PzoU$>f$b&k{RKQm0j&VAMDhmC01ig=BFE2mbh-BqPOE20H^G+WB4
zOl!shX(ODZZ%vrZ;{lGrAQdw>*~{5uK*dzex;R$$6imo(<<y-bV<Samj=>!gHs)MC
zXV#}iZ2FGxoXRdDW;V5wvuFwtJ47tuSgj#oaVZ};qC*W>jdva=B)T4(zT_1r=}8@S
zoRh^lQ~L}1^7bJ|#QTY@fRj0EXZ^$;+9q-qTK~Z2sK;|Eylb&1KQ3`}FMh{1+>Ykx
zJ+HwihhfgI+G_0F{0Pq4fp6GaW-!M^=Nra<9l+6B`xPrW>%+O@UWFxEAK_HMl~|aH
z8|U$Z3e2O%g=1Or1#`W%g9FjaF<193oYP~=F%Khaj_&-=SVXra=Zsw$b|-rk2l6S!
zK1VF&tc@wbgd2@HS&u$p8&u|SDocy8%Qd>3Bw7(hzcr0xAT7kU9Gb-0Yfy;g&Qs+m
z#x#~OrR@3xAF(%Y1nfBxAFxe09$Wv`dyKlNk6oSp4vSJ_u$R{4V`e{TZ0qi~82b)|
zJ$C$CEZ?JnjhmB)U0PJjez-0dJI1MGL;G?t=Xa%S)zfdVEm#42%azxd-L|*v)fw5?
zF3oH<q39Ln*Z73JxbY=+A@vb^dH)M6_jn4sL+u5|T6vqj)95+2awMMZZ}kjAOD?ll
z?|zDrF2%5O{hwggyAgIfmW5@{I?MiY`!Tkx?KJz~%S<fq*$H;)=L~FHs4x2tIUVa-
zf0Vt6^9Z{!{s22={3C4J_ucHLvmRn<w;kC5E7CCH(XDKXZ7TL^kqukC{{eQhe=WQ2
z#C<IKgBklEnu4Lx%h)$>BxC0t7qXFzd)S@nbJ?@rC1Lr^v)KM$?_#va+H8O79Zcu+
zWVT-4ZOqMT0vnSgV)FHX*om5nn5bIVcVun?=9M_u*JyeR`*oDvH*WJyZ0F+cKDx^d
zjKHP$o$<Vm`4>?8a)aYBwey6&EHn<w-Swl-DK-{6q5HKjBl#M(ysfP7<<qN}=y_pZ
zz`H9LF+9JISbiBRvU%M%{Ob~yt^Ta9vgIQ7sy@AM2kQd%{{H<wjDH@hJ$|R}*tqi;
zch!wP*_3nG9MP3N$JsI1!HRQz+l`~K)az&;e`ORl;2znh7|(Js4(SWrf?)-mz&_Jm
zD7NaOU*BUl1j{?;(f7j>#%!Gr_B{)Lu;y8N`z%B7*trg;z6d-Hv&^>dJ02a0@o}5_
z)UTYy%C@ZQJ9;AmyQjIj&+l$HhEkUI8K#C|r!p7yUCs=}PMkLC%X}V!g|64@3wv`0
zyQHeqH<W)Gd-`ii-{QhxtT9EcZ*u7=Y^wj*zVt6an47t%xA*Hw?5Sj^m+?IiQ~Sp0
zP55;J3r+0l<uwFgEYJ4d@g#pNcv*9ACFM9K<r8~1G#|rKKL70XY4yYG<G=N8p!;GX
z_wwG#HXp2bVR7&H4sR@W;9W1T!wd5-e$$)K>4~{qdEU$D^uV_4&+P5%Jc@0dm)e`r
zc?8?bzS}#w^Dq|l@n-Lmjzd_&g=@XTZSGj*o(sJZ^n=)hIiUAR>j7*p3)g$K*$sR7
zF0|K(x*yX%7t|X-+J~KYIo|6-aK%&%ym~e3_F^}B+<Sv+_h2UZuD!^&-Pn)lUA;CH
zE?Bhl_TJo5XKb^+Z7-#87dE+PeQ(aYoml7FHN6{ioUrQXmA$wZj#!cNl3xGEJFr6i
z`Mv6C4%pWo{ocb#+p)I%8NFUNw_$4MruOPywa3=&p4b~5vlYV|j_<t>ZNVy8V%CXJ
zJ8bR;K8tz67Q1+X%hLDWjE(MPu@qyOkWnY=wzCbU&S_z_Y_-NR3P~)|`i+>=l{(hB
zRU0swTMesy;d-phxPmpPw+_3(`^3thYJ~-reqb$CS&O;F=d$()EU=wNUb2?;t-)ND
zX0hJUR%2d*G}chPIfhl<V|7%RVb2m1SQkF5!rFY|Sd{0c*kZFwEZY5*7$l2g-Hl&?
zQEMUAxTxjW_WR+ixgpE2&w;@#w)awO$GQMk@Lm&)rsl&+w_AcmHy&nPGGC0DJ>Jin
zJAV<z33FiuOk0S3wA;b*8)J;!oVJCf-9I0Tq;F(}wamj#ytZUrs4>C<u~jU`k8?5H
zuBEK9tT|YMfia7fV2Bm=8nP;)3@~1SF3a_lK4x)s8taz39(Kun66?JEY^-aEDr<?^
zENrhp$^-_w*!L;{^OD+3%=IphX~)ySdXD!oUpG(3u30jeKPt7cjT7k1hi|4~qeKeR
zI9Us;c-+7|bZ#n^7E#Nz3(~|c+E+1~_f5f|8D&fp>&Y0}Rlr=ba1s`m|CULatbx6_
zkj=CnQpZU9pECD0sbN}+(wTanCtwHpDa^#Ds@SW_+sv|f6-?{yb>_qH@mRF~6{gvt
zahPoFIcE5#u~@7+$_z9fgDs+*WlozYLw`Iw!wh0e&<ju?6IUljcR2Ym*XD~*eFG1s
zVjNr4cYs*~3sGkA9_B+20ooPs#9U%Kg7$mbGkq5DQ8lwoOc&K*bj7%JOb%lZ^=>d{
zZu-hYGc%Vn?Vb&wLlKLZf-78f?{*`mS71L{GE0vMIdaf-tm(|{OWEk>!YRzkiG8Sh
zoEmeahlNT##xki@Of+YesOL;p4;nUZxaZ^fZgdNQ)05}JK<8!k^muLVLZ{%`drA#E
zQ8mZrp1RR?RLh{T=QgPgUCjB}GwCfI-C6prXUz>78g;9@XKGL@`q{6z=fU<CRD13F
zp62<@XvoBzo*xn_+S>HICyY!%-Lo@$s&mO`M^tK0Lo5k}U6XpQA8$nGFS^wu-b6%6
zf@?j7vk7Q&&4nKBKs_3i3VI@{>(E^x_@0;PztD|a!+P#OKhgENr+Uoy{y?{}j`u{H
z)S}+SUOh2mzN1%f9O|(oRimGM_x0R=^$k^D>)iA9+*kCdhC>f<uR_aOY<t8jE78?C
z8+w+hRG@FqTl7q!l%rb@n)al>`iyogGwJDxE<<m~=J&MkFGZai40_^BO3;~4X7==o
zi_v~at4I8^2qigd^pvC*qCe)V^sI>}KnZ+F_mS-%(Vps&Zp+yp(8*~7-Q}!zs7+XJ
z_qd{b6m0M69*TX7{?w;+Cmqd0S8&PQ{VQ_OlrQz&3Jrtqz3<(5wXe~PQ<dHG9%Q4|
zcBS2RL9fv6nFZZ5HoQdBdh@!IC%!<Bm%i$*Cp|;0Z$IfSdi)ffANZ)-J?sfOb5lz9
zv&~tkp3d#=7gHXi%bD@rp41G~`P1d@%B*x0ONi;Fg+4+*1t8roY#yRhY|eI@Xr!Sh
zr=RIQM0|jfdroxQJiL$Y|K!`<5SW6}6OMKpSR|wHi38obvLtljraj$XzTQP!b)345
zZ{0z&SX;Z-9=?rYr8eE-1&QdfJ67FceYeoVLFV15Z*QVrcFVgV<OUisYf<;at=G|e
zoVndjlj70ZFSENh*T<q-Dbu?dN!L)HkSX1pJ+Go)wySmTTzCbwm@~FpqxTY;KQzif
z-dsfOYlawU5f{+TM;yl4_2<z9Tn|GkjY0Rgv@_P1N27BWH8Yl6ibBO=BIBzgK$#6c
z83vm2+xhu7#=JTN9f&SxP!nKuihD7`-VH*nR=sEV%)+CgYB>yZY9w0J`kaxUau%KW
zE|bAJ5`jj=r84Rb!%?AM65~{BC>pcz7Na0FM1Edl83i6^(9gXW7(sJRqfj|u)VG{M
z?Naaz=KUaac32qW?ctN?Sf^7AGrd4`WWGPciyVMTN4*$!cl^;A4Tl&c*W>7h7yB4<
zryWB>&N(w?|L{fMA9i3U^ea==*fADv_eR4eZ)8}F_d=PS77Xzx4>Y*glo1XcMOE&Y
zFj6g!pwEIAFktQ>)ML9LL*s=zYHXy-*mdk6DimljZ08<8TkA9!O!9t|@LYwl<<>rw
za!%T{+sPH}KO*STQrU~@Sn|4Jigu%pQ~SD}gu9^Ed%C*7a%Z%wjMg==b0_MQLh0I;
z;)IrkH*{I<bwsy2*LG3Vcc3kctGZT}Y)8+JE$gz3*oLleD(D(mYLAZ1f7|6j--43k
zv%BQJEVLxxY1bY{TlBqMdKXE$2`w?W-!(PQ1|{)tca0vmMrFUQcO~g<M6F(2>0;Kd
zN24#C>*|YIhf+P!uJqMb=+^a-U6UA==qH_!uEj|f=#KutuHhYP(2j3@U1vq+==DsG
zuIDe!P)BgE>*mo_sP3V?UCT60(ZMx4yCOfWK<QJrb)5}fj<&KkbuF2*4DG8}*A-i9
zf@(Zk-Ia+fLDwNGx`LN2M)3z0clA;hqTkHtb?IL=Mwe>pcS$W4pean9u7r+xs9}X>
zSJMq6^vy%{u14#*s4FtA>paU4RXZr|?7CxseqYV+6x!*dkEU`vOE|O9OTElatK?ZI
zTGi3%XRnK1$Y|-@!kvLW0HjW0vJP5#xUO@y{d82ewx)Ah|1{K5r=qhkNeg|<{nV+@
zE={Zb(7B{{3L5_`x3f24GOB;^WvAE1NoavjR_B$@iRg(<4?F$jKPn~$$(@6%)liWj
zp>s`>D%wJf>s%6}g8s_A)cJGCc$9EGy3^$6Sd<wAcUnY@K{XvCI*0XSi2dTzodKm1
zBu?c-XWTI{!f5m9Jf<N+c9$IK<Yo(zn)_~@rmh0y0JOW)XoQap9dPXYl01y0TWsyr
zvl&8srrUHHxA743fwi4&=LQg+pJttV7I6`^SIauXzH$(aYYRJf1hNsM6LUN3CiNlP
zw$JXI{ECI33#WIAb}^C4@l!hQbGi|u_6eQbcm{H<bWG>S$}U7bZL}lzM+b5T9qO1H
z+>Tfr;dE@8(uQ=c@9EHfNkg8@ZtqBPY(*eJQ%7A-GvYxab`)Q1LiWA;*>S{}iX6WE
zts}dPjD&}mcjS4HkW|;=jzAF+p_sq#Al@Y)i?nk(23I#A=Lep5eEC_24E@UNa5(u3
ziFlLR0Ve!J)NdqpoOo1=ygGfWW5UMoh_6d*hg)Mcvefiqhx?gt$oQ#I9aA;FB5V%6
z1D8>WuzrMfByOxgMzT+J_!7$z-Ru4xU8g=H4yV04^d^)c*IW*Fj882=Xr}u+QY}6q
z_F66-ecy|aVy;66$F~sKR%h3dKKc=9%h}kWaq|Nbf6KB%p<CM(wyJ|yl#dwhTiOx2
z_boEU!nh-=I~N(6F{dLA$w5Z>x*dzBy+Njtr*(us&PFzToYWD%?iF%2S+!$H?F*zF
zmbJ%wJx3NC6}CSae2OI647P_~e1hm2vD*h{Wg#!ecDFBjk%{c>ptn!9&OjzrP}?8>
zc!V@&5!welA0l~|f3$PCsYrU@*Y=F)2T1zP&+Y2k_mTXSMeXy_lM$-cyY@b_d&soG
z*X<|E?jnbX&)OgCzJuhy&uBkKOGFkVKWNtvPC(L;yY0utH<2}-H`|Y0y@8NyueIyW
zx{kydUuZ`j$07UGKzpKjEV7D)YxgX<iWt;}wzoQ6LG<4QwQG?tA<Gkvw-5PVL|o2#
zwa50KN6xz+Y9~YIknbD!wKuB9Ad8Hg+b`dULK4P1w6pa9GOgRTUG*`Fq*rff|Fsf9
zwq;wiJAZ%>@lDhAC|f-8CBmfrSal?l>b{^|viB@<&DyZtp(z}>Hcz*GyKflsKy_NX
zkQIWIF*VvfLeC(AT9x**!eGQUSK4M9bqaZKN6=O}AqbfS^V)c^fk>=pUmHpL1Y)$6
z(RL=uAE{hIZ!0o9j$l)$ZH4K6h$F9|?bKplWHG6>t>J|?GOMVnt<Tg8(SKCd_94#$
zF}qmUws!4N#QkJ`TVTOqBysoaHic%f-Qrmrv*aLRr=QVgX?Fm5H|9Z`<(K`)M#h~s
zru{yIP;;ZrrD`t{m2<W2gu@=h=I;46%Wp2oR1|A_zrz_B^ue{UzU@R<4xw%JJDiZA
zl|gMm-*zBcGmf_vI5;4iM4oMhRojr5HutvE+w2iim1`U6%NAr)_O3RbogGq;xV^2c
zbTi@r+qT)+Y(kjc8`^M%*2n_~i#9K-jfk(QX`A@%dc=CBNt=_|I%KJ2ew*{FwaC&=
zgEkctOT@ZnX4|REHHdGnR@>FNtC9QnG};a&n<307m9|!$Rft1?ls@D7N~F+5K$oen
zKsK-C(I3PtLnw3l=p2y=a$y34J{Z0P*~+2OU$7S;GaD)Nna39*;^GFnMe71&_;D>=
z&22t1Hol4;S8IeAoh_qRZk>y`dKA+03JsB@ZTWOpa|498@-;o{sUG5?`;7i-&TOPr
zmQMFi)I~yi?$e1AXCk_Fcj$af2dVpbgI+VJjijYtrMm`9L%_B3^y|%2k+5)#j_uY&
z;G;PDyf2fHJKI9(k!vR*UrdAOQO_qL6J{T$TN|n)N5*;4v#(D;Dtg`N^<z~LTcRud
zS=e}_?$a*%ny#@(#MABcFt;(t@>{m_V^va^4{xArSV>^wF$=oyQxRP0VoE<VYZU&z
z&V;Vet9C6|K+hcE!`hmL^qS+t@Ls`8dKPgIe$uW*U$d15Yu0Me&*pOBtM66lCyn~y
z+38Z6PCOefiWSh#h<f3$NFFUJfCbz5^wG8wdtifI3|gUWH>_zzr!ii2!8!}5v@f$e
z;gy;Mn%jkT_=vEUmcpgO4?3%8iHB+M;LkFeZDk95q_B|oXjL;z$;zkYCsX0TTd!$|
z3I(2uJ)@1BBEerzWY89oi16+G4`}L}3Gi9lyR_7&_3+6RH)%aub#VCXYqT!hPxz+l
z1=?+TE&O=^qm6F=4y(1|Xxgu<VXx{?TFZ=YaP7Mw+EJtmcFs6XyU|_&cV73RoptyE
z$03JkTG^jrrxW{V9@EQU12<=y7p?>zx5a@rqoo*@nA*`W+ah?9;YM2W;{tevh9&Lf
z#E-Dwh$*c<=so<p(}cF@S3ay+zkoJv^;<Zm#E|ypb}p>(N|!cX@CMFGo<^H^=r!zi
zc@nL>@D;3oR+VOE_!1uSm9@HJ&*Anx!qz3Ur*Oxn!PcBjPvFrN>{d>i+=Fk>-P$V4
zfPFRET4OxZ;r9Y+EA`Vucy2eLm0_3$rx1U%K1LqE%fEbWoz;{A*X4e0-Lx(lzV@i7
zb@tsP*!{-4)~7>v;Emu-D{Iefcuny0R(f^<y!mKmt3s>nwKKJ~+y4f9dqYyIpgbO?
zExpxRJU0%u(Ti=hgs;Il6EC*<G+u$NgrIec*=3m6gKs5Wy9i$-hqcaSoQIvho@&+K
zd=6gp!N0ZoUNk)8sdwwjLAi_~>2Rz4P7F4?yuVfJF#>zyTw1S7Aox+hj@Hln@vz|F
zme!}QB4NKB)~$A`XW`CuYg=y~35TJjW~~W%p|G+3veq3MA#lf}g{`?>r{VYFIjz6m
zoq`{-XSJqJ4uVr#wObea1j0E#C%1aN4}dA96Iypo_J?QYj%nq19fSQdMq9Sz`@%mG
zhgx<{^nrI=<g`pY>IG9Hds^^sJm9Dk?JcR}kHQ-cH@BR1I}B^=YHS(z%pLBx`PE`4
zIsh|QRkv8~a)Sl)zqGWb?t=|yd}>+G-3z;^eQ0sC-2-O|b6PZSxxnguFIq0P?}DRS
zAGhR~?}Vq;rM29QafEZr@3kzfcYp)mCA0+1+YVbji)#ruV-M@!zto~zvIU-gJ-P*&
zVh0<=z%929Z-%!-M6?`zW&^_kr(2r&8{uz<Pqb)l-2g9h@ogEou@26#JKA!qWi4!G
zd7!1u#1bZ$>}lzWSOdozI<?#{Gl$)$*|(@oF@ra%ZfaR{&=j^1TD6R(uYk9(&0C_`
z%i!Z}%Ug=pE``&Gi&|brFM-+Lj9L^r^*x{TTC#K&!qvGtExAV*!0t~pTSBtt!O|4<
zmM+d*_`{8HEmPLcfiGVWH}_x$@F|GjjH}d>SCiXZG-Wo7^J6vV?bC%*-8-8-Q)a+a
z=ho(uw(0P)t>os0#oBPfy87mnQ(Ev;)9=l*@-*Re<H~0F+gD*nz0&68){|g$t%Bx?
z=!tN%>f2`RN;SAb^r~4~V**?;@T9qFmkLbne$>3`<~UfjHKlnMVGO*DaJzYqt_-?g
zeZ4u;T>?!kyVBf}B7&~HKi6E-B7_!Xqs>8c1yFrvWb<b)K6ED~r1|@!A?VDllg-!K
zd63tYW6hHJ1JLm(&*lZb{ZMqId$Tm14dn&9HpjL1LZV~4nt#n>LGDMlH&=P}K(+g9
zo5Ru=(1D#Bn(JFSp^+^X%?$kx=+y?(=4|&i2*28-dFfpmbY$6r=EH;*Xx{?E=1tR@
zAzyvnX7Vm7bb0!;=7m?u(C0~$nio|zLOLp{&CO$p5G<B9*;_Y2f+0bZFRl)XW%HUW
z^L|2>jJ~EKb}htjWi*W}{tnfW=uHgoYUtxHYSWdJuTar9LKB@(2{nHH(bPAk0-8|t
zwdv)ya%gA%=O!ai20hI#YTEI>1k!){u4!R^F_ih}P1E~DMbMU%=S||H1&}Z?vx%Sh
z0ji8oZBoopczQXhX~MXCC_Uy@lc7}}l!L@Jb)U+C$Y(D$`DeU_bV8z<lF6^2fRj*D
z%#@c<-LdedId;#Xy<Wjhr_Vlxn1=$I!k=eBclP@<t!T}J4(&eDlsqj1vT$;1D%$!8
zTC{C<Q$l1Kw9?kG$?*9DXy?YQO-Gtjpy;(WO}jOdp;~jRrjboa(5jW@O|Bt#pl2q_
zoBYxfp>+!vHJLQrg6Kv@P3hxrLJth|ntrXm4u#CpY0CADgO2EEHaR3*gFLj<n-V@>
zfg&f5Yq~XX3CdCzQ@0sig!)wY)NJST(2lWOY7G(t6-$`Z`_H2whtUq|JTeBc_$}1K
zswk8`NTTjAhoMkz9ktH`4;^IJP`6x*gxpvaRG0S=P+)fnb!tZ#bi4B-^}J>%L~hHY
zzFKz%GNZksUiAxx9yLFq8e9*8OsJ2jz8?djDpCs7qay%9iMOd!ruaiU8m?1AERR7e
z>aI|)dip|3ex9Qqxa<wBuSKckH=dAhO(a#5aumw=7D5${IRcGVouno$IRu@kJVxzx
zISBQC@uUu(b%SEd-KlRL?1MIccBRhyvKN|Ewu`!*wHxA;Y^ToCa)Ek2*;3zF?1F^F
z8>oYaoS^x|7Svv_1M)61r6y%=hdvgXP=#OZp~Zy@sG968(5nJNs$zbMV}UO9z?#jF
z?Bg`*wF5R#&Bsa9FlZx`{ZW-V^}%}R*+&`0tHcT_{3xUxZ?lBDJ`Pgmjkkan6|gBc
zj8{XTpqr9sZwB=jv{7P@n?jL=O_bS}RzNe0h?GN5mO-^eKPkJbOrVtFZxj(@F%<o&
zoN{==A_yxfrkq}A3?-Jnr>xyNA1W=&q2&7*L8|31DBV$WAnz}aDL+yTAVNhN<wTJl
z<XLr(@{uwN8uu-M@`*naDz1*B;HJ-jZhXH)VVF*bpdZnci94r3$S;^e_n!*gu8*Lc
zIyVKXBAljVr%r;jNGB+nA16W~6km!nK@DOx9i_bDs6tTd0ZN&=3bdeY59R9oaZpEx
z6Gd&~7^sk8Pg%ELihse}L@^2$<MaB~QHm~(;v4!`QzoYg@RJ5tP^P`-;}7!}Q)+$;
z;md{dDC-$K{1%Bm<*0;<r;eFPvDE3uUschflrLrD_o{19RBe0l=95(@A~z=9L`zD3
z64Z@frz0S%#dP7lXYt4ecRTQp4Eo577j5`aBL>;8l!gynNGB%|TJSs*DmkjB37@c%
zKsFRp@H<!kAfKK}#v59FC7+$&h@W8nnQU%Bz^mC6k<+)=<BhhzBY$=Oh2OjL4LSYf
z5B&W-&&g)!cf8CklN=FWjmIBJB`fA8P4-D5>%XbQzxTgI#!A27;Zw2X+rK{J-NG)C
zedwilCwvsSqyH2B0D#D|Wkq=8LO5APvk?FBS}-}&;3IzOtpKuc>3cky<U=06E+4Ow
zc7*(STOK~+u^ZW9Uk?7z%iUxT@7MUHd5+|b!LRVs3$~JfKriq*Wj5p)m!9EQe6=EL
zCp^J>{xm0-r#{9%Z(L3`d7gov(z=LjpZ^GdrOSvsqcja~$krn#S3kg459yEzgcSUB
zu_pOT>pgt1%0zNN&t1IV<niRPf!p|S9SP~@XafGe!3gQr_*?iE;{lS!<Qw?4D|$&*
zI`Q~t7F{GggIN3;8yYER!BsqY8-*lUdKsVS(m;}#UBm|-tR>}JoyQ;at|A$2iotsZ
zmXU1jqwpZCkTlZ?!@o!JNso3T_=y)^lj!>)eAxA8B;p|)o}ZLK0-k5_3F!|=t-j%S
zhnIIrJpWMq%y&0Qg(uJ8#U<BB>rMyb#osQFf<lAvGYEjRFCq}Xy%kRyhz!8r>Ioxl
zg^uI-yi=r|h#x*w;!je?eDLb(J|qZu;ooZ?Aw7!nzym`!5*mF3@3mw%Ni*gU{_tu?
z(*Br(_+Xo@q}?%Y_~acnq_Hvk@brCFB>(8W_)T8sq?oAP_;)9lllB5<yhG$75((Xj
z=fxP26!X&Z<Ml{mAqV`eWF1mg<Tm`}EKSmwh^_d$x#}dXP&<6-r*R}g@Miqj8gZlZ
zNgMo862B4k--xg4;5K^uuE%?FS&gF}R`>~$&c+>wEb)~SX^p$~ufac@Nokz0+Z>;;
zprJ9`aTWgIs@lf8TUX*Mt*aW(*eu7ZI+Zm_*Dl3-94u_KHCuxJbu7Pe{nADFBVn%_
zd*&PC$3{PEbkd)XFOAP=^qp>mPrCo0(QMKj{MF}o8{dvIz~BCGv$0P&8(&a)t&zgj
z#R~}+8j<c9_&pt<k<c<7|9Jr4*xoP=?>r{FG4tD0JWn&Y(XeC+KF2Vi(edph{FUWC
zjVqo_#KRkoG*&!N!(VcAYt+7_iht?8yK%<F@%Y{V$HrRxSo~Jp*2WE|WVm;iY#NVx
zNpN;|tr{&|MYx_U^Tu*}A@1qB<&6`pMsU%UiyEaS!?=h>qsEu|gSZ%mUgOj$1Gr~=
zoyH|n4vsZpY9pW1hqKq6*oddGa32?sZ_NGKgLANw5FeH>a9oEG;?~!lxIFg(;)B$7
z-1Wd-;)^&s?gHFJJdL#C?!?lFJ%P=*(gzfxt~(W{^16X2+D69tl-3e&uW7_J)m0HY
z=MiwHI?9Ml&3fGI;X-1D=qHXo;T=)CrxsT_>kV-&p$1pD^f^(x^c(Ki#!RAOPNK{?
zmDqi!0_WhJL~M^P$Gr%<MN9}P!!5ZOOBA}5;7XG&5_N2gaiK4wh+Rtyan_$8Vvx>9
zoN-+^@u}n;&bTv}n9O*K+cXkDwEdZj3)k=^roMlJD>pn!e3O=qTVZy9h`aO>_h#!J
z;&AYDoXbHc;u5!~IJF>q;xy|l92IOLzFv@tt4df$9Iug%`}t%waWXdzH&D2OSVMe(
zTls4-aZ_Om?tJGwV&KDjIKDuixZ}cIT+Ec2MB0hlxFz$oh)bOla7;@L;!^XQxGzpB
zMEL_huE0x5*eQ&~RYwR2!Od53!&i9(`;yDJ^$+_9b&oFMlJgk^o%82$GivCB$;V@G
z&*@Y`!S*QJAwGd%XoBI4C;uc^Y9P3Y^S=>Pd-1r5R^@~%HIcXl&c%fC7ZJFFe(wo+
z*TQg5p&Wwy$q=0O%@>5Xj;C=+PaYF0Oitm}eo7<6s-ML12=@r;-2u3-y$OW%6~}QO
z#>ErnXZYdDXJ00iMET&Dt6~V#J-l!x4hX?ug9q+{=UGCN?h%~m>=}Z~kUK6eK9GR_
zbpW?6%a3sA<$m0lPacH+ORl(f;z7a&-#s`QdoN+5jSG&ix{EM0YZuOB&US+Lpd&8Q
z(w1<p)&WO%-at6=WE;-c--5u3+KL+&WlAtTWQQwCG9f7Dqu$I}K%h*r!9`aa5^Op*
z;9@&;35SZ-;c~^(2+I=J;s$3-Cgh&9z`2-CAoSa<##K6uA+*mn!@2v6HeBPb#7#hk
z8d#OfaX)W!8l?A^;__biG<*$Rg3JBZ-mt@A5w5nQxd9j&<Hk!H8&2}(;aq3cHB70R
ziz_v+X*iZ*h}*uaq9OFOK91#I(qOq|HtuQ6$A&jEb#c)T@)~GN9o*RuuNuA-Y2z+5
zJZbQ{u7%6tJZi}C*2IlWyx;I)^<><kg?AbvR5fs<%{LmDjcT|vN3J$#KUKvU<IXn>
z;Kt*I60nAgJI3N@uW=1^vt^Ntn$U)NrZ`f)C#d1d$I-}bD*g@p%Yw)>BkzXU2l<iH
ztq(Ww77ayay6<m@9v+BvIqT9;QQjY^o3Nvy^d>uU^!1j85YOI7!FTHh%5r9;HfwDI
zU&x4bP&04%R@oVO&v<#m-h}qZ33iJbZhF!quX`Fb$mhRAu1575%tx9c2a|Og5<XKR
ze}2$xcpgWJtZGzmz#Sw;QisMhi03y%PMj{Ow_yK@+-EjYzwrH!$O4yv`kJWkksE`1
z>lZs#M>fTF)vufWHS+cgTK(AOipaofN<GLdk37O`sDB$&7I{MbM}69wlE{R`U+XuC
ziz3O}KG)wVFNj=syr@3o>W9d87v9w$-}5fg<?)+(#av{Sis$uHTXQ0botgE+8LuNh
ztEAQ6IPog7#`s=+`^p!Q+^q@qtih*|X2;^{pMA)RjK6TH-Vn`<RLhF4cd$*5yk7~|
zo2WjF+|?aXU;6byq`vx@dd=9BNEMU7`e`orA~hWS>T9Omja+upqkaP+G4e$0!FumI
zw<7-^itfap=|2wOxDJ&>LUJall<uSuDLG1qRE}bH-}haLbWn*@I>?cfY_rQYGn?5k
z8^-1+B_t&2PAQ7|{rU^O-^b(oczhr4$NTa5JYV&^BON<quQPp(2Rhmut}*prLOUFK
z{vW)pcXv4CUttDs-O*u)zr<V{?cL$$lFHn8a$`q)-+AVtduuwp3sRWr)$Sej@yX1=
zmo6RioX;?$XV`bl>N&+6akuWM$YnBbg)ZoDiKR0E=s6ub?5NB=873VIpOBa#f?w_T
zZV;Hzj_>U~hj7fo@lWlY<{0L<{b+kiBa(^sA8H@I2xm?L``Z8Rf-)apc-G!F1!59Q
z+uLJg3Cv@9efw={JTv-pL;IBtCzx~_b-UMS3{$vW-hS(06mwp@q`eGqlzAqF-+ppQ
zB-5gV)jrjBh$(L>Zr_%EfO+v#e!It>a3<E~ZoA=k7?a?0qkWwugn12cwS5<E53~7v
zYWw^ZyP58+v+Y-Vb~1BYPqo+G^k=U7Mr{}F^JDhd6WWiN_%KU%qS^&gZ{~Fvq+N~k
zV%|=VZ@;vBGqX|{-ER7P1M^4M;dZ~wb<88v;q5DfJehj;kaq144<;x)u-&z6CDVrN
z+y3t!`ruu!_AzTWrlDqiJ3+gY`E1yuz37xPb85lz_RH%WnSooK+dcZ1Fz?6NwI|(J
z%yhb7)qZ7<4YPtXzx}|t6%*SryS?GDB{T5XpSJOs1<Z}hC);}G&1VLLe``BcHJ6E`
zd~9n$n=%FWM%ua@W-)E*2iop7nJ{m^?`g9<^@p+5wyVv5^%Ucae_NZ|vq?r1yt%D9
z^(RAhP19z%b)3;rS<_}WIL4ScAZvS?^@VYGzPN3Fz$b>>i`T|{_nr|1C~Z4&ca$-b
z_Mq+io)HE|nAaBk<u&8Vi`#Ac^9LDev#+<!+xv=9v?0Ci%(p(qv)GGmrG-6=br+J`
zuI%e(6!K2Cxqa_qtba~vBNaYjyqJk^W9;o<JY0`#+cIWkT#W^{mE^TDvM$868H4qV
za(+~s@M9z6Yj;Fj*c~n7kZE|^?VTD%<EG%Y+&8rhQ2fresB0?5;>$j5I&URoM7*W#
zORt>qynkI=+XWe8*xaKH;VETU`M9-7+Qf|GFsC*dqnx3-zPOFzEMV+WE^K>U%VoSC
zHEXj#au^ToX19GXXE9Rt{4t&vmM{`Y6Gr2)hm4yAW5$k&B8IN{gE2F|kl{G-#`q^N
zpK*2NfN|AOF2nI?kI^*kE<>C0)R?#WHY1B~G`?-V$zb+28Q<fsGtSJ{82=dr_kC)N
zON3V$uMje0VB{4>;BAp{=~x;=QO`9>ZeC<WjXgHb@H)@1aC=~!-FcQV6p?3CQIZ(X
zl5ZO~Tc2i(^0JJ_%TF@w`>q&$4l@|=1s9FRPgF+xj%1^ACYf;pd(yaUEs-%Jk7Dd;
z#4)tZIO9PChQa=YFfwML7#vTqF}euOXgU#R{OAv5%()t6+|dnUfE5wOUGxOTi}(AC
zQ&#Z|vU9MJ$UV+jb#SLKCoG2XE6K-rYVa82J%5XFQPL5{ul{vL(2~Q9)r&lgi1LFB
zT9BL3egA&OORAIc?(4k_M9E@fT~a7x!Lx<NM|Q!Cwt4f70fOBOvEOWCW>_FYjQeA_
z)$h;fD4Z}HVfrzw+Q$rymOc#ZtdEB8CEko-?-9due=kN7YQRA0+{Ez8>oI818yNEp
zPYtbq*D`*av>7sPuVF0M+H9D$)`Q`X)EG9aS1{7=)fkpUEob~}l^MjNu8eat#D+P^
zE{wI_Ji{VuC&n16)X-UC&v>5yz;M9Vj?veaXE@Vh!!R+uV}Jq|F@k)r8)l4IGK%r(
zhM0>B7|V(;8en$w8Op9?!)n%C#wqhthKIhUjHA1#hNsOl83*WigDTF10p%bKpbyjZ
z+<ve@cIG$zqiwuFw_uVE3Xe8q=Kr9Nojq*$=T8(@gd27#zS7C>gAMD#KhuG3fd=FA
z4|H6NufY@fj(#`O%iupgLLaDKZ!o<uOyBp*!;oe*L~q-)+@LIYMQ0+N4P4Kc^c{tE
zhNG1|bl0a=2H~D=y4wPCLxZu4zGsiA;bz<u`h~>5t&2z6>4W8yt%oT_I&kz`YtVEH
zeQMdK)(@AO>9W|jtp}|e={K(rw!-rp=vNziTeq&Nr#~`z)~XPw={-K}t-pL~=$py<
z*3Y#H`eSxOYkqhY-EUCUI-^rc|Kuodb%~SE)kh_*Uk1zR<r)0e(-;B0wt>~E{K}<&
z`BU5~J;|X5`V_Px|CZ9Z<h!lL)DpUH*^SoE<`3zwUtew2-YB9AmZr5vEh(hu#-_C9
z<>%3hZzi_pxaHEDTWGBZAK#%bnoDf0^1MYqxf|Wu$G<`Ua~j%OwIz%GPzq>0AkCm7
zzs9uQ@lB_PuRGG3Q+<hk5P6_AGBA}+EDmk0t36K__U&qYw<m?Z$YDoob3+pS#xd_!
zNZ4umrt2G9g^efapY&^5EB7(zEpu12(wnLD<~>VW--VOuZ_e7c+Up7Q<<-`$Q{gyz
z^2CDH+-5X=a_ijI5BrexZ1RlOiAEUxApduZA`C)b^?tm?TMMMSuKv=33<l7B;O|-@
z>rVXt9<N)z1;)~K{V!Yo*&_ii-7WEcN9j*abhfOlJWNl|X>EDrb%+k^(zWyo_S2(m
z>ss_{_tDWus#_?fq4dJ*(w4U6!SpeMuw|rRHyv(K)*`VFq)+ZIY4OYUr*qTqw=gaI
z=*dmFEx1eD>EwC0TI^?d(=UWwYe`DnLa#`>+>-lkBYm#+d<zb@o_^9asb%7|C*3TB
z*|Gz$nl8UcZrS#9CH<-f+w%5+JN@)*M9WdlGI~ZZsD-{`DZTpQiIxbF6MaF$v6fe>
z9q4CFBU(J~+tC+<?rT}Q*p^<Mwx{KF`Xc&OT|mn*lZEut^L$#8=nLrS`?j<I-kH(m
z>FZj?6Xw#*T2{4$bk3%qvT$oT7&enWFT$zCLh+X-yS}*P;)ZG3rH+Ly;s?KIOxyV_
z_iQI<Y0<M=d@qgDq&a`|*C)qlracq-LhKhB-Q}Ae-uIDa3i_xYI`p1aQ9Pn|RKKOA
z4iD((ZGJ;ztnStG9}LmbuwD8E)&sOkew*Iy{7c%rv1a|}uRXL=-VJ&>xSKZrlu9pZ
z>!K;DtMshEC$vlxi9U+oPCFaS*DIWjv>TUM`se8_G)+sfo;T4%Te7G??}yOQ(xdL`
zQ#v&?mwPw#NxSN3?JuwDxA0W768ALyeFr7&9x6qzNtM$CyhQzjua&gdV>JCXKn2au
zhp7MO&Ipsx`YT>ST39_)A6m$x{h61bSIjG;bsdV;zooEfhFeGUt-U3*H!lw8v7rxX
zu5Mv^wV;T03b|X~YF|kE#@nIKK9@(!{O+w^^e%_CZ^tHm=#e|L73V$mTjkj_x26^P
z7j8FbJFQ&xK3A^MPRBUt4}Q5y>n^m>JI7q1#lEr77c0|f6YJ;cU%6kT$>=ln&#s)K
z<tnF|Q$Huu?wS5<{&4IJO?mKZv$^~f&E(Ge=E0>*8tmn8Gx-9I_IA~)X4wdtmPvfk
zEZa|{9hE(4CJAsfzZu5nerpUZD7>k89s^0kX4f~reGa2ZdX>#7J0P^Bt7OgX1wa~`
zC~AK3H=Y(%#cj?5pP((DRoZM@A49V`_@Fs-MHFr6-Mr>asYhss25vWZ3`fxJuf5*9
zF7zPHijm$N_&A*QP<^p^{+zwEX!EnpneY(W+UQfwjhZ0ZvIo@WYWH2V?H};XsPh3d
z!gf@1%PT*c?mVP<bf*t(mm$7cneR>OafoT&|7#2FE<CdNddwyot$cs;HOYD!Wjdre
zc+pzg&3(I?#rV~<j@y3CFPc`;whnG>u3G6%lWy49eE8fl+KJO^nu~f}Xv-Sio7vl)
zXmb`XZARa;r&&Vmn+HEErfnBkH`|8U(9TUQX#P`VMf<RCZgbHu3)-o>Gn)UILmtDw
zn=E<rXg{|6XzDhdLmNr?(gaADMVmCdYq}>jp{;irZpyO!Lp_J>Z}La{rv9wzZYowz
zP_yPeX;Rz%pze(^G~LC1qb`5k*tDwd3w7yuT@%6n6V*Rh*+d|`rzU1sHm%aUrS=S#
zH{Er3Lj`Q%Hq{b_s3zwhH$AL>MQvy=YT9Z4l3M1L*K`BdLlu*6Hx;O#Q+sQ(n!vVQ
zR1fR)rkBW0>Mh8{CL2W?b-6gXX@;eN+A-@?6APrLJ~~Eink#Ok-Yvm5xteOJ+#krM
z&(ZbN!7xbENtT-GmmA+yHL0XZ-bFWw!xhxS{*g_HJQ>yE+Ww~Y_Z8F+{UJ@`JH*tF
zn|C#}UlmfVF8VbgdwA4iU0a(Zo@G?|>Wxi`Q!HxG=`~G>jV06%t?o@@b`PntWlNiu
z!;7dTRQo1#aRIeLYu&^%$)mn;uxOflD2M8cpWEb=cbm#r&uDrxa+4ZjJJpEYdY$?Q
z`J<7Ql1c4Wd}%CfNvC!#eBXG`{xWqOI^0+RO{H#=^*27{pQq+7c+tq8JWF)}KWW?*
zoJ7@B7#h>BB~mlzH#KHHXHriB>l^nir&CiU%ElTjg(@+VHGYr~sdIp$#*S$m^^}C$
zNDjqNE$5duHeEwfwZI3BFS=mVqKdr6M@u2peDgbv|GX(V_<AFl7f=0Fncf)v{Wuk1
znc6sOM+|ikcD509?ilro;#A`$T_p90HLVe75kU<=6B<7sIY8a7Mm756?4zDu0&Vo`
z3#A$efW{wg!PFpaOd|%do7(Mir11`CCpDXXpz+M79aKVVXrt2>Un+j(?nVlI8#Oa&
zN8<&V7q#uFcjLj|o2cF!HZ>XpHc*vmo{jTU)>4uED;odSuBLAFac$(zT19og;m~Lu
z;!gE`XVbVPZ5b84$Fgz0&V{PVpVyc-*NN)$V`k%Um_7AL#I)}1rNz{n?4P<4oi&v@
zYfR@j*NVyje9-L;wV>u#zR_(;olhNJG@xs%pG!TA>(Q;5X-a*meX8@{HIsVHtxY#K
z`7Z^0rdgMvn4-iy)99KeCMl#XDxKQ<C#5X2N=Kr6r<je3b=~~0lq<n}-S2mwDC>$?
zx~^3p{#R0pbr{Gfr6;C9S6T3eG9tdKt9d>|S!{Jvmt-?QLE<uWKMua6^fadFR$uO+
zP*$GP+0;F!tUZ5PSNZ!XWnMpBXY1WbndeW^ttGTkJaaL+-;Y}<#2+x-h5lyBv!g(r
zc1a@zT7Fzt8__^nwD6dYeyNT!h&!Yks!>t8n)mAF|EQ*XT)jv4Zk?RsaVbD|0a{79
zIJ{lgl`Eml4&I_0FqTtFi`VJ?S!4Ja9=eq~xRhv+n=YQjra)9qx`QQ;DL0qe>3()U
zq`XeD(#2Umpq%KNuVV%kQpWsEbq5)F6n_3+Z67;_k~uZ0UD<b=k`@15>tU5msi^*>
z9SXWmnRXu4#?Uh<=%gWSYH2!UqOVVj>%K%O+xc8;VV+7!x!<8h`k$wqGHKN&;?GiU
zgLT@l!ZVa7b+y`7!zs%471dgczYK~pRjM`JNTVP}gj!hwnc}stOzVD)KyfcC(e71Z
zDcdcIv>qQ&6aw*{R^^DGG`8Q;TJ3{ULbqmVotPlX$ek<N{zm{x+2jQ+pyLE3J3d)^
z>u(I@zUrhlbzKz2u$-#hc>D-uSsGrOof<*8Gm6v-%MVaC9fWAp`u0&i3gfkQW?__8
z+ZZiqYcQq#WTX}f+)bJ6-LGAizLOHXJ5+l|vV$Tn*`;lG=|c&fze6jSw~aDI@YY6d
z@uGBfZq)MQHc_7Vcxp8l*Hgv|R%o+%o)o`Xu3G0V4@xo0K@0q|g0j(Iqm5g&oYL=Q
zsa<r)l_JWWr%j<dQ#gNTYT5Y?lm_^8Lq@$FWp>NYhSl$ED99~i4aruED4+fZ*D|+R
zQgZ&jX^4q8ryvmn4c+JFQI5CvG}x7zQixl-8Wyz7q_Fea8mhniCC{CuZ&<l_ntTP*
z(D2Wh+t8tESPA$^p7517RHu9=4?mDJEO_*l{L@U(V5j>;UPoa!ycm5?PJ8jNA!flS
zdDfo7hO7;5$R%Yt4Jn6*$Qaw~22aW>^0B1MhOF#9GWgA<2A<>vIXmKfL+aCK<Wbp~
zh9y6qkfF<&4G_ByvPlNH0lCdct{cZTtcq?Svw?_)`}8KVxCzwIaZ5`c^onaxiR;N*
z3!@s~9cpsfyu%F*UzFrfYIsAxrGjkwGPps!PDUQx8`!Wryn_5y?Ave|DI&YLZf!`v
zC?Mn0H#CGi;F1T%S2xI&Y;q#ly<xQbF?oBdOT+&QF0zBKeFJ^b1F~z0bwkIxLh`;v
z77e3edE~oEa~rB4Ipq28W;6sR-6j`DPid~)y-5bt|Il12&msqG`l<=kXOM#m-fKj!
zuaL3x-)LS=r;%mMR~n7oMY8Ac3k`hZIdbihry5mQGWm?!sObcrCdX}P);wUIBm?s`
znl)K;@}>DI4el|8{N!Yn2BjpDLr27#rB86=-YC8%>m8bWSHsd&nIOpwuZNlfI~X~!
zxIp8-4orTyC`WT^cLMoK%1upabQ~G-B|}5Q#*!z2mo&f5Mv*1PbDABuj*xE!p3!V$
zMUZm@49$DR0dk!yS#!d;k8E`vtGPHBO1@x%&>+Y6ke$dN%|B!C*}w@+yyH%?>`0V`
zux<yrranUBx6_9_x;0#*j_@Y?J`UE*0B<4lmIP{klQ)vXuJ~$%=hu-<e|u?Mv)7Q{
z;x=gZK3qlq@^ZCit=OIH66vmKtXoDV*1Kqyb-0k<c-w2X3^<a{v#d3LJ})5$Iaz2f
z{;?&mzBX6Wu)vz^HDjhm?YNK(p-t7(S1%w}j{K;9?QKTh9QU=}a?c!co8f)^Si~&y
zt)Msc*W*pdNzzyKqo`@pRnMOKDcUbmP2tn}rj(x~JDaxp!x`U6*_WE@Z{Gb%+BT)B
zzgGN-G)+>~hw$E$-VImPS5&?wO`VX`57Z8mwzl!>wfaHQ^$>PF;%Pt0TJf-6{j!%N
z+f-QpbflY<`Z%Zl(U&d~!#TTt{bVO8^JZo}c}6>_Y2M{}qM3o@dG>t$>P32zaQsYt
zo_!-J9>=V2bZsE5A0pQaSJjbLoWRu|U9TeTYDd%yy{bv)_JZqmzEz~Rs<`^xKq-l~
zJ-U8nh?ulWaJU{DE+kE@+Fy^4;E^T^L+V!_<B*(|?5e*XTS|gt`PCcaACZi6z3b(m
z2PAOH#(EH}kmNAAre2NABmE?=sPDn#kS5<PtuM#lCM}0K)bA$UB$4`T>aS9=NUx(U
z>#x%?NJ(w;>JKxnko?1E)i*QKNXs<Sb^m-x&z%!>pH8KaPRPdUauSnBf-N8GrV|rM
zp1hGd=hIA*-ea)tM<R`Mqqw&&J&{aGc6nCUeTqQJ%4x3~I*BFeY+C9{nJChVEN$H?
z2AotnzqSrUgOCoVDe9sqK$7cBY29p6Jjpg$Sck_SCvEt}sk@1ZCJ`7Vb!6mG(vz|K
zb>^_cBoOgl9SC%gWc}e*9Wg$fG>Xcq^NkH7jSOF@t2r7>nh(8LH+^U~>Da5}x`}-|
zN%eqJb-dsmq}U#6olBq($>unrF3i`PG~R`(Tko}nG<6JG*Sc;aX-y}fZuP2lq%)DR
zbvs?xkj9Ni>MZS7k!~M4Sa;9Lopho#tnSskWu(vpL3INrE~FT}e_g?Z11T$fd!6kU
zJJN@y&2^z8HYC!%b#+@_T9F+8pK@P3u^_$M>sIHlpHCWSbgDaEJC`)Q*RF1J<!sWf
zCaXFPcLs^Q&%DmM_z%&i*|g5-?r-A9aFe>1S0{)~`d_txlyPG7f$`eAv@znh|F;=e
zQJ;ysBi_~Si2p#8{=fYzi5MkD9_g=b4thhhe$riA<~>B5jCxWVy80Dy?sG$JzGENJ
z|3p(Qf58jl-QN1z#6Mj`dtgoNj4z!;)qt!vc%Y4#2@}`u?r0^R8{yUds%s|ZV_3C#
zv5xriV{vW%Lk%&6Tu}SZ7Jc&lZms8q8sg=XH*3==3L<nWqxKP4Muewas!cpxLCl<e
zzScZYMC`qMrZ#51fOy1$SqpUH5<lG_*SeXpi9$PEZQ+j+Vs0Ly_SsM|k-ZFDt8cqc
z>@SI{J*CVi2CR*)9b)Ga)xyKI^X}XsVz=$D9X*##^sf%7y@<a~^a|Ql+Y_5fJksb_
z`*BY?@$Mn-TKR@c#92=_)&@CTB;JnmtWBGBju<hxqW0p)B;rQ2YwgZwiNtMR9BRdC
zCK1N8t$od=5oLcYYmGO_#I0#&wT#mQVwc72+UHO#@&4^U>L2@2#4MLdwZRKcd|dKP
z4RL}Hht_{mi)I3ed!=vH)uVC5Cp(AK=i6e5X}Ui3tjZ`N@bGi>u7V>(P<Myg=RySW
z5~NlA9(91&^<JkwacCcLKfO+U!7G$F@~2vjw%<c6yIiR@n+_!2wic=31OCLv`CN5U
zgD<gvRjE3Hy^XlD{DJyqh8MA6N50yFw24U7-cheRx}LZ<@`n1Ow<j^U_o^CY??FT&
z)6_-3+==C5De9ZO%ZTpDr`5Y_T!;!YhMIHVk$CzxNo`D7LWH<s)k3f>k;H?m4+JeD
zKK2EvA1=2f&eEPxOJ|xBFCB?erw+~~Zt0IuFRYtQG{uFhqaMs4{+S3?N2mNDEK3Vi
z|8r$gHh${#fC<9$qOIy0r*Q&t!$vi4@+)CO^%`~Tvrh!u@D*y6<UPUd`BL@3jkkno
zgoC<<Fia4Aw^7IJA0%wMV5#PM^b-aanW?L1^%BHIv(%USpA&c+|ER1KPYH&a3Dwa%
z9fT!^zNwCojfBg6A5|6yS_sSVZ&epoH4*x!22~X%T7ovCPgVS)j_}m^xoW>eMKI@e
zsDzo-1av^FsvS{9_|&RX@dBlUyo5Sch`pFV`dqEb{URXXQYuxfMlRv{B9V$(#3u9>
zb5*~Xj|mZ5OH~084+-xY9;kM#Dk5-W@>Szg`GmWpcU0KUTmt*_4OIdA4q?b5L-oHN
zL<lZQQ*Dj9PB3gar^@xrB%EzHt*ZKag%BIdP~CZwMmYYSq}s^7Ksc9-Rb5C*A#^N4
zsInuI2;n6l6>w!D;hj&MYGi^z5Vb_9*0xXy#h}9~&-)~T{Cl|S4H-}PbvZ-@2*wb=
zF1u9M?U018<$kLFkrx6h)LZ2#2N5p!Y*gL23Ls>WJXMnT69kp%N>%py7=m4%t7^la
zql7z~990($hY0~%Th-mdg9MBCg(?IgoM1X;ruq^PMp$uqwraaYFafvpZ;fy7E<&$l
zvSxx4K%njaUPC$MN7y>}sfHc4o#1?Gv?g!yR>FF#*ERo4VR-4w8i{Z{LA$fNrYFgh
z5Yg3HQxon%F!}$>#V=Vw=r(PtsT^8H=qaeLF$i1;rrT<29-MY0#292Xo5Ge5+7aTK
z)7G{G+FxGH`93Q`U=FJ$gk?e4viV_617$wpP;)_zNx)pf4QNiy#GKiLKT|hrxNRnc
zn|Cs6obOHJBQ{;G*$e%J_ijF4vuWK=d=M<D=E?VO_>+H_HQvfE_-8qknj@(n@d;k|
znzaYt;Vlfv8nx{Rei#L*S=2j(e=`eE<NELwe&PL?no)Eg9^`kVhPdek{>9S+HRV6L
z@Mp+jHG=9+e3(U04d#3seh1sXW+1E;9}}{@#@3=4pEt0%W_E`bZ<f5SMtG+lf8Wug
z#y(Ds2UNP%_`53c!N;6yT!yOf$G+Ot$RA7b8P^uo*kZ)^k82mytXVI_Gn?kr{Qk_v
zdm?Alq>I>iQ`0HsQ`%#^*~1^o-fa)@-n+jl?@!#vU+sUdbd~4-|C~3<xYN0Kq4R+9
znExI8Sw)Z1Z2Bht<cTh2qB0AgJK3gWC1v1;a`ejVfGhZDAFa}NIu$?mOsy=aK98?t
zDwNfy&*C2~kt%ci&fpc5LgnVkllWgTWy-WlIvz4nqP$C|;J@V*DdAp3JkK{z`Q-~1
zf8)h%<#s*_UvT=m(hm#AcQ{{F{_~_a)ubw!uM_Z<z!ashC=QRDaa#E}J{G_0Azc}3
zAB7JJAt|+;k$C(FMmcuv5We;bT=`<(eth6MkTQApUi`4(gtEUT7+*n-Qcj=Tjpx}O
zRzBOZ6K|{xR}wz>;T_{bl(i+>@z?$YD%%sb;@1`XDGQfu#*c+~D?QrQ;|E7KDhZc8
z@xL=Ym84xB_<$`dm76Bq@vJUaC0DQvA8^`H`5NJZ|LwY1`NG8!Kd4!#%y?plA4AVq
z{!X{SuUlxUT(#Q@pC$QQz3}G(ywiza)e^25zWwj_>cx;bcwx!s>a9y=;j8w)t6tdh
z7x(__>*~^!DO~9PD8|&*Nt}M?i)xF}aonllC)K_AW4OZ^#%ko@&$vjh=4!#L54h7W
zG}RL6|B~W4RW%(wj61kSUj5x^5cj=JQoYge5~n#SsP;(d!PP9|RQGOvjvHuvRDEdZ
z32p=Ve)XAK?YI($d)25A11_ZQR<+fSX52z-RyE_X4mZ;_y*ejagL740tY*%s#laD0
zt8Ju8T-U<HY8+gSBUaI>&)Zhwyr9JDsCqGOnFXf$HCc$;UJ0w-yo`rqf`QdL3~bz>
z`HAWoXCC7i(qq-BYaZgZf+MQ6UH5TL3&N}GFXZFaRR&ilZ_33XA%WFDdT--eEc~iH
zuiV7NRc)>QXNlXuH&*LkUB&&d@~qyLaTzyLxuP1lJr(DJcC8K>Jcr9!>{$IaBN^vb
zXIs5@`)S-$!oq6!023#6nqM7wm4=fy&aQs8m5lp9|EpO05|0aW|D_1Hgu%76eOH)o
zLgLOOe^%Um4#h>Sd#8An0>Z_<c&&J|8h}f^+^=A_9mn-;d!g_=8I4OAexg9S9>vYS
zWmG`45xD-KW`!gE0IvV5Mv-N+4>#|DN>N)Cf{Q;aSCj*Ta4-H!6adpe+<AdOq2uhp
z9RqR{pCf#5hZmM8I=^qlF;({!^xVxj9r2#xNx%kN(6ZZ#F9V*qk+v*FbE*eUdM;f7
zTC)Nt+>)x0v@FAQ4xLqKi7q&|+lh+X){eN`P`bjc!Vc#@K~!L3Y;a~AjDkG55cj`7
zsqoHQfOE41DWv{pIK29VV!Y23H$;h2d`+H-yRh=Gg5&xZd+2$%!cF}fyXR_%A__Et
zh3?#?2s0VS^1k{he%$|xbt~~!KmtEu)v=ot886>q(-*8&(2_>5N$Qmfd*|2KeA+U_
zY56Pc>(x$*d$E1kn7+jd=8tad_zf$C^{p<fGSpmw+1!a0{x(&l7>rnh&_r<*+k#z;
z_$?or+l0OB^h3V+Q3G~m`xkk@t~%_;wD<Bky*1c=|2OhXrUE-P_DcTGk>A7ak$3VW
z*a~2m{N~<r>=C<m`NAO{*0EJD-<QO}F1V<b?_N@hU9+QB{!{o6OBz$iG2unnA+}VW
zH<XV}0hi0u&*WnFI&kIN7T>}8wLg{@@or*cuRM_JLb9+$yYuDTzN=W9Uw7mY^vl?C
z(G9s^K`QnXHbdU}@EjJu;*y;0myEsIcTOJEo``*N=ZriT$;9qG%#`z|sn`)Siu_zQ
z30q!|lP_9>$39L%%7Ha#Y{Pbl9D5XjwHk|;Z+#2Frg3BB)n|a%Rmdaq8H?ioKWcPP
zKC2`a`?fbsuJMV&&d&*w2em|EqmKs2&jJr&4VFIgQ)A&+a`P7XrqnR(&b0ON$4i2-
z+k;liyV<+2aetP}^*aKv9Jz};vDFv5f@v=wN!W&M^0JXzf7yb~{bC{iow5;on>SDX
zV9`3P0y9fKr+78iV)dV@)mv6#(}yRj=GD1jw><n-RT{YzI|ux!YSw@wcDCzil?!PJ
zc0=D#)%YJ9?1j9SRaY~uu(M8dSM@ttU<LM1s=l(#uxZZ>RkhpaU@zZks)}fsiIqla
zs_q^6i?Lj+s(RG_8<YK{stSjjzy#frRE<r1$G995RBcQBigCB)RQW9Wgo%3csA?kr
z9Y%EPeidW&2*xk!UX@5Zg!#1ib`^K$D@<!wR@J|T!1KH5RXs<$F_y<us}{a|iXl0s
zRLw+nV5WN#t3+Q77-<2$%I&lsa}P+WIyAcx!*Rn_`DSV`!$a_@!Ns+h1CK#f`wEqq
zm#DZZ!YVl?e{FQt5xx|Y_UUldcW*H!uY7;iF{J?0OAD={1amQaeRfwJ(z7tHe($In
zjV!@DQf;f+{rmwY`@-g`*n~n1KWtsqhS&En<K`Y!wdlJTWSd)+&F5^4>22pKciMG~
z@%WOeuM-)VhNae3Nl8~QZ-y3BHO@%Gc(LbJwWprPa0xT3a?Q?SBDYS<mS&#Dxc&Mm
zgIJx!xTwcu@N60;H0`5or5zcQd*H3?Q4SvCU^65ebi`m9y8C2(`3Ouw(R10|rBF-}
zvQuVN1jHCO7-V5?@tCzg8fE^)u^5rEUiNu;6b7DJBLhE-!~`F#lHGJago#)zk)3-O
zj!Em|%Qm=&VMa^XvU|mQFeeF*WE!_!7_aU3WxOJPjHAgt*)dmN%=)HVvZ?}a4E|=8
ztj}o+=6PJYOr5&{LtL3E120*N`JdR9)!y>JEU!wG^)Fh1*?EC3Q(RkyNj*rC#hANb
zCYNAk!b=XA+(Edkah4qh!2`+epS8v$oQ#us|F*<j*b^<g!Z61?v5b`EeVvPme6e4K
z!_CJ0DhZWMy)nTU$-8C$`Vs8`{<4^!N%UW{?K1bMAL!#<n`J!182VN5I@yn~&**HT
zhwP8~J(}XbT&D4Ti%vFkk?j+`MoYVv$TB<!(2kF+Wm(02Xb#yzcG&R+8W}iGX1vjb
zj<lF1voz~OBYUPR%~OnMHhZE{_d}1iKl!b4H@*=q4*gV_IHW-*E*`C<9<N0cUJq5S
zF)Gnn;+K{8gXQSn^WBx5RZ?`+ktdb94Px|fH)G|=hXS<WYg6Uu5-z&6R#WMa!9q{m
zP*u(~DM3d<<dqfF2k5RX6_suy1?Wq&gp~(Q+(W~ka4Nl9@1RK~C6zA&v(crDqRLQF
z7TSDoUL|ft20G8-PG#hs%jnqm*DHU_O+^POuT~yEbq;+zE3NYMyCifz_*`XtTq1hG
z)-#n;dIp+3hglitPeoI@$(1L$L^PU<tBi8Sp)<}RE5BYvp?i)%Di8dIp<`D8D&ZI~
zdd9Dq%AMT+^z+sum0e*c&^-?hR<4&uqs<w6D}z=XMI*!aR4%z0f&RL5XJy&n{piwf
zK9zrPd(l@Ly(+C<1f%l`HdGFT?nXbStf?f61JFTxS5&H9{m|Vmu9b$X+t7vI94hmE
zZb4sbvaMVV-H7JiUsy>stVRE%&#z4OU5zFlFs<DCXa(BV-K4VJ(hdD)@|V=%lnZ*e
zZCv`V9b(P;A{{wkhsK_LFU3i%(O;wANXuOpq91J-kXBqaN2ku|m7e@M7k%?(m-P4X
z+2~ejyVSqV1nr&GA`S4IMl~aK(&-zMsEl28(xl08)ENh*Q~?@8<&0HIt8|}GgL;va
zvEe=HcnMGX?bZltI+-Qi@Oublh<zws1Ac{S-BKuht?flkF36Pv)^($fjATpi+<1!W
zuDvGB`q7Tc%)cTHjWeJK%!^W`su^|W$XV$(cO6Q$K2bV)sUGEKMwb@8SD|FDiBg-0
zYSbAuMj9rPq44=|so&xXRK`h=^dqwz_54_z6!?ONirgG6z3$IJO;|)q&lNsKwZ7Xg
z-E8s@WzdC6AAs+p{yf?(ZLiBi#hv$;s@!u>!@%uQ!o^#tf`Bd3-q+Vr=bhF|%|bF!
zw<kTMKOS8{bv;`yEuNi*3YNM^En(+T{kQC;zV*o{Hq}PDV)<#*{UerALkbh6*=#2D
z>8GOX7R{DI0!XOaU;b3=&%>eiv`togpFp9O3cpvxN5fI8u79q$C<dbdq<0lKs{~Z-
z;o%A!{0Y?2&95p>HASPWt$QkpRvtzD9eY}lb}j<t_@u33UEh8bv_fBT!)Gt*#T{*h
zG&>lTe6qG8@6#^S;S<#rf%^hbhy5!n9zFC$B`+0K=%&3<-6p(>f87|!P-(@X@(n0Q
zZE;2U{I#gRtb&RsP!E)KMovX#wL9u4F}vdU;$^71BiAYvcxP0?wks8V4fd!tju$Ix
zTo$92|4FU@(HEii4xXy0ZLvTVXlWIL?(<QuWyFg5#5t(8EKCKgeI|-egI8!g{vs8}
zK^4PEzmelR<0=|De<BlBL|4Gqd`FI(MOHK<e?iJW@2?o{{D9;>4XtQcJ&J5q?5=<%
z4I`b4{VO!>1IXOV+bf1vzC?x)w^Y=hdVyRTy}km{+J#&du)3mlStl}Xg?q&S)reG?
zFRf5(^~lI?_7y;fMx=F*O+^h>gEXnPtmsp!kuGIs70QK5Br1D$MLf6)IdJ;_fl^d~
zyaM|rc`-|b1Rflh$dB=n&~0BN$4fZK+pg~=vhl~rAM@Two`*a{rjEUmRNlUi4C?KX
z#0=*lH)y*g(yckjy~1`$*M(ci>-SnD(vIuMxv4ryv|A>UN34@biC2&*CzO&dWh(M~
zh)hyxejX{_B$mV+Pexih^Chy!iOBnN*^=&W3}oE5hZ6ZNDl(+MP!g9(L?-BSCCY9r
z@^R%Y$;*`}r1PUJiJA;Us;{R@AW9H2J1JG7nFm1L#-vC_jvhxg#GIBi7e*o7Ll_eL
zXe6?H3t7_UbqI-HhLe0x3P;9RA|?NtL8K|L<jkTyNZGr1$*U8A$c^1G64OUJkWX|+
zB=0_KN3x^`CD*;TA~_{{CF4n(kUh8dNSw9nkUK8!l+3hTgKVbyO4v~=k(Z!bB~}G)
zNb1pz5}(&D$ZLB%CCk=2BA<J$lr)m<kdZ5vNjA%@krTE~k`sR{kp@#cNpP_F|A()w
zB%iL#Mb7<Sb&564LZZ9pNG{l#Ab&T{kPwegAr#e9VyD6h1c(1qd};7IqN!+1ELrsx
zVVC_;`~dS2aWnO;ID$Wl2sk+;uK7BQSb}{i{<w7z;hNAb?q$A2#6&(3XUJb5YJ!d8
z>8UQnF`s7fhQLmQ!@36XvU5hnf@NxPN1YzA(N-Z2ncavuH%}@)6{11RoED1lX=;S%
zYnj+hSB<#w=CSzh+$uy-&jWF5SOuc5Eni%JsT{FSdslo~$3qM&Zi>In;UI+Nnc}sf
zj}e^G%i<NO#fZ*=3*wjcg^0DclEueo<{?Dsr^L5+-9@0!(Zn~Bvk?&|iQ+@mSqK;r
zBi2t|MX(TXvDx;^2<HTlcpmK{LKPJ!ZWN{<ZXApj@B4TLaWf=RoWAB1qCVh&I0H^c
zxNi#+M?4@SL>q#{oxOMj*&{$~Z;wF$m-&cYjv^3e9K6J@Ga-m3>kVRTV*(;%!5Xo6
zW*p+H=?d|`UR2B9rQ%e^QAF3IgV;(Kfw1~+D~=o8k2v*dp%}S*FT#3szSui181Z7r
zR9v6E3(@h?L~PySkC^QKEm}U?7jgLM57D<B-iWTYucB1yW<*BI2hnrRdIY&~MD$@`
z4I)i5D5|wzg=kjyiJ~KxBX%mEi+HI^5rb8oq6UQ{qC#pA6@Ilt$iz(|9}gSEJE2CD
z9lsE9fUgn>ZkQupmdQmK+PR4P><W?R?^%fJr9#n_jV6flk}?q+It8Ek=&|VP-3j>l
z;s>Jj`tR^95AsDf{(ONiD!MDG*!&UhcK@a*4>k%16=sTp?heC^1(!vfrU5v<;DV_0
zcOTrpAX%hb{{rq;a7u&*cEM2vG*Q>}4!E{}D4JbofFCQwh`x<A!>#YbMGxI|@W1y#
zqQ%GR;Vuv2L}3?Ia7=NuXoo}rA9)xl`Z`nzzg2QTgtU>s$)#bU`$0l@GCN3=L*~L2
zWdWiiMJ)JgzK_UYcm!_{dWp=Zi{LlK8$@Pn3*cGOHKL~2TzGZW3Q>64ZMcKdRg@vV
z0e`G^6lJ~2ghMrpMaL}C;fEWoL_NM~aD0ooXgT6MT;4WEwDx8)eEZWGq94jc_;B}B
z`T0=>yzb@Ca-%I3-ZnH={xXmVw;cUg&c|TkXFk0x54??pJANN3|JMo|oqSndItql3
z{OvAJvWbV=&3RgG8xRYpFK8>rBaXpm+vv+LWgUjsJ7~+HvIB7OvfA<)1AF0}9@XVQ
zvk<uZ#>(=P&AZ``wu#Ci#{=L|J9*`%=X~MYLRsZlmNz`?(8KZ@#?A06(S_xweyoT8
zPRK2HckzT5B5##v?O6pUld{UI(aYhqQ|aZLtfg?)`PA~b3P<>YjFj@$7k2QX+o#J-
zOl;ur`;7AO6${~UY;rkwpE*25j4NMBm<xZVM3w_@&VmCPA?0z>zp%xffO7j6zhTpT
zvE@0_KVgeUkCt~Y`=4z8eyF^6&llLUzx&FI5FcRY%tOjoU3m+OTe7R1Q1%*zbl*{a
zvh@|Lc;mM6;Lp7<OaIN~?N;5evc2odmu-0pI~C<ozWHc7j0ss@KAYAGdrWjG&$-nE
zGflED|14>M-A=bDpZl~H7M){RKJZ-$+xyt8JjqrL!$@YAzwna6ly!fFzmAAtyV`#V
zd&zv*c>lQY>~#+8#iuXA*Zjw@FVpXZ3tEd|+bu?f<L?S#eCNUc38*|+^twKw#j3lo
zjsDMt{(G`vz6Uym>p@vCTD(E{>daNxD_oN>D)$oXOp->JQE>qleoZAzZ9fa!dtWXL
z{CFD16jlhU=beN-s}%}=yVGE(&NAWDP7=&>__6R`C(h;P17R=?1>0>_Ak4T1gWYk;
z5#DBjU``vdg`m24SjVnw!jC<%F!|9d!hrE(uujB9;UUXNm~-M;;c}0Iu)CRwLRsKG
z*q#S;p;c@MY*__K=t<fQ+t7p+&bb@_!}lSCCHH+{FTa9?b1J=IXXgNfs|}lBkxsEf
zi{bUKs7*(O6~EWO(nAgjms+oaeL1mD7`}Qr>=G$h=(BSvEFvvX`1YtHY+t^g@C4cp
zMiqGrvy!c0#>P#;v}{XQeE(WuAZtF%>BlOeym}67zQuCkMB7Z*+7&LsiPwLiNjvO?
ziiuy)8Aok|feU^@D=?PAG}mv?{PSkQ>svlU#rI|l<3rv<r$m1R?_x%v4E-;GA7%*Z
z_Ig}!@Jv7S&(s&e@@qZN1$G|<^83%A2R4ofY|A^L%Dsbv&2>g75Yi{G>eNHM&O8^C
z59y#jcRB@&zt=;FLW5w(Y&G;*bCY0&Z8elUtPvR9Wl(<;wIIMt0`+xL2=GBdC~})r
z0E*;7b&=(Q#UK_m7S9!A5*|UFu9OONXNsT;ONs@W^n9pyZGqroP7XA)FGn!v@hzy`
zuWUiM_&T)RE=v%p&VVYt(gjYfm!Um}Qw62n7olqjDS{uvDNyd!(}H<pXP`hfL(n^Y
z61qo67EsOT&=bQr!M{de@hp^J)D;hPUJe!LJke0yt^@(v8xDO0JT7Pr1VhEi#{}Q^
z0ifRtA_RR$k3$j4a6vjC3ToaLBA7%(LI<XH3D%MhLPwqb1+J&|L6-+?7j&HqfnEb_
z5gbn64PBeOUXXb+0Q#$NwIK7JFZ8#{T@X?14c#!XRPcno8Ja!QQQ%y@9_qPbvA{#N
z2Kp_;N-$ot68aHoE=X-~gF2?q5p?TapeMOA1fSa-pk~G?e&e&nQ2p1Rd|2NisM_`$
zzkbjH`eyql{_7DlXkgqZzv+W1v?=*DpZs+OG_|;&-!nc9p=n?6&3;WnZohlVpPU|t
zj99kwxiiKfIIkAIyXhy0d#sKhKkpr6K~fz**8B~`qgcsbVmSz*>16zSRxcsnK8X4K
z)-NEBtOfiL+b+mu9}Zt^*8wR^DB<t6H$dK8EaKmEXoi5w^7y5WTF8QqJN#s)I>`Hp
z8+-@n8pv<gOg__D4%r!YnV;h<g-8e&_@|vkkhnX^e0OI)#JlDcKhuc=+5LvbmpeX&
zq*#*p9EW1amu*;nf_)(*8;IaPwYvvFUk39RF1`aHm&fxL*xZDay@=trSY3lGnSGRh
z*fJd=U4Mvw*E|h!DP|x4!MyX3tLK9G1k+?lZCN1y&x}OKnl3;7kw0{Z#$+4+Umx=3
z+RgkuKk$$n(d+mFU(pcFIS+o&M>u2+Z#f_F77S58ci|rz0zlGdJMbs^jziKm+42$3
zqaYRW3;8)6kr2Bp^ZA)A2O*paQ+|kcAA~$;!dI(8Aee<yyuY&DkURcAc{4=;kniX*
zo{r-SNxl1#7x~Z|vbW(auOM$TWaqab9xr=61nJh#J9l*rq(0&WZ^?y~kjUhxJW8S)
z#G2Q}yH0k2nD**<WRwGBow<%@2V4wE^{eA0M=gR_VU#@1ehY{(SH{cTZ3a;{iFpUM
zn?hbs@_BXZW<Yj$a(Gj2(_qbs65gcUBsk@25l?PD4klIS@d8c0f^UAj!@KnT1NhC-
zo4o9|Z^4AanLJ4EYw()$mwDsHS71BI1>S-BUhuXz$vlMgIrxfwA}^Tz1iWxRoj07<
z25w9u@%CS90ZW8f9xbI2+&T3BCWfK`uUrD*S;5p`PB?&fF{&C2PLAbOhswYQL`Qj*
z+a+Mkn?pRtY9Uze7|xrt=Yn@egz$EmvB2XOcJaa|AA<X3J9ze^_rX&ixA8d7^T7Mv
zxA06F?}81n>v;~9+2GV`t9d_5vcLq5J1^(fRdD+M(VXe?m%!bd9C@qA7r^nz#XM`^
zS+I4X6|erlY4GnS=Dh8GOz@Hgb9p2WDj2b6ChuPx^ljoacijvuxKK2~6@Em3FTMN5
zo#=*uA1?pQouy3xkDYkO?JPe5re_axkp<D<wJoo>HJ6WoZB2W*FQ|vWn|40q$`iuD
zDa;NoU|%SBR(UJ8!7B({^{$co#bqb>;R+4+)m%TYIzh$F{^||3%9V4?dp3h_byjf0
zH0#0pEz7x~yft9&eO&JRJ1fCQFP3s|CcA+jsfxKT5ia00zYDmZ4mp4aw&il`wk-y?
zQf_hMmM#K+;Ae3wO)bDX-=}k*f0zf>c%*TwJ7<HFVduDTxd|Bi;0(8;XbN=oC6hbr
z(gdjAiOQYCeFq_r6S$%yUqH+6qPd%VK7g#A!nhQdw;(SY5clNF*Pttraojy4{UGb>
z(cE@@56EbU<gO4t1F0<za(CS71ie16m%HSo5#*n-hg%t^2kG=XxlVyP&?R#}?w;lK
zpv3*&+)bt`P|?**+<_4}=$C#iH@aC0y1c-Ho5dA@!VfOzW?tiic3pGf9wu=>Xrn#%
zS>$7o*2<Q<+^ZNAePkhbvuz>B>DGL%>3A;4rpuID@boq)(0&H@SH%s`{S#AVPIodv
zUIjnPW-zXRe)o@+l|`k3ek}h~=HPt}v=T8|cEC0Xbea9SEcn|=kn6|(GLsG(=-sBC
zvJ@c+G)n6#Yq*93Iajrp{p-SBm~JU62#0}Of*Q*<t_FcVq}7*QGK~j)($|y~55|C2
zE|Qm>R~-dqMOT!0<VS!u<O|DgoZJsG87wPP9SZ}^U0qsMzG)9=H=(!;y&w=IloXT=
zkNAO({LU#`S-%amCg@g~XW<sm)+<?M-%oA;QQOkXE*$j)y;+i0*0p{WC=+<D?9<%k
zAXMp@vgQF75c4y$46ASeDYjF~+HWleZAl@NP2m@TUN)l3K7?9;Y8JuEid@Y=9Vb9#
z4imFMj*sHXV%khVcRxm#9cN7e_ijH@=9V%6Tz~Fh887BLFjT*{?9YZT!0g4rWj1p@
z02hM-%Rcpv0QDTdvP|(1uwvZ1Z0t%u@X4;tWlo?Tphw2KGP7;Zfc$43W!2`LK#aS4
znb&{;c!IdJj3jLaCMz7uC|9+>XLA>q`GD$xuwzzbnyod!l@H9zY|Z3Ar%!Xr*7Q{X
zLwC$9n_XTGd~|u5^Y9`MxV>wFGdGqE{OkUmvw3X^@HhE0$MsJUaGm-cr=u+&c*F7y
zC;VX!&=WAgxlF$WoG9z%q=#Jx{{Hoh6X}ov+!Ef&dHL=VuprmK*;su6xO23L6PkGz
zXzkm;S)Onj=zK-ZsoTH=9`9CgR{x~{Th>%^jv5I-YNCh}d>;dh(DOKx1OyQ1%;r#c
zLV%C(k2wFDz)My4IkMj4z!s}K&iS$^pa61*vnVkVsFU2_!1o>m+RV-5oVD8rymkCC
zC*gH4Fr0gVGgGt+xb<%`2Yc2Zc=Sjj=iUJyAghGVx#qAHxM`Ba345~<_~`(S(;!+4
zd{u<xn4R?i&K-wvtoOSEq5Bdzuk2ib-wTd&XoHSG`PeZ|%m06LN!Ve|`;*qdq5S<E
z!yZfE-my>)({es=AS{UU=D8_QP!Pazd^iJG{>_JDgP%?q-M5v~zHKrgx@aRO%49s@
z=MPWL{iZJohJ&j({F@&Vx*xf5&d0q?aGY}HIInn}kag6abNWMnf?t^p=f0#T!C}@y
zPWqW=2^-?(b9{q46PRLCj=<cQ@WXrtXSAa^feo8tkLGF<ZYqDW1)#bFq1`w34v(6I
znWRtbs~@Wp(wj!v#o~&DF!y10@~QF!-=tS;*FatZ_*oD8(rk8ua`Q8`xam>Cp^Ogp
z<7-6;i$_}72}ko276mo2dza)S1Qlr5uD#g_tO*r+bx~GA@G%AZC-iE9tx(Fo>TxN-
zae;_E{O){06pF_-<tHaJXjtrbq{IZQ+avaEFGfOW@_qK4ALNASo_p*789pJ;=MLL9
z5uIRn=LUOf2RuRhErWe=8kE3|yv%N|iBHf9F0hBs#wOTVo@LkUI+l=+OJx7+LC5In
z?7G_h31OaO_Q!K!3Aigb_RHOS5_E5o>{~Me6Jqy5*;ciF2`;Pz_R*AW2@dm4u;T)^
zB<w>)vDf@rpCD{J%vM&fN!Y*U0DH;ll?l%2VeD<bZVB%1gV@eLofCiucCs5K_6hAg
zU$!sBHsRz#Z#H?ORYDYb6PxhCJOSCcmc4~NH$mX-!B)U$C9KO?&Ng5E7tsI9g}v<M
zFMtl<z@Eze0eGXfWfw+`0en|ju}v3!0@PnJXM44b0?xmm!}ho|3}8geWDo2f06Y*+
zv%pimfEo6atWxQ7z}++7Sz^)?0A%1ZE7h|N01bW5a(S%>+$(#-I#Zwn%vm(ZdJtU?
zU^Dty84Fc_bG^@50gZA%R?ricBt;77U>R9oeMEr$3-zq=FFe3+x|XG4u>r4oYgrMX
z62PxLN><5|2Y~%$GFF`-AJA?sVU?uj0InqpScm*?0a6AzEag}hfEE6j^^J8EFh~4=
z^*P}ZAlIpYRc?C$0KJ&Q@@-BAKtE=)E}u;V<V0t&3brx;v(@RWQ=?=+$(l5lQz0I3
zCi@)g!VxqeefkVbGzSi7MV@4p%0Yn84k`;mhzI=eC$e6<#R7UtF|74Zj{<&JBUn2w
zM*#LFgIQKP_5+Ng@htAgP(Wr>EX%Se2#`{Hl=ZI#&RHM9S~c4bF#ldStEa*nP&6l$
z6@%Oiz)^Rz?%A&g5MKGS9yYB8JU-~dq9m>W*ebkOW^0!Ls#b4g!F!wl*>^lySFSDr
zJes|VMcH8kcu#R-xxcprpa+~;_wLOHI3KoWJ=-@2Fh^y>>YbPYShZmxtF&}F{!GDq
zmQVC#{5*>}tn0JK<Mn4|umqwn@tO})rME#J;=jdDl<u~C8-Kj@Td71b6h9vDx%4Bd
zKVHXwSNd^rPkfu}o6?H9uK0yF21<j79q|`u_LbgsGQ@ABJuemMn&KC|=`6iPZHV`b
zHI@dr*2bS|ZZ73ESI7VH*Om^^W${&l+R|6cB=Owk%F;)ALHv{dC^{2wD7-fg7ojLE
zDv^ZHmz3<w491ulGiJu@GiE4TB}tK`P(+l>zVDlvAu4INloqW@i=ss#St=5eik4r$
zzu=y8?>+b2`+4vCJi>-*&)k!7J_{~XA9kpYyLa$RwY04=PB30ueIQ#EC*D?7ZEr7&
zd-76SO}{IQ3qvcbuVrxK25(5Jn{1eIH~a<F2XB_gJwM5=Hc2auvv;Id6Ri%%sYFMs
z)0zw7NDE7<;mP~sz$J&OKbvR8?f7w^I_BJ-xa)hetLfBTak#;~)unTG#M#89RYR*2
z<E)?UsD6mv5{HgTs<xeqiEFsArFyfB7#ABvtzHDe#`&HlR@V<A<09O!)vM`|aTQu*
zHF|SIoSAK8HMBD{u9*j}Hpvf;GgyRHGwl82?v@5sci;4iTl>eidVI&mxVrtDtN-tT
z&z{&&ol)l;myx!<x*O*ZryF#tUi58s+@b{gYEy}IT-|G%>N~+!aYsojs-xdp#tEM+
zsa6!3$Gt`_tUl*x8b`TnR?Tjm8)qJ2T<yF4ckEQlpDK;%&)5}!nW~QJso3<(->TZ-
z<FUVdCaPE;M`CZ*k5*Y%49B)?{7{wR{yuiH_I*`RTTkqk|9Y#o?0Oyh$MCw!*t{$D
z#k#Jl%$ldM!`i1+Rq*!MjSlTqmBaU9Ppa-!{R<Ui6V}|S8h5@Pi&R{zifC<)-Lty6
zYD?nf*n6@|RiS^+#Zqn0RShfZVjX3tt0=*>u@1KXj^P)ESh7rC#mv^m-m=wH5tk}s
zcgp2e{ih|d5Ib>IK$IYsqU2Q(huE=NdsbCY2|d<HbG&MB&9T_mj%8IbjU};dy2Dj`
zVqxsK%fTwqm%P~M6Z@+YDsp1qyJuBRI%me#pWai2y0$y^{N`O%>C~OEW9PS5k-jF!
zCIlo_nKI*J&70$@3SDDkM?zz&u3jU@8n+UvZpGkZ@sXG+{scPq)q|)i_X<R;7z?W^
zcY?+;I>W2#nn1CQw2&$V9vHi(FR%*tDIm6SyKmK_VxL(0h-a0Rjc2SVb3>Iwy?gA7
z@2*u-FxOaYp;Hy-tz+z56Z@*EtTnM8={8jk<~FhOtyWYm*DQ~Xmo2G!?6)L#%yD5A
z{((j8g&MOeWrA7kSuf+N`fo<DLydn7^ol<;Jb1>iY3&Scy6u}ma{e2wgD_!ei=3bh
zz8N*#?jEIi?)YFhw)X?=?3ee3rN#raw7gzJvZ$99XWVT#<kn3qV|E$huXNFdtUC+~
zFdekQ%63D+yLMXi#`}hgS@&tAhFgZqCbwzAi0g)8@pYQT<7UG$w=1+J+GWG;rpq+V
z&^ZGOd7jp?ug-AbO&x9d-x|Y)^jeyhZZH^r8)!RLX$`|nEiKugFifmb(!|~p!>!X2
z+Pv$0!`2W1?F5=_xbcupEA6f@jK<Pw;?$#t-cLtq@4putWO*gD9Y+rt*32)YIj+bv
zq>A!r%k|lYgU&g$FrN%V%()C&<;^t1udv-TAU?&A+MYsN+@EAn(voR5`?eZn!&_;w
zMl?fwHjUQFBN;~LkZI-Xa0W0FN85J+Wk|3=(*#hs0cL>H#=0U5-!?;NMLWX`X;;E%
zh?!u+$w&YV$?!Lv>+q+Q*?SvGws_ON*Kah~e%MIUMz|RY_PNoHbU7RJznp2xR0o6b
zr~~cGuhj<35<6NR$J+2zYE1(;TNzfbv!eMoSQ<8+vZU=qnH$Xg%xN8cCWgAJCbXQK
zxdvO<TpHH=w;uE87d2V^Lysc=pw{_L>6i6<rFyk}(QCJVp^nCn=zolUqV|0o(pzT_
zQ5Q1$^?zsHQ8S!+^!3GWsS6ul>D}hPqV{1r^}ATlsh@|Q=yR4op?ViS)JMu5P|vKm
zr+>fpE_K`KR(+)5CKV68rq6b7p&oeKq)$E5NbSnGq+joQk(zFKPG8qhPX$(=*8c{c
zqDFvf^eb*uQ%hdy_0td?b!MMNueqn9o?NKVFGI<w{3@{?{a8r70OIShcrMklo26gV
z$)IX-D)i?l<<wnEj_Q}ZK0-}DS*-VuE25r&9n!n@<WpDoAJF&2=l(NqWb5PKWl~Ss
zWaw*>(y8|^rs=P|-$}K{r|2cywoy-wCFy~K@zgB(R(<XESn9t2X!^cEGPUM5N#DC2
zPqj(L>8l6P)SGkA`oQf7s!j#h^9CT)t3ZhUVls%jq&rNn=?73{c>p~rF@U;tRe=6k
zuQ!!;*;{Y3brY3M-lTVX<3|1c%}sAabD`>lE_&Sy2WqjOqu!EaN0oNk>A@Y=)Q>r<
z^r09l>b{lB_46KDQhhEj*7M=!)J-uK`jJ~E)PL4!{lf6M)Q2)7{q&VzF`2+Wx|+Zr
zG0{Cgb*>k_#%w$MO_%2RCFY#dgf74KQ%vyfQ61i8C}t+*gYK*PUCdYW0o@kcw=pht
zy*iHIWef+`tz%d|kMaH1rNfs$j#(n@(7l`cAjT!+A5Nm+PE7W@`?}bv8!@wGw{_6;
zt1->)H*`M-8)D8szM{+BdLd>oyFqug>r4#R_JZzV^vRg7*Usn+cdBBZY(J@khgQZ6
zSyb!JUsT5Uo~zV-^pM6h$Eb9}Izi0Azf#>9TTV<)l~4!b(qm4bxjLEIu^6jw3|-5i
zl9&cXx$flGLoq@~sV*rsFXq%}k*>cdJ7!i;pz|PR#FU2Y*M;3ri-8U8)2$9oi3w-#
z(cL(g6q6IUOSgIb)|mcx+jXgOYD_sjQMY?BDJI2li!Sg8Hs)||jIMne8T0fwQRlHM
zGA7O!t0TSz$2jyNb&=T6m^BrVI-}O07@}W<?wFrnOlx1LuB&=;%x*@o?u(5_Omv{X
z?kRnJOzMD_?%;2ym=?}P-NYXI7-Wc>ZgZbajMXP+T@Y?XjFs3yXK`~$3<_eWtM*<P
zb8W&}w@7Celcu)P0j-Q<aOlN4zaxJr8MEfPACo^R_i9XarAgl?)EFb(>!;%sXR|+*
zGoVq5+ohkC180UQJGOtT6x+Y2yj?y~xq{h4Vci<7jGKK$*`NKPGCj4EB6l9BjC}Eg
z^8I;l<tXGKg;myFNjrC!vc>;JC2wsjWyf$wrGU{wsgXRYO!(PIafxcHoZfzs@_P1m
zCAp)Xa{u&=%EO_jD3kG5E3;~=Da2)sm0l}#l<`{^DjSMbl-v93E6qPkDbL(bRl39o
zDRw>8mFBG+ii)eNY}&}6P@(EdAIULF^iNr3uF(<7q0^$u(%prW!9-qVY*!xT*h*IA
zudp0S@`K}*J8Lp12M(82Dwpl1-1RH2R2HOAFe3*mQwEYKOSK0oXHZ)yizwNZF&C+n
zh(#Hdhu4rO=UUS$_myEOvH2;Lo}ZDFP_N|5i^NFEzo%WL=@l^LteRHour8DmP9ayC
zR0L5h7UL@~j{8y;-$hq$qHLz1iV&5VS2s{v1E7^f>(*1U$3c~p<4%<L8erwj*cwV{
zQefo{q7CK!YTrs_<8n$tr)Q<gehCH5-cXr(#DYRatgrk#Y)VlZud9ql8Bx}@*jHB6
z|0cgWU|U(Z{3p5HXJuu`fhqFr*wV_o-CxK_wTmik!$!#Sb}Xn2svIKsIhs^Dn)H*u
zy`59}JmoDJD*L6ywY?-iBLC1zJ)V<!R#V!OtjA>blP}ux@iy{Z=7`o4e}^219M)>j
z-yjdnf3JPJ{3^NaPLFmVr-A&j^tJY4*LiY8M3)vDaEAP1Zin`=xRz|V-mV?~ZXlm7
zy03jt(UQkQZ);CnR*-l9xvmYemXMuVu4o0he6m$xgSN4gMGg(Upsn$(AnX2|(Qf0H
zk-^taYClaJCa*qRtqsN=BzuPIw8Xmo<by_PZScY@^1NFz?Wfc|<hx}e?e@E=<km=@
zw$^z&d1e7i+f<xDPJ4J<E9{9SuVj~L0RRel7FVo2DaMmmuQ;R~`ids!ygZ;C#URKF
z6xrG<Cn4mQ@fq3}GZ6XRy4~8ABmmj@LyGpxRey5jsbuZQDsM6^GhTZxYa<!$AFGXc
z^dC8ImaJ9(=S+Tg9k0DxvX)$OG+NvE#+JMl6{XGfUrEkc2GjmwFD2i88Lq{CTu8>L
zL$rIq^U2mbg0vL5G1+>fpVoZp4+%H5S$iBcL%Q4Sq3zIrBjq0XPdof;oRo-k*4`nG
zlFF<cw3(-dNdw)hwL`}5NrifA?fTdr5<cBZ>wWGODbaticEN&9(#gN(+S>RhB+vV%
zTI)*>NS}E|TFk<`q@lP!8eGy%lI{8#&Dw^mq~jCcG!2UyN#0i`G;5MCkX9V~tU)!L
zA^GAzYG8{_k{D|SH4BrfNDd$SG|Ed_(%6MJnxE!M()YtJH4gC-5&->Nv+O*d)M)cW
z^Td=*+Bft-6GN*Y?Kpo|bNX}{NqD$b^Kecv=@0sv<`Ur`sd9C*W_Q(oQt`)2n$JJ>
zk>r=pX@Zb@NMFk8G&p4{sgPK!@%^%m1YcLB=?5i{(34tC950r{yrI-+-;+sZT&d=)
zFP?NIL8xJtp-HDVb2YwQaMH^;Oii^bgcSO;Tr-dxM(WX)YR2valbZG&*4$j_PkI{h
zuUNIii{!N8facLf57L>TERBiDf27=oy_)&Nb)*9oX_~G|d(x%26wTfV8`37vWX<!i
z6{L4_<25F%C8WpCX_~ojEJ#1A$(s9aW~40zcum}XBhs(vXid|t-^3SAQJTS}KZ&E$
zP)+yNDI)MexJGgE3-O*hMC1136Ool2q$z<65jhAyO%>-IvEANFBYN|O2$}NG;QxC`
z{C@vG&8w_u#6h*Q#^c%}qGhgw25H_#%tF~|{7AQn%hs*ZjHs^@KmWASq<?BA8a-XC
zY4W{HB%H9&JS#j$>@70WG~7E)tfm-iQkT^bYdrs|hhp`_VY6BFCWD%o&^N6HkI9J3
z8z<FH0V3i&-kADP5trzh_DK!B#~=zJL+ay8%8CB={c1_f5#q8RZ`E0vLZW-eE4A&1
zJmR5Kooc3M4sqeJr|O5f8N{x{cJ+&^X~b^eeRbWu6yoYtx7Ao=5>fp1y80S-3la19
ziu&h^7-IOz2K5|!B607r3+j$!4DnTRy*jfdidYCbrS2Ys68{A^>Sey+#Jm}udU+m@
z`1FNZ{r+kIG5MlgeaOg%=*1VS2Vk3sfK0yHn(jtCjA5%+K6WO~*+f^rTjoH#vhbMt
z0C_d>!bpj_Te^}s+*YVIf4h`Os?ArMI4mOmJ)Wy>Pnu60Ox>qWG#C?2qxPt84F4e{
zyYEtecAFv0n(t5#rhOwk9!XT!o*pOkJlvuV{xU*vtD~yLn}-SYY?AtVW<Mb-6Q{m(
z?kypcfL0&)`jSxVhftgPJ}0bQ1yv_xKPEhx0jZB(Xd_&G3smP#-6jlP4^#*F-XI|K
zzUo_9R|p@EZC2Zzzf8ED=Ai~no+G@${HONvsv~&%I;+R_))20)a!~KD(-X>nuU5B@
zstK%qYxTIhobcqXmAYrAh!A~xv07TiC7AIo)Q$rT!tVoS>Kw;%!lrm*wQ%bZf*kr+
zRU$7WKs;tuz?XT1|E#{NZZ6LuAZ8|2%W)Y5!@Dt+4>OGrdjFGZ?fo5uWoL&}FXkl?
zoTUA#IM5ctp5h+W>4F%-bn0u>gG&TL6TVAzaUz<~2<TAl_J|^UbAF^6-vK40Tehh{
zS`fkE$8FV?ZUA9P{|!~-iU0!O;Z@b|Xm5h<Qlsi{`9=avdr|e|#(xA?##z<q%sK*i
z|7lgH&su^ssYXTLZA;h~ZBSVnRuFy%X;oX^E+Nc!RjTq<EF@r;NmWT`Gs5#f0@bQA
zBZ6Rrqmo_ujpw{%s6KxEfxmydTxGIh3LkR5R5h0P1wW=atkO$9;a{^3s@6Xq#2X(v
zpvpCQhu@i&t>OXR;1|#`R0WwY@Wb%kD(~tJ{G7m@s*7*h@#OW}RP&bI$A4IvpmL17
zg}-DPr?NPB4S#)_qPkh%gf|-|s9=K^@f9yHDv`}uJmMZwbpd?}4{3~4sf(-e2Wul#
z<cpQ~ae0`k`-2j%VFFYe?WA}{QGg1C5#TRo`ltd+*!b1kJXI4HD)3jx8&vy;%kVP9
zdR3cEG5!K@o$3?vAl_p0TGfj~`|+xEt5v)+`|#=3)+*a~>G(VgE7hK5srVazEmfR|
zZFty}x$1CsJl^c1sS0SI;pg=jscv_Y@S)HCDD6yf_zU-Dlpuc;KBZ+^>9r#gPrfjz
z92bJ|CADM9g4-eZPnu84=Tm`rws=T6yUrJ%!Rl9z;XU!JvL5A`Vt4$<gRhk#^)C3L
z>@KCW#{o~+-J!g>&<>xx?UAw}*cyK(u1#66a~VE}bVs>Rv<UwPeN(xsbv}M>WQ$TX
zZj1+knw0D{e{s!0mz3nF8C;gnIpwF^Z@8Ts>y${{I8L_yA6)<O2yVVpl`?mB2zSn|
zQVCk$kCR!elrQjaaV^VaN?_qj+*(VKa&OHu+|>m<<(}t{aAFgd68QH%u5NCH@`c-N
zoY9{$Wf<`~jyF@R%qeWf#eYAf%sX)jmpYZFjOsXxtDneGew;mp^Zk;kB)OcxO^v22
z+0i=O#HUoHc)tp_;p28?x<-nt98Od&xi7$xhqfpWPq1;YL8|ha4IP&?KvF&kKZ<+%
z9;Y;<7URm^qm?M`LEO&w2<6R&{kY@rp-Pj!eYoNG;mQ?edvGNKA<C(ZsW|FjkWxe3
zhTAjbr?f4I$6XutQYL9>IP}Mj$^&;vIGYhSW!z^h&hfL0a*-7Zx8sYWk`Wk*`}i*u
zc(nzLJ27RWoGJ;y>A$Z~zO4?#y`5RA6g>375&tYw+DvT1nHiZY(^k0SzMGgT89^>M
z7jq+J!4?PHKlYI#pm;Sdz-mTuL%$Mdw`y8pdv7T&WX+@kG_nw<a2iwiS<c4={`X1o
zeX}uc>82q?IpGg>y>Gu_DCZ}(Ah<_iC7HrnguhlSYWjkG71^ce>i&csi0)9N{~pA8
zkRK^J?B8L}ZfR4PfZkxUw%<{hCceOCrQcL^7I$Flb6OPpD%-K{g-wc{oA<Eqj$Tq&
zzi-8Mvd<~j8ehYjN$V8foSLw?m9+{P_#$@QsVc?7q<ZYaOO*<A@ky-Db(JDcQ-u|`
z$rM4?wAi3dkz(Mj0&CsJQ*8Yu#`=!16jio-EOWX-aW#;Ibv8Pt(2|d1e=ItpAZC|h
z&25Vmo!lZU)wMw3awZ=;=)GSN@h}H_CM-+g`7r}~3AI=8$z(TnhMK0xa!SD-Oi58Z
z2u;EQbCMMkv@O`6Bk_vC+!$;YH&$_iN5GD#DT<)FXso7=ppf22VEI=uin{|4Z0kd$
z;@00Vtk;`J1=|*YeKQiFaP#xW-kuFpa4}xk5euN=UaAKcV;87sKe8S>?%}J@DxI*8
zLpCcSF0a9kMtdkOJXwW>CH$wD`e=pi$#hm288613KjNV1U2TrNBeYXg_?lo>o>--r
zhn|DgH!WA7x6fiS+LtJ{9h%1E_bpT)g%g+?U*{|So*KnK%}f+WZVhARub!*u?C!_R
z_xvrNo_vdeMf{WxE_j8xLHQ=vJ3Pna@1Br*1w6)N7JrsA(QTM2(MS2^<lC54rv~L`
z^R8p=-FWv8R^N=d^y002iQy8a|MM$(Zqr!|a$cAG<l|GAueKfXGXvF_mtK$L#Xl=C
zGw?RKlcfq1n{Y?Ycamae_TQ9u_zN&y>=t=n6dN;M-6X%dwE_dbeo3CXuME@k@|=92
z>@eosM4f!2v;fm;eo_uQm5Z@*u9k1QmWk1X=;VV>cVp5hYWc2#6ijxeTz+jj33G)m
zmcO6B6%$^?mv`AxG4pP)<q{7f#^eoM?iPx{K)xT7AIC&tZY(R6HzYtY1)C1bFJ*!-
z*-;1Or6mB&$sGse4t#%%!;x$`L+6Egrp}PxJ@0|Jb!E5wY3q8-*H=5`wa=U|3E#KL
z@$c7QELJ4S?@zA6OnGmSFELt<vBOd2u1gnViuaP_77peZXBJL=eUk~s^fX!?5i$qk
z`Vb)(A!nnHj6mfL)amH87GQa8%0%=}_fUCS&S>;fWUzd;WH@?fn!lXJ>5u+J_m&@5
zzKwo-YLom}?aS!Cc6T}H^0R2qFRt>*)<@A-maLO+eR4m#+<UED`sP+NkGNWH_;4-y
zb*{C%XsRhXL24y;n{z4J`O0E>rN!Ck^}QDIk(H;ScN)!?8#`4;e{h*6AMvP+HX!E6
zbpgs~ZTc^n8(0$E&HW)ejN(TVFHOk|WLC6A_qa@+a6Ed>oX@g^U8T`JE+1u6Sw+!?
zs6koGq5Noa#yc6~XihXl^j5}ZXGCXSc_mAdq(#5&@06KncSIjs&>`DjlNh~s^CMZ~
z*|=ySrA^k>NQs^;ydyh#10Subx+#mhkB&b4s73bn2|QXm-6Y%iG9vn~{bd=tH#Axq
zd0rMW6cnA8aYpuQ)Hj+hJt?Dq^^6|9SuOkY(>?mgKfAci9M@>-N{!6g)G>MwNFf`t
zu#3L2OCl>>Y8{Oi3S^Tjmqj~W=g2nOEsFLUVaP%q=SLT=JT6=9Y8-72E|cAN|AX#K
zFP6bPf1-P&hh%)8DYVO-JXw9f7xbyg9GMdE37xripNtkZh|Wgskqv|U(3kRd$sn+9
zbU^hEStg<j{r!28Y!B)w`kPU_41jrv_V$XEy~N!`*Tqw0P~uJWP8LB{LcWSlyo!;r
zV;a!XQKW1)?L2z19b9G;SBJihgvdl&YS4`ZAldt^di2Oiploh}8olLBplmEbhF-MD
zPj)I%i2fDgB@0gCpxyUwlu454XtBmkb|>j5I-<ixb}OkEy>XtCjGuH6P4>5!c_r;f
zx9qf)X%hFLx64<`dK1#o$Vba$U*dP7_s(4`d$ctf{mj=wR=8y=I%lVu>`yEeO;H%j
zFf<~1|C7Jcj2H~MYu+zuA~_139rQ!$M1-Pod#0opa3FNLZd|$&13=$<IVy#t{Lx94
zAEiiy7a9N=l-k2Q(1iSV(wpG*=-T?XQvWa~blC7KX+B^Ldbxd<lpU}N{U51An(bqS
zE?_*8x_erp7u{-;*1Io2_srgrnz_zHkNLDpH#z=Ah3vj2b+wy8J<vBx$5wtrN#9<U
z9$Pw&GOWBH9k&=kjbrMi?xsVig5#&8zH{E8psgpQi)Xq~=-+y2^VcqvFhDB}`1}-Q
zw@)c89eRj*e@ZIV_TEK(7#2#|FK?nYuH#9gpI$|s-O7@_z2AV!mQ_eYZk|Wwb{&=O
zX{tkAUUo#f_goDs5K|-#uhpY|&<mskS~cqXz5UV{sSM?3nk`jugs5{78Pc=IIH<kF
zyQShnIx6kjPHA+`QB?KsZPL!PVw4jwQMxhdAnHy27AZMqKdQ5lD#b?cLoNDAlCFlN
zqsjvD(#t_RQ6UGSrRzMCQ9cb((gf$NsMH@Y>0TQusy8q~8f{5L@$<r@e~d7wV@&{Q
z(RT!@c{V`$bOeIh6yhtL>J3Bn{cDaMein@Cxb7i6b=MDNZ0sflH*ZE|LtUgbbsJF5
z<&M&KT33|SgEi8R0!I|s(pK7f%no%Hw^F(%-x?J!Tqgardl?G#%2FB-zX+AL#zIQQ
z%|{I;nn|G%#wc!;vDC!x5Ax8+Uy0cDC-TJRUy`5JQ^;kxKO`F$d_i7mo|1Uad_-2w
zosi5Q89+Xc{46=s-HQxleU$w7@HMjU`JiOql}_Zn)%_CYsVB(sq#jA0;sKIU`&#19
zxP$yN(IvTEa059I^i1NCb_Hos@>oKqT}EcKJ&?p8&LLM?-II6(o<`2b-jY0ZJ%MyE
zT$jLC=#ZsjS0o%`74pBpMoG<t1i7%}qJ-beM{a(2R)T3~A^9uoByXFJBmEO=C4dv9
zNSjktk~Cov68ODRl3tRJRDsnJ(B2#*h$WW{#AYC!UW+9(cp5UoRUoPK-GMah<4Bqv
z5|OZL42fZ39CH1_<C4T5WF(wgCK-E=L)KIkOVE!|NW|13NnukY(jA;HIcxwUqd2(|
z0w)An+p|ydGd~a+wQ;W`W4jO1{a~7;0ka7i^&myk5#)xfvE3$VS?7#I>`IUnELw~F
zuPIJq{@n)oFEW>;^({wM(?}BK{l!SwNt{G`&K&9b3oY3%H$g(tQIfT#bC7x!Od{Dm
z8x=7Qmb@oUN38>gN#=x1M1chW$(ZwKly)dUa%SOh6e!475<c}VYAs{4#L)dFDy-K-
z^7`hBD3!OHq`#&kD&(k(q?ywmwdS>>BxV1-DBvc0$-tJ@C`E~_#0Sz61$ePiLUeD8
zTJ2#afi1ZZ1t?xDv6!xll6P51D!Xf<03P!t7B}=!t4rodpjGN9;LAA@JY5#0*z{Yx
zIYSr~Qub5)j>w6!fAdY897K-_^O+PktT`H`sTdRY%q@-r_kR+<7%Yfd7d$Mkyq_Bd
z<-He&p3aP_{?scz&DkA=h<GC&%SwszP`nh+r6fgRzC9NY1#O8s7yVSMvWtl#ooE-Y
z|BH_bGHMf-yhBID#oZCtx5A@tT)HW)H$+5jUwTbkax63|YIn2PH8m(|@7>E{Wt4B!
zbEga9p$(o<`Gxi3xr^MR5?-GYk9~HII_6&^KK*EI)MuVS9CpSwO7KN1*0EPa9Ym?b
zulFvA($~nu{TPd=g=S*$RZr8Xi`)3(w8e9yR5#h;Ph+!)dkzdS@X<8FyQo~8czOcy
z=548%!Wc!|1s01P(}od~@<ZY)h<?P@**vlPe{T`yvAN<j)0c?vP5Z=!104wG)qBPN
z$WI7fL7I5A<{l#aO^VoXs1@NEvQ2Ch+k%K!C5XKP8xfEH#)*AaTtE~hQpNKp>kt{O
zB=MO?H3+Q>Ui{xlJ;JIyTAY1MjkxnEO3Y7|AsW$<;?gi7;&Xk37`~c=NLmgO_fA(J
ztPcRi@QyOXqBnu!($j|#5g<P?ue<=!r1uhMCFdeC7i<!*56wjE+T$*+TeTaZd*&)O
z`?>>R7qm|7)1HWUp;{~Uu8u==%(D|47gG?6(pHJ9X?R4%)8%4&Uo;{zaH)9bA~*u7
zUL-CZ0wa!?nv1iqg&>Ugn2P-+fr!>lBk_X_AH=PYzak&RCWJ}VtZ0v;8=~Cuhp6D^
zIs|h6lql}0Jp$7=E?Qh;gAgD-i-d=lBW%up6pc|9Bl_%yM5{f`5yMCOMYg6U2+xTg
z(de7M@P^oK5%>HIyyVUc(SnL^aHiLD5iwyL{!;Now9kJ8zI}eXC~4sk+&lZeXnlVl
z9MpGP)N;8S&PLr7{m1NruWf7*ZBKd%A9raM<pey08}ToTs0;7HNpmiU7Qedz|CnAc
zl3u(5Z|OcI`gZ&>{28J~<g)b~+`Yjd`p^3`{HANA=&#8MxLl|bop@CVzc5cOayhMp
zFU}T=vJXq(C*Si$VgestPT+`Gt}M8rl_8@1EQinYJuaGha0IT`mx;Ei3gKldN<`He
zdGP9^g`yU4Hr)J2zUajAz3?-s`$gM_QsIK`EYY{i+u%*;3=#EsJlyH}ZV`t@gFo<2
z70EY{;1>+rMR~t4@ZMEPBKP(vIFhkdbVdn<|NKi6&EErp4`)$CKA`}(^#_8;+tMFi
z9)}f~^lXL)Jw=I5p56f82t$aR54pk<o1vmilq3AbX0V92+78aF3Kbpwv=V;Q4j@7|
zE`?v?1&BTzTL=$Y;47k#&EVgPHjAXrM)1jL57C*)Uy)vW+(gpr-y`b>T|{KoWMt+R
zC(%&s=g90%dr_3zhsew5)uNK={z%{*YZ0sUZKP4ya#1?xWu$q-5|P7}XORT2MWSlA
zN0D!97l`Ig-;1nqHWhi^Y>m96G7@>QS|aD!{1uwg8Y2b#S>YL%3z6F`e+WG$>LT|a
zpAsIrQWN=L-h{C7m_9P`@Mob6uZ|4-^--9zMiz-ZFeEhlAc(A)>K7KAV@E<WdxbX-
zRzy0Ebqjl7WszZNFNN((4o9j#JQs3b=SPBeJQe<@&xu?&&@SYsXGBIOwF#g3r$wIX
zyCWR>yFHQ+-zsdsmk<f;xh5><#zyYgaz$uOBS&_;X%OZ+;UbITE(*_nLPqX+b5?le
z94t~DS0|L`hes}bTPutP10!#3sTOuF2#9R#(FwhtdPR=MYlI0BkI2+_3Sn~m`p9+3
zQX#<ADbjvWC>$QOi;PR*2~*BnM|OW?37hhkMap;6h5tn0k*Y7pguN#7Bm4K23eP++
zicFb4EF^M&!#wj33ERm(V1a+~gtm5HVMj`Gg@AXTVT;YOgkDu2U~lPrg|oZf!#*$B
zEtGopz`{g3g%(pUVI8Zt3-JxlU?;SR!t{fWVAs}f6~=+?!>sFQLWg;`VCQ@(!iKvo
zFjg}`=uB^fodRQp+oLbQ7Pg^;`Ag5h>Tn3*w&yi4-YclkNvwxmP6P`tP}MN|Pocuq
zb~4!AeE=c3M*urF8z9`FVZ(Y$eT7j;6|iVaFQKt>8SIaEqmVOL1e<Vl7fx2?!(2|e
z3jf=g15@~~6Z*Jiz=${23YUG_1&c=63GdWyhgG~-C5%o>fXz={Aw0Pu7ItrJsqpOx
z3D%ZxDSUqt3$rw{5VoWtVFJFHFnt3I7UwWeIQa<#+i`l1Fsc>+I~)94a3Iwm7IyEa
zApbuv*kbau05`k=<~T4Z_-$~7<?Q<+IJC_XW-)hE(BWhUd(ZwL_|>-(_S=3?Fr!)u
zqt?9>Jc?Tg`w`M3$h9?ty=;Fi`1)clY-Y;~0aW-48b9_-kcR&bH7R-`NLf4y9b4Qk
z2zWROwb9-eyeS`s9`(K>AVd41ez$H440GQ?*ORXa?q7WYrG01?+|28MKFMzou>IPh
z#}-`_cu(Ag7HiH5YERvSw)oTurc<s$fp=>KtJXC@f77Z3mOba7f5&u!*OJpv$PtYo
zpKt>D&{`=NU!;QyPe}!UdrGJ_TqK~CNT6T3cmfQN4=viw7T8QPp?D*Ppy5n8G(}P_
z@JKxZZP`>N$Z;x!Qf?Ou_}vGfK5>PDV}dLw?rXjPgWdx@Td`m8*(4Q8bjlVav?N1=
znlc0@a<@Vg@acj(o2byXPpN{2Ap$h_$PU3_RWx+FU9w;e837etj2CbgL7)pTae^1O
zLZR0_#0aJef}od6NP;16U+9D#UQqXO6LinzXaQ2=2Hl893a*l!p`M>31@jiIg=UpQ
z1dgpX(3y4N0;{~`(AH}qg6>U=p^syO1qTKeK-c{67mP^fK~D>O1m2jxki%Y^1=x8r
z5YZzKK}6#eWGu~1V6o>5<oE(tL5<TV$c}0!f!&J%NEvjkU>m&`^5Okz!I7}n5Jt%=
zLGIV*kZi{l0#Nm1i0b-MK`*ThVxC|rAXwgpH2yUgC~sVYoK%|$u4Xqudc)=k&aJ-)
zA@|J@9D02Qvbgv+e+{!1V&OEy=Z6^}QLWSb-U&72!M3mbIeHm{Z92~XP7*>yCr0_V
z%s7zVsE_=V#tKN<=Rtn&t};k4r=P#k?l1)9)62)U=R-7I-TbJ+9EgAZOTLX~24snS
zC%>h47sTV{Q+^O<JA}UD5&t+S0kYBJ0l$8n23cBvmw!q_f&`In@e8q7h;HUO-*pZW
zg3(;%>(4+TVX!9tkF6j`=IAB9qa^?`#5>P-yy^#01=aJX(>6n-eW&=9wi_T_$7=ZN
z?z=!Jo>lyU{SFY@7nS@IE~_C9MQZ-ZXDcA7>lOUc;w6x8k0pFxPYX!v0U^KfjR~aF
zk;h+NF$d!IfW?Oe%tqYErt{GQ-y-Dp<@^oY@rZ_drTpHIk%(1U#r&P01|yo+6!Pzh
z`XaRV^7((j-4ShB`}yWyIwSnnX7fMGo<t0^W$+EK2N7Ml>3rYG+Y#pLcJZak>k%c7
zckrLXn<GLFCi4fsUW^EKOW;3L)khR`#qlc;CnNqIq4Mpg3=y}z$o%6fO~m6~JpVpi
z9%0AA@cSl(5hsBte!GGbQ8)tUb7AxdfegxbA1{mei~#fH(!&wQe}?kkfeRvb)&Tf_
zMsgx5sDb<mK}N**0zZCpNLqxX$%`L5v^}CUZ4<wPl@M{xZUcX9Kx~BbqxF1nFDc?x
zkux873>)#(%aOm(6B)5^U=9C#7c_z{vgLaff+A1|YkrvvAOiQxiht&zUxf6`5`KNw
z<_PEHMf_v78zR20H0S%>aEX}rz?9#V;t)YCGUl(aTpcmtGlw5}VMWBl55IU=+LDM7
z<xigH9E%7PVVXB+Fo~F$|CN`CoD=c7<qPlm_zc)2XOw3t`UcM4@R4T^7zexd5Asa<
zK7s9|{k+!FK`;^9%ZqXA13xi)!)tAS4dz^X$urs43FhtZ{D;_n0)FM$!Lw{?11EiW
z#CyKwHrP}9fVXe%b#NH%9&bqB1m;=Y=6S&{g5BD0@CYMkz{bZ~ct}<)*fG4Bx7y19
zE}6Z|yYWm7cD;0g7nUmnTV|f+@mC4K!5($ImL@j%#BeR|dRzsVrmN;j|CEBU@p>LY
zQv^P~TFZM9o)0#CspM^XpAEhvknxgB_k!=^#Js&OyTD5p3wVS(+raXN9NwaocyMY3
zlczGHf%D-NJkt|I@MF_sJSZFk-g)~7FYW^Z3@JU#LzF|n$q|Qmmj8u;?;7RvYVQVt
z({JYT)};7?V@k4kDW;y_qu>l)xxo$m-6)+`3~>gZYE9)~-`j%?r8{`vi*3N~pvk-(
zhvnczvjpCQ7E7@6{W#wDxCP)1bSiIl#u%K7CiA)^f5J_c5O~M^e}=#4!0@b|e+?fM
zqIlVvW8p9=f_KXDWB7YJ81Kr-_u;qtz&stiC;WpxjF&k0G8~%<{5Q_C@LwB)c-!qC
zg^y19@oJjxg|BV!=G`W@hKmk)@){?vhT|eUc%`g{aLfWXo~!%$aPDIlp62%HaBGnh
zZzADD_`A5ZJlkKD;a}F-@m7nK;h>RKysuu8@Xm89c$E)%;dS}Tcy1}o@CV?<yz;r_
z;T{$Xc`fpi@F&ma^B(ve3U5%D@XkKoA3m_%h_@$oUpUe8FW1O8J$(MpS?*p%O8A`C
zAKY_(N#OwIH}0cHapBFBN$!mlN_e5u7cOHCKD_Mn2-j1J3V+h@fm`Dh86ICc$eq0(
z9`23p=ei^T!x479-1Rg5;rb8V+&Mh2aPY;K+_P>T;Vvbe+~6Co;V4W8S03XSe#!1J
z_t}@#;oCnw;0_#J8BS@q$9=eFX*lcXZ7$=2MfiNuO|CQ2H2m(mYh1y*IpOywo4IfH
z&w`fRY~ao=ng+?Z7r9?`<Dk^UbKKUT5zs-eGu&N|2SFWkPjNqO>jR~CoZyDfyau6k
z25u(16SOzGl6%1U38)LI=EgL(fr_ma+{MwiK^Y$<Ty_67kgi$CHQnC?vSsnOFpG<z
zt^_uBtNIM6(}%&0_NfKgm>uV?ysHOkUzc$&(bS;yx)ScDF)8R!NfEcGSO9uTKFF<J
z&Iaw;kjFhyeH;`yCzo3sTnb9*+{g89F9bcT-OIfap9ji4yqmjbG7FSUPUTWc_ke^R
zJGiMUQ$ZHS$z0-zWYFzb@!XZcTS2Y$aon>HVnC+lRIc+D0*Dz;=4OncK`{XYuAm4G
zN?DBMa+XAZnuk%`?b;9!;W~o5%sUX|DTQ&xH@!jFeG%Mm_>G{8NDz0!`}Lr$E+O3D
zEGH21ZxGkfcn#>#D}Qbu&l>dgybt$)(=t#UYcu!b*@d9fsT;Z8;bx$5h&z|?WG?7{
z!+I_{{#O{}*E;UnvFR}4O9yV-!HKY%3v0O17NcQct}VA#Iuy2ck2SY<{kyPm<Z|xl
z#qO{Z|1ITqM0AA_Of9+Gr%%Gb1LoZS;va<N-ZbO>L&t}WY36bJ@~(%~7R}`vnKg%<
z-1>(z%fA>l5i-kp<WL`0u;vFR?{sZg)bA<I?;u0imbVie+8uS+g{xy64qg_9RsAa<
z_Xxtgiav14cCo|A34<Ky^zpE3;r*Pq#ie0;*7b5Qi;BV$Ox|#$lDsg<@Jr5>b=hH7
zZJnHkx;<gfPjzsZL8)P{*pE4YTghQgSr0ikqql~gCEw>bzKRJu5`2e4OD2TL?OQo%
zpV498jjnS@`{7~Y;VT@Qxe;N99yW3=R)mCAoxQ|yUmh5?LVTW+r}PfHcd(wLaorep
zJ?S(@duDyuZ+I;yKhP<x(6gH3al<YQvQp1!Kv;)G|JHEUbSw>14JiLT`xb_IKa_DY
z`%S~lFNisbyXJ=drx0-5Cuc(|O1YeedDEd@=`0R>?nI~^na)v^kA$Mb$~kR|heB`u
zSH^iN>I*%%tb}uRO?PPiuR>0mzB9CCsDSg^{Yfb7=>bma*|t!tD><CHfZL%i)%!T@
zSFeR0<n86$if9V8F5Jx#-oFs~BQ=!+!kh_RL*Bt@eO?oK44lkyr0GNbJQFySUR9`@
z-4;&DHfd<m0vZSVkssPSP3A1y!wS_75IA*{<)JklSdR1lBcb1}qd8f#heD5@iQ>qM
z4ur<3A~{Oqtk7I0gmd6ndT7_daE^z?&d`G0p`2z`Qs}lg0LN+BmQX$_kh4ul2{jGz
z;}osJhhE$0&B>CZLa*3+a>DH+L;o)J;C#@8haR2l#z|cV48?zS;oLI#hi)5m;{06i
z725P-Eyt{OLnx`ujx)BwHPrvA4d={hhtSyim7FNg)uFd_R-9|~D?)R`OE`<XmxQL$
z7jgX0n}_O(%sBzRCZSH*W*n=Fe?ta$&g0zkn+X})GM7WSG!+6Q{9#}B{}S>TKFc<~
z{4u0D^ap!wz(B|?-*4=dmwQ57H%zjJ{9lDUa{R*PTzVGLv}%;S-2YL?=;Dv;%!~Iz
zlFf$LHNLGOYybAMo6cViaroZLuJUdO+41EK`yZ4rWODcw+hX(Skehv7?9#gGke9EX
zv0r#phWI>t!k%|h5%TO|JKMrd9MX8Fjs3Zb8}k18UG@oQMhKz#7CWT!Xvq9aH`u4v
z7Ka$0ZDCI<3PQlAn%OqCxgmF}8`#$3j1aEwB74j#EkvU}$JTJRhkTQtVS6k}2w_W3
zv3bX7A$x>1><$xB2%lHQ9xcX%{9^0a?|vgfPBJy@`aDR8hOT5&zlDapJ}zUw$p{Le
zmW$azqdp;PjtSVADVsvpALX)3`u_{bEn~6wZdn&%UPfp8y<8JAP+HFJ!mkQ3E-Pc>
z+LwjwEGuDGMJ@_icC?7yb;B%V?y-aHK7dh(e|aAJ*2Q1I`s4ppho0Yo8T2f+UCjhA
zhnd0VIE@0YvD4W-@*yCGw~KAI;vLXMn8IGb>IQ-&+t|aVT|kXIk*zLz0)(lzvb}z^
z0ljpwY*of>U}AL)d+@_G;LDRFwpn5mkYA5y&wF(ND7=Vazs8;cb~mBejC(b}l<Nrg
zDv%x+bO**Rx~u|XA4agRZ;}E}cYxS$416H=RS5f;9Sa!P7tGf4%Yoa61K3#eBfytq
zzU;2Uhk)E^FLuE9{Xq7gP3)}neZXg?9_)(uyMb|w-Pi@x6ySzcu59?@L?Fm<9eWHC
z2b8%xurr#-z+m4s?1!E>;M!1I_B;a;h=g0SSK7jW&G_YPV>Sr5Z_844n=t^mXQw4Q
z{eT~^KFfmrY19)KP&A(nPIL#(qnogEI-P;mVk7nu#9Cm6?k{WiRU4pX{V&#LujRnW
zD?eF}^_D=pwrLh()dC>>#aEV!ZVUtsj<eeT{00ENerCPQ`~f&PcZAh4FbObP@_|)I
z`3!huKghCe8wT`k>}PR-{eZxbUe^1%H-Jvm8`cuX7l4MiSFBb1r+|06yI8aH9s;n3
zp0OHp?*L3#PgsNx*8zW3?X0`hW&o(Zjb;7dBH+%AyDTuU9>9Bciv>Sj3(ybVV7b{F
z0JGm)Sc5DzKx%%4b?C1YaBxi{YkaQ&P__9IE3}UVSOGcD+KD|5Xrt7#c3(dNxSe*I
zh1y&QFg;w$GSeIYFa*^s)#5AwwMNfcQj`wZ-J)e}8A}1&dZuC>-I4@I{wQZvJd6WG
z{*|y&0Te*y3K7e>76<6xz-KkBLIEUT4$I>h3?QH~S$W?;fEO7RENwCX5MO?bWq9fb
z*r+LGm4<Bwgf|qk!cMyb<WCA&UA8U&;Ku?MynHRd$taH{{AL4)UY*NoNm>rL;hV*3
zeQXKHi_T!_fC~Wocc!zp)))h>l<Z<nulN%jsZ3#|mi!2|ZrH}UJT@7;=~*J{9qn^4
zeQYah_|9<fCi6JfeeeEYYga1ksOn8H3`}ONHGdJ@yp_P>=R6J0Ex@wg_dN(cAVISh
zqwWM>yBNi?zI;6x{Vb9->)0IZI00cbF)juJ7K2%&?`MML8^iw50cwN8Q9zdcLw)e3
zv>+DRUmcuS;m@LIq`|Lid|098f?(<W&8#`utYFp0jV$Hc^5BmPHn6NCj|3OE|Hn$N
zKNL(ry0FwX2ZA$qJF!lc><jK<u4Rcvb_X9mW5<dmrUYj`wPF3fk{Dd`btNm`B`(-?
z<#N_@COP<1;8NCtX>9ORtR-vpR%9@w$bvQh4m7yCaz3kLBPjUt9TV1mVQ_HwCnMI+
zU%tVR#dBDcZJxnXKEIjV2X4WiVrH1t-p;}63%@g^Qv2W<-4t`@9Gl>*`xDG%DOSNH
zU&ffy_C>)jSBx@$`OFW_27Y7$WJbZ1<RK<`&hMbZ74MnRJH7{fIoro{d^izgc=eX~
z)N3?IJGYy;^<O1o!0jdT&ab|pbbKe%BB?tFSkS@rxZ4?o*FR>udprp`)Bcb-kJ}c6
z`+lF<^zBv<!0|2<O}iGf3weuqrKK^bFXsl+Y~6)_pMzSMp2zBfG!L4YJ|icBK20|;
ztuVTve5XsyC+Czw*y!`jT`MI)>G}1{zC2#g)2h=<@3)Mgf`1m~M9{II-E&Sb({;r`
zx{U@V$@E~5V{9eUCN(!`uw2b-dXNz`eo4U${I_`FgHk4svpwjQm6&;dGCrsQEMUGR
z(t_S*a+&Ryh(T~Iiz!`&37UOEXGY{Bg1*i<&b;3p5#-}_l<5%?8q}D0gqfxa3_8j?
z%slqjJ4o7kh<P|+W6;;Bd?x9}`XGVp0p@%sr=WtE9HzL$E~utrAJh2#%Ahq@_cD<Y
zOM_m0+0D$<Sp;=E?P6vbn+B~Tr!eu!bArwv-^R3Toe4aCHIZ56^exaZv6X38@+EMA
zYaDaWyN`kAX;h{PG!Up~lbN;Zp1|%~1SbE_%RuT3mPy_6EO71SXy&ix_CWU?NajJ?
zdx3`(aOSH6Hv?BbgEFmNTnU_B5W#f!yBxSC9K^KepADoR2w{F1KN%QSAIwxnR|N)t
z2w=LM(gYrI@MCfp$OBEN-psBY!oW_hC-X-uJ8-nkgZaauA`mgpo!NP)H1KoCdM4|2
zVc^UC&P<npyg>7Fj!Y>(EAYsuJ#*wsdLVec9n%K2GZ2wv!*n^36ev=zWG<SwCD8qq
z74vyKCD3HW(tj9ZT;O_~CG-2rf0q`f1(UQ776@va&*Zd&0t3uUnKl0b0<$5;O!X1J
zz@No)nEQG>18-gX&2S2G4}9@^hEdOV4%`g<!B{<JANVBy8)F;XCa|G#l2K7<6*%<c
z3xoM<QDAJ~XT~1#{J>QQJ~2G%jRIFU3^VR6_#LqQ#{eTd`Fp^0U_V2AWg_5FUN7Up
ziqU|vrZ<eYdxiptzg{sO-t7yR8~TDFb?6S5E_%+0$m<O7y7`px;OXOl^Yb1vHoLb4
z9EyC%$SS!Nz^b^<;J<DO7;L}8;CVL&lrFu+NUt~_u#0qqvA+LwfJoZHXbCzIVBXWr
z@a9$q+;M7TlzmVH+)KH{xELl5SbF+AqgBKW&`#Df>ORx|&1fBCKjdhDr0^ueUVb>>
z_pK8Q-9&ystwj~X6rK~H#_Jd`)!u;DQVnC<RBAxnJ0&9_YFmJ-o177>*%}a#DPc^0
ziwR&i3K_?cgn&&(e8!9h9k3k9VW6fX1O9D$MgbBWaQSToqg(?F$XZ{{$ol3VkegY?
z07iKQTyHL6yjN`qz?&Xsq<nP=*nm64Xp3|RKq~SX77E*d^TYcY?&He?l6-O)>miE+
zVv6=Lj3f&Jgb(&Inn#QSY*(c-@L_-a2e<8F+~xi7|9LirVLLSGPx!lyfeiZW{|%MI
zh-D1>_sHTI@ZNX+mLKC7%e~+D9}S=}T1vb8p+_kU*o!Crs7@l|l-mP;sWYB2UU1vr
zGaJLOdUVa-;uear+@Z<eb9ofwYvu)i*|tbVeQTXR`XYpZT2bR4X$ofC*`f0<r-U)=
z8<hS_Yk&;m0*U{-nIJ|gjpzRp6~Kr)$?%U+`!Y8DI_m#-!i&*^D)#>j@nq~)7Wg|!
zJQ%M&=lH8f+!)TG8UD#(>ltX)F8{rJX9lTfoBz#WM+RV1y#E&9TE?70s(%>Qj-hKO
z_@@rpFkIF|`@aTQGmh?t`}4TV8Mm6j{=DI(jDGVF|JNal89meh|5U+3M#Bj&f6&MR
zM&|bo{#(Ijj0G@P|69^|j3R-9|3CH-<5|D0{|>}ox|!Dsf1UOh-KJ=<|N5Dqbo2HF
z{*(Cc^jEg?{7p_x(U0x?<CkDENnd{Hho4dW7kZKLSHIDQQTl!CXFq$ZPxMLUu%9@6
zm_GCAogd}i0KG5ZjbFmLetK1DmtTEhFFoq%6TisUZ|D!#Jn(b%e@)-C>$V@7_kzCX
z(lx&;W6$X<qb9$7$PPLq`hs7^iO2L*S)JcSlXkkx&<VeY<Tm<sFP)$Djl1-qLrOp2
zwYTZKdtyJyp_}ykRy;q*n``vGtqi|Fz*Tx@%~8KBSrff>>agGR&&%{JVFi9Ss2Azu
z$8-FiH=d&>KHuxN$+n(;&VHBQll;^4{+-+Wn!0Q0<L9>ejRH^5dw#|EZC4rSCt(CX
z*Eu>mg@g9<Ow!Q%Uq$*IzNMt2)`9(2t(Vh<yMcZ`j!Wn*7ybPlKMU!1{%rQ+VEOdZ
zksJKr7dZ4Rj*B0B6^p*=)mlIHK{{RGXzOSHuADw+*K)sa(4+K-bC!O~PadJ~n3?Za
zu%wut0yg$@%PpkCD}MVryeXj1@A&S!6`V&uVKeDFa3Yt!K5^9d{NikS*@+?Fd%2nP
zn_v2TU3>P>d;Pn8A3}H2-yG`nZ91JwzkKVl@0S%R^el@u-}J(5^hNkvzCOc=^kb41
zUl2B){;sFNSJ)Uww{<!1>$8qV_f9+QyNXGnyPvK0g?=Z}jlOGrn-cN#MxerX|3eHN
zTO#s37=WhVxy$iwtBj)CEu#CzTf*r$e3>sWA4=aLF7izr0@GvP<oQ0rgXo@)*}g}v
zh0xz`-{X7O13=HM-RXNr8c6>*mgGw?^QQxSw)p;+<3r!OpW+LBznNa#jPpH-+eFX$
zi}a1TzJU&nfcZvyy3wbPf_&*JSNgHGVBe*d&h#IP{Cs;4Inoh0Pv5D}_Vj##n=gK=
z9lhekI^Q3UZ0H5H_P#@5)^y~SRlaM^E~n4_>u8WWEu+)>7y2d%7Sm^)&3rRV7ty0q
z=K9_}U{24knf2K*Vn#nc^34am)r6k6aop$NQzJTj?<b$HkU8`p^#eZV8-7<Do9yvv
z_L!~s?(@pWLi?ivmh;R<w_>^?_foshk&3SsW#8}moccRnkrQ~+$1Z2A0+M&dr}NWD
z#Z==ZpRR<D6{R!vJ`OL2DyD)@`kX}%R6q(0KJ@=Fbmq}ecVQea+ZfC+!^{|C8QUy|
zF~%0jk}YLRsR-FBi6kj4a(~-wmWm2RNlLUTqC`niqO_2TS4c>as6@-#U-z7Q?jQF&
z_de&I^S#gW{oEgr?W{j#eQ9yO44W^s*1p~=OI>`#y3Op3%xhnc^@Gw^vLCl3*2;`7
znPd*OK9cub_R}HVdb3)mY{j14)(F-iORr0|9{tlMJNRR(^^vrPGT3gDwe;%)+3M6t
z>z0IO8Lm3i+IQrx?8MjA*7WE`8PO`hTF_T7i%#;f&RKU;mVe3J+V<rQ*@f{X)+T|~
zveVo})?w{cvR#{n)^C?xk(r-0w=R2dQPw=jvaViQDRW>NS`+S;%MOP#tgkFND|>jH
zVqI8YDjRsEZvEJyMD|8Y#oDv3SayA-g0-^!3E4lGhfwQAfeiO}R=C;rm<+~E3l(be
zWdFH;7LM8+mg#^IA+;t)W_No)m}#3OvzdJ>^tmCGk!`w#f%alqXHuu|WF0C?y3i)H
zbA)A+AMOjOw=-mcMt6kH&guX5aZ`BZ?q1pTg6qOK_cYm!7ng+bEvd3X;(1}UPl_zu
zr&Q?Ov0WyI772}4Zj(tGj|siIw#p`F4+*b_Y?0YnXA0x~+a!xf#Dp7TVr84lGlUmL
zqhu=w_6QxfZIJ0Qb_z)|VY1fM|1dRsLuIRT;)I0@*2$V$qlL@G!7`17;X-%fDw&Jp
zS|N5cP!^D~QmCQlFLS-PLO4{mLPj3;6#g~$k+tZ#3S(=$WT9&ug(PPW+0z^wp;D`x
z%(Rs+^bB;7h5h9S+h04$Qtgd}Ct@6B+miHz*FW3KmX*_lT4}a2g?^H-QO;U+nyMze
znk|s&`zr~@wfVAiY=LlF8Bf-5d(LXHfGg{tp0NtN&5{k6O<G-AW+HnKHD<NC%TOjQ
z7_xGYHjoLP_F3(n)RomL_E^pD*O3`GJ-52AqAlC9qur{zfFe6`zQxLlttmVG-(9Ph
zH5#&mTJ=_UJ&3Z1<uz8{UZ~25;EGjB3|>}JQ(@&Wtt8VNKV!8FQIKtBp0p~_l#>+)
z7g)KK{gqbBa;<o_zonP%WLbr`%t^&FBCDRYvr>01WK}fwP5Lf;pH;=aX=y}ms?}e@
zl(exW$*Q<yLb_mnixq19Nos5vYgOGcCgsFLSXqRQNQwFDtR_Fdmv*%US<OL%(u_a8
zR({lXQoPXHYOJzPx@)7G)l-+Z()$IAt$x4kk<L7}wb~iqEmiz$X=T0OrF7QH%*yH5
zGigVxiB*pIQz??KZ^dbDmonP4t<*x>q(^^|trktSO26<4R+l9Yr2HtHRRXhF>X*0B
zDy8nO)bGK(pgFKnD){kD5H?mXo#A{DIKwxk$3s5~wlHd?Mp^F#ebv>{tcL#t$NjHK
zdnS4WC8JlQO3W96N%)eKva&-U*1I58f?EY~b?2pTt~Ch`uR13^I8-lCm^>q8Y26Uq
zm7SKJ^0+E^z&a(J+gT~lY%Y@8pDhzqZa6Mo({)lH`;{+Ut5_(wUU*dMXqzW6wa=6O
zjm;LkdwEED?uc0Men*bf@;)T6B4tTWOz#ssydss38toF4`-`QtpzVUEpHV3niWj(L
z!&1Ggv4UUbKsx<jgy3&`y7U4eMBtmaPwMHkN-#*+BW;TJ6Et1kC1n<R3&sL=N~2oc
z1ff&OQuNzm0VOX<DmAtfXxk=AlUE7^8(+ms9W%@X^Lyf?A1;~*-so<UroPb^$lZ;R
ze!$TMDKSw}2U|@6AGbleEt(*(x)3H69mEL^1cXY#?S%rZnYGgJv3bksf?%mG^}D66
z^D1e>(l3@dLxEDaq>q-%r2f+K6Ynj3Eq$e5TK}^=-sK}@%=B0a_Ipb?%omm##-38T
zZ-=Er+fwQH?pDhS$*$6pGfkG8>CVzcPwOqWHZ7K3o2#+Bxy3=M&bn$DNVb;-tgN)O
zs<)9Q?=Q1lA1jommY=kILJ&y9pBGrlYAvL!-?^5DqIl95>}<<^RjxETNNl<L221*K
zKV%saWg_L4@3TbJjHHpzQY~j|4WxVLlPqgu^rX8@<1KHiGo)(*VlCBfYfI^SA}r6v
zQKgNg>nx=dEvZ*~kY&w1lJx2~UrXM0b?F~{Z_AH*1Sx-+o8{NXDpI%P#g-m>m8JH_
zZ7usbN>YtxOUwJO<fZN7T+6Sbh0?8BCYD?5{z^VO>06q8_$67nQQOky*qo#=n`|le
znw2!ys9Bo)_$GPQr(~&mep=F`xX^NO$du%$#XP@SWm2*t_#1!s?N5^7{gZrT+eb-M
z*%<#db5zpwc!;0&VpyUu-N%m<4N15<J^WmU0g2G<IiL9XKZ$-^JO4#VujF%13x8ns
z8%ascUA`l}M`GK1i~qKvOLAGRhTpQ|g+zsWg+I@JCh-ZV;P2^sBH5aHhVPo!F4_JM
zPO#FaO%l?S&%gM$Rbo1Fm>+oKf#juH7T-CsS+ZFu;-{K4N&40T{`a?y61()h{JVL#
zB|A!Y@?WmFCCP2w#uqBoNsfMs<G;RLBiT=i;kTt;mw4HQ^A#+sB-5d5`I6Dg5;S8a
zKe+UwWcJJoenMEKB=Dgpzk_;SlKIJnzx&x)Nu|a=StaX?<f4rYzry>p<nTH^Um$-<
z61tzmUwEfTf-5oNGxi;q<TvZ`fqj8Qb%e^dm^mtmRw40CtMVkp7OMPB+YU?W0~PsG
zyn~X4l)n}a#<C=5j{US4DwjzTZcbaQ*d&qAdp}$JHW5iG|BP774j~eK!$FHBXCTQg
z_g;&~(HW9!8@nyajM62~#GMu`gL@@i6>S#6Gij3BkMCRjbC#8eJ~vv7nCz6;s^7E_
zd`OnG3a(q+D^HRv3A$u)YD=OdKc(E_0dK3M>&R&f+le^I_nH$HlUFxMesv$U_?i+c
z8UAt5!qq-na$Q?y@oH{^B-R17sA~+D{0uo@F$Axd?AV)TvDQ08^7Qx)3#!^$iAH^b
zh5obE65F?%EVdsDk~q&tTBwEvN_dR*7E^})l3$L&7KWoMBvqjS7RN99NS5#Qu?SD~
zmb4bSTf{qgN;o%{STxDIOA>qREutQ~O7eeLS@`BTOUkI`7SMVp$uV1&#b0Ab$=20O
zi`Gx}64MkNi`O-_lKY3XENnBZC0<vF7H^kXNiIH7ws=gol>GQ4XQ9w%E@7$uHkXu}
zNgTL8%-8JTNUXf4%oCTeB!rFQ=1-JOBpvXu`QDd?lH`(p^Q003$y~#0^UDc(lFe^l
znA<xrBz3bL<|;~b$pq!0Ir{}wqHKN7{9uWeL@DsLx$8EvWGvx^`C=yxNtN`fd4>v6
z5_YcAocLN*^7&qw`A9il64igwTxB;-a%;Z8e7BdPWR{j^&Zo*tbZoNCEk7)f7zT>X
z_ulv;R!e}))y2QWz2bf56Km(hht8y$)3~!@?wus_%(-vkb8ohoFKeF`<G;t42b`P|
z2aqDnOSVt`TfNTQ$^Elf<{e~iNF5hvMEjZtj*W`frF)sT-Tok^7Py+{9C|OldCk%M
zMC_p0wZq1IdeJ-ar4hdQQNn-X-wV0s(BNCKwXU&wZS8BZznz}>qU={<zd)L~TuhhP
zDxPFcb$B73LsZRE)t`yWixtiFKRgjT*8b&@8rsEGoj-a0N7}@MkJG%atq;Zi@)Nvs
z?k(b-x}&^%jQipY+d&?Crb(RS-^+W|en;%FxtsUwY=ihuMkkM&Q7<koXycWwyD4T?
z-RGqXYsJz>jl5H8HR4wTbv(6^YhsnTYrOkSSH*_pOS}g~m&N*K<vdc_Me%~Ar+MdA
zRf=0fPVmH*=fx?>M|oAM=fsNAgFMsGGva+EQr`Rfr^T;o5#Hz1r^K|U={&cLV)2p>
zyLtbGoe(ekoy==-EEF%&O5n|E=ZlHFO}w2yj))(*Me-JR=ZfRjh4OrB4v8nWt>%><
z$q}!^{CR#mv&835EaNR%Efe=uE#>XDk%)h^I`QVUMB*QPcD%N4h`4uJz#Hm@#OLrl
zo>yIlc#VN6Z>BI^JZ@va`?PPLc++w^&oW|<xMhPTuikaHST&Wv%Qa3F+sSaeYNZsh
z*Qtd(=Ev<~r|NmL?v8C@+M{n~-Bk(Vp1w&l!(;K{17F9?YWK#8RdDakj&0Z^-p}~Y
ztjQx*{M@p~%+@SgtnTsLY(_m&Y_+c4?Dx0ue_~^c*~;GaVive-HhC{Z{4?*CSx?1U
zaaDP>nd;$SabW#rGfCPi@rx(t%>pA=ikA$Qnnf=Q5NCZWGP@)26E`X6n{A@65ce_;
zo2`@c5%=;l&5n$FiJRRpGe(z(IA?W+*{8;(V%N=k%y1R1;+{PzW{G*u;^3@AGyMZj
z;<}TY&FEVk#S5#V%pz7V5(}Ewn@zabi9Nf5%^vY=#I7R&W)n1_nEBJkEL=e#9#Qcy
zqfJ?e^K_lfbpPXtP5Fz=wm#;HPr3-r6mPP{zXHw8#?G0FU87lM+DDDW@hMER!-%1H
zAF5*(yu(18d{oOUCQ482caCUwJCGsPs8u$Lbft^yTIJ0A1vIgD&o8c+NfFnNe&?!?
zG{w}PU${LBN#eEmaqiStqWA!Pn7jJDnmCi&&z0*|5ob8O=FYV$i`V(Q;4ZnPB-Re;
z;I>^<5I4rPa?hNS6E9C|;y%b-AigcG=UR*Yh$#6r-0?lXM61tT;Z7vZiT2b~a2H3<
zim>}<xG&ax7wvvg%)PN<MielZ&mD68Dk4rD=7!mQ5ncP6$<;TX5IGY?TyvvOqAR+9
zi)w!q;dpzwZ1qu*m%~o3meL2&R_|?G-`_)`UBPkOr!xbhxR_{e@uz-~YjPO3=6#>&
z?}0U3?Y_67vaCREOV?|W;P`UxohPqErR5%6xrbe%`D$nGp{5ri$9s#oTk4;QBA*Jm
zSv5~ZiM{6Bxhox_$T1f8dgWu0<98;v_Ut3koE(Fzbh=e^TAji@RrEk)sjJRK3YtY{
zIC$>0BTb^eHu7Ba!*@ikZofHSvKvHO{C;p2WY&w)LZ&#OlAEG!8^<|+v0BlJ<YCSP
zQX?X!_j9=Lby1z<HRm#@5-mUSf^#6_im2&S2dD7BB@y#NE9Y<e1<|G(O`NOg6{6gx
zdd`LPa?#oL8qU}Bv!aq$S2)OlGa_iPg0msxw8-c48IA~?63zZ7=FCFHq8zybPBn5u
zq(aE$+{Ow;+h|!FbxFSHrlE*)QFc@`&I6ny*?A%byS<#&Lx)8Qt~)uNM-GZU`fTG6
z3$jIZtKv9DMVX?+@MsQHA{D7@4&(67ibdJm*KnAXnCQozK+c9Mh{y+7&iPmkiJ&YG
z&YfEsqSHs6Iq&YKi_V{1#97h0PjswY$XWPgk0{})IY+*0w}^9-#R=$56}2}pIUj~n
zL~Gl0I1m4!?jJqZ;(VV@5*fcGa<=_S6vYlHbF35-L|Nl<92a7|sA&2ZyMPua%ANnt
zb~4-~N|v8uoAY8tcB<p-O}5dZA@VSL+$B=9Tc@90zdS-TZTOn~DmYBEhWmoOBq~&N
zTF}9sNLVL&Vc*IgPg^7U<lMv-Vyi`;J?q)`4+n|5eQVgICj&+2R$XB~zThtk53OK3
z-}Dvziaf*q-LhPSY%XTwx|WHi67$(%LtY~9orl@KraVOG-c0t$0(Vgbz}R{kZlW4d
z2K%Iei>NYd4|}WS5)qc0!iHTIi+l<a*~0-2qM72&?A%Cuk@!p$J2Tl<w6J15`zdTK
zioG1njyPf^x_mu=z37~!=v|!;JEG1)^s~X8{iKa2n!C4zE$icohFa~}hrh5z)$La7
zA$gW4@fnW|XeJ_Jw<$Z0XCylI#(-Vq!W1d>)7d(!^+g+oG}-UtbVa8|2<)HfI-=Hb
z96KaWTl8vjAzQJ6Dta<K&zf)45?%iBjkTnUEZQ|c$!Z(d5V8J_vChb;iyGwKvs&l`
z(GsQqShiNGqO<rO*5oq0=$qPe)=VT$WTDZ{^4Oy&^3!Z#y*n%~3Z~v=wN@?^dD3sO
zem4Kb^mMCPyZU}(efpPKE<ffmk>PpPD$*QAH7R9X<IQ3RSw*ZcukY9w&M{U{)C}gp
zJH*P{{}tP6A!9KMzF?>&%KCAA0uxysVCi&z!nRwdu_T{9V(zv(SWEF^*dMzDmN#nz
zJH2QVE8l$>Gk1(+38RLvQ;S1c^o#*)-f1;!MR7mo>g>;YRNsdsxGZBGe)ATCU6-=X
z{(OyPxH+*D={?xSrFN{Vi@GsucLD3%x|i5TcQe*V+H*|mVZz#3*ol!m^;v$mo?wvY
zKaly`cI=HOnbrTR4P$tzv5xCM!aTi{SS7Bl*jldztf}Y+SdiD8X*Sl3*?P^Grk-!Y
z7J5yXRy@9g-S8YW<xDnUt2_ryzmjibuRVHAarU<`Z;x)%xb=0|DfdoO3b=v&x3tZa
zaJCx5Exm6V*me!mc55{4pS+5ZUF%G5Qm$a%oUfVoFTRA`U2@ShF!}<v)9IWkL0W;4
z7MGY(u9jo@4#!R7UY*6179BCg{XK()+vS*kWtC#ZHWE`#Knd0&giR}UpTv3u`%QP1
z6k#v;yG##0I*!$vZ#SL(T7V&D@usD^`IrMI*0k8`DE7)U!u0+2JZyvUI@4Vz4r5Q5
zL8hx(4q_aAU(@|l+1OTwm+6#l7IsYA)wF7v46CF#nl|i|VCTs;rdp>(SdKd1w6+7q
zBGfphXXjvyiZ?RtXG2(>qONIda0ccsM>VxY(y`h<>ZU<e`!KC}yy>m}Jy_@udDCsg
zG)y}E+a&Q{rA6uF50kotomkoUl!<@Q4(#B_xQU>BI~FrEY!dNn8^-MKH+f~Ah_$|X
zZBi7z6<gc=!sJrU7OeAGhY9}fX3V;y)#U2bMl9oDlS!FzELPoIZ!#1djXiIyF-ep}
zVsCC<G4ZI6z#dmum~5H|!_HkfWAegqJr-YC{O=PX1f!kJH#sa_i(Ni-*krIF7_&T{
zX>#D}Dy-lLX0nMLgni1%FewZR#5mGDCiGl?EC5L{8EW;#BGMC0=6)~7*6rSG5@zFr
zIVMM$sBHDda9h`#D3p3)4Y9!{KCj)eu!sPYw;D^a;k7;{waZ+wbt~OX-T`N<difHQ
z)i<56Id^*#t*?%l*%B)gCeH!$u;ZERj<v_UElo{yPTFGD90L=4k2R)ZNH_5y3$Zr3
zrb(Nx0NY6>m=ufon6fI)r2d{chRH89G5KSLeVU&$e&fK!oM&c?-=?y$v`-VpoNK07
z@%vHZrU_&0V(*~wS)LJA_OjQwJC2Eo+q;c}&go;T?sppNyw}C>x7&>QMhvXt`hDZ<
zNIGVHq0!jk6b&mctuq$<N5K@2Uo%e8)581?Uo@5rCu13sbH;r|8rboS5@Y#3B382N
zxN)i;0Xvj<#MmZ66^oC}F?K$M$N1|d#z)@au)dYBv8|C3mbz@ev2m;d_QQFXao9OI
zEY^0r@!;qJ>=rNH_&V<|I&T<j+_~*H%F>Q7cDOc=E+(!sp7{0?U91pfJmD~ln#`>*
zUVPv?Iy>oU{PNxmdSlqdxDGdsM!a<}9`&6<r#h{TH|9>Fi7gh!7CoQQu6nkyoBk)1
zRb^;=I`$(PeU4%5cVQHjoS+zceEonH98x!yI1HnC7~WVL8bZ_d${SBV96*;P{WfBd
z-l1}_Ka38B{D+pWn=<k*?M3bU#*IS9-=J6AhK;IhUZa|J{YI+~yh5YQUK@El>_U(0
zzc9)mzeF3z9Y#vw&(X(9twwLkJJI`dca462eS(%x+%k%F?m%}ARvR&7k5TjP%SHy>
zkI<)&&KqqrdWeQMlp5iaTF|bmMMhuh@1yo*$Bazy%_x?C$mq<PCbU5&Gul>m2Yr{0
z8i~F(pr5xNFdB2cjSk1885JD7g+5%f!|2F=b?7ml1f#bWwWz<-CZnYE8gz;uX%x_L
z9nCNdHQK9p4V~3oZS*zqDjKHbZ*-&aGFmz7ZPcQE2_5?AW@Hp~0afl>Y}9tG0;N5*
zHEL8ikCK`!jsC1Thkn1tHIh}7p%2Q8jiP^*qTraGkvQNq%97BGew3a<Yxj_hs=pVb
z!mX-C4a<wr!Z1Z6@~PwKN58*@*QX0mw#!e$l4bd5fZ*TDUVIddHvDWDF`b7-l1B^$
zKDnrm{D7hVsY9sV%p1enZ#ii1`<I4^zS*d#>xp5~nM_o-<)LBYoD?m(anEpFkOWmO
zzisGTDMB~o-!M#;!_d>>tA<}f5%lTqO2hi=5IVBC%<#DyK*!gfG_>1v0Da?KU^skd
zKU!m-YdApPhwf!(8FF{-L3uQhVZ)Q%=tCu7c#^vd4fwvtunpab-WyIabbq%4HS9_>
zRCY>6|6%Y9=><t>$@M71-7|^k-O}}j%#{gf`{7_i>g9O!J_s;er@93#Px3JwiQ9~(
zMz|X`wQNK!{gxPxn#7_n7uy@IN21Y<W>$tegOTWfHqVgtuL9WzXKHw$BpfaNrf+Dp
zAPnst(l#VVhN4Q($%X-U*P(iM)eL)>Yf=5nN`{x9U{tMWf#K7^Rp_vEj=97m2(8>b
z!~AhJ5Dncp!TgO2K)(l#G6UoN&;zc6%*pl@=vRwg<{Qi9=t@R6la#j%EmH1e9{uix
zzWDZtxhd2W{WjRlgd5#a`OXIBxY1Jd&+S@fiP#l=Us1&@{p5_+9J|2$vT_NUf}CZ_
zY8Rur+fOmK>p7y=!U~yZkVUAqPaf0wqa9jeo6VdEv_*d!ikV7v)~GWPVs14MqDgam
znGCT2&HAvDsXfU@k3QeVj9zPj${ORCvv+vt*2-w+8;%*e=vWvNpUXj~pfyZ%o`oJu
z3}mj@Xo|8!mNPdzHAc%kJeYSJj8KBWnVC?=L}M6>m>bm%&@v?<vvRK<`h1GVbo#(R
zKlPe2b%J!zudN15&qi(Z{WUuCwiyk*SFFhd`4lu;LSP<J&_X>@aLiB1WOO8aA@gXz
z2D)q6yn)P59sMf&X3$<wKtuE<4MNS-(95_n1KUCsbYg1IAWRvLGJ1OrI(Oqxo0e{a
zLnDf)<JC@s;<XAW?|7TR_f|Pn1-)-@V$nkMWn!a2cEw*Lb8VeLyUriP((RhT+N@v5
z9kYuD{6BNZVy$xqLEC>KWxr1uG!Onj<~|e}fZ*?lQ)ixm^x+H=e>2;lfAKVem5L4E
zD^o~zCS;Io`~`t_?lZWQKY>JrryAI*eMT(3k_=R!ab%3Y#enyH3^_=PF(}+RiWn^j
zH&`|B0Vy3_V-UJ_7$H6jG`Q3;gv8xkZs6xJh+I1DVc=N*4tXbaHb@cnBY%?@8T_p1
zLsUbB29FJU5rw7Z1|JLGARoCbgJAM&<Ti<EK*)TB?E6VKAS-ku>;X-KnDm#(-G>B&
zg+HDno>y@O<J+Ghb@>YojK-fLw2XQEa~q!^v75f>?|Rpc6#Gr;=dFK?G~0~n|LT5(
zbTfwZuLV6sy5;)xYo4?q&12pA3M(EU#hsn{C9Ta!Ol_OK#N!@9J9%HfvFR>Shc@cF
zxZFX!w$|wr8yb+NmDlvSi*F;`MHlrC-@Jt!&_Ac|x#%X+q)?*oRa=XE`B<ob#O?;7
z_AF1If1?_q)@JKd?XDw)VzIu@jVfdchV<L)t|Is1_UY%>UPgd_s(#g?ONhBml0NO$
z1>`<`i+<bUN@V%pX#KW^^GM_SFnyY9IilaTM*r%)vq-{~K>cH$Wk~sv<@%2vmLgC0
zc<3+lJ&g=UIO}V5o<c_57wKE9K8d{M2=()NijW%wbA8Y76A1j(RNrH;5OI8Epnqs{
z0rIY%uFw5^4B1(tsZUHfihM%}`mR6okeDqv{W}@C$Q{3h`ZA@%h_Y~AuQdB0;zIqV
zhoj^mG5?G>Zx&@CssD}Y)tO`>srLr;<S$8)=ySb#Cu}8%ldM}0G>Q;~ZJm18yfNg~
z$~Ha0GX#mSy{|VP3L}%+je45H07?8+tCyCPfxPLj(leV&M{Jre=y9<9$o_L@^>%9P
zL#m{w^wf&>ATJXN^}evvkl}zlJ)`Pf$a`V7-f7oVq?01nOXx^JF3bWwG;{}&@^-J@
z*vNK-+qhHjL~0V!Ub0Q^xcoLG0*TWbKAeE`ZH(4SXKqDSEDO_%xv~X0XSPP~sB;`L
zsTQcG^<)#mn)K1@58sHac;>D*`#A=QxV}U${6I7kanxQ<Lp=)d+ij(%Ua|o(3*qUl
zw~9c%IhyLt+zUf4>l*02S-l=v{YP7mFcN}{^^^6o_N+q^n$+|{)Yc+>rAm4`P6Z=N
z&;@!u!qtdu<D70*OAzwFYeqLKbR{y$p3r?g5r8P+M|D#We?;x$fNrR^AF|-_Tiu*X
zE0CcJUAjc~<;eA{r@Fm8%a9$3k95Cp^F|E(n{^`;y^ve{23>NI2jZ??tE*-0j?_<H
z)s1d*Lkv4Bb$>^>BB@u)bU*xbM(Pfo)Mex@LB_Th=oXtfA^4TKx(UsW2-PY}R}$uc
zXp%&_Q{U{7-(NCx%MaQi-JN@ME4j8v@zoUFxn^r*)uBY){0Jd3o3vRM`YAv%1EO^6
zj#wgUmg{w$1bk%wKZ9gKyE*dav%fAcj)$;2mgyc-Fhim*F4grr%|Ws<opgho*~r;=
zJKeIkrpQGffv)==6Qq=5rfW$vMnpIh-MAV<B;<ph?!+o4!gxT_ZThN@JU&Cx9XPCq
z#KZrLZ>)5Y*+@lQ{4*US)#WckBbko8)BDMYC21p$zrHdQuTc@?%_qi85Cyqa_km$K
zqlvsb_Ks0|l#G1e`G%2gPeOhMy<}W@t&V&WJYg8@Cn8UX4;j7s1mxtWCdP**RV1RV
zp5e4n1yMU+!+58RM=G!@jAs{dh;2*-Lt~{9a@F+=<HR=wL`T1vk#bxfNtypg;d7Bg
z>U$0`REHNJUu$HH$FjdLEe~b968wS9w;y0wz4`?U{L&ab>GQC$*$zg#$sDYROJES%
zXW>^v8yQ6@Kj8ek8yLG8-(j!f5JpM!3_QGN6@!v64ewav$LP`e3Qr2X8KVtf;PvWm
z4A0Gz@Qrat#-zpsyzrq7W8~H+*s+Yy;B6d-V*rQIp#Blw7iPpLx-|+Ti*y+eH;%x2
zw5SX>(g%3M7j*`%;XQ2Aj%P5o48cFk<r(`agYYHfw~pDpcW~f_A3CN<{qT_Elun}V
zfAB`?xQ<*~FWf!#UT1jsTiCwiKOG9|4J<z2qm%ox2W~~4>x3b%;O`ObIy;5ku$E(s
zPS3zg*obmhM|SuH%=~gwN9y(*COp2b(>2uzkDa}wlT`W?z5&X0)~tF0C$B%PBU9*r
z_3TdQsNQ%C*J>QqdA+#}UOJwm^Ns!pzWqR=6VcuZvr1qct&A2pWAA<)n(zVqaP=;o
zxZ!4aq2+cRrNVnK7ay-P<=X_i4aMki7v6<^8p3t1)HK3w`D=CH_y(Ahyi%vs;5Phs
z`3fENu3K=6iKkAR>?XYbkF(Bm*E-m^XORy3#|`*ql~AYcQVr~qX|8iCwi>R9W$FB2
zT!$IXOdaS&6`V}d(Fw`C3g7smsdK>n3jFC2LFdc-C75&ur*pOXBFx^uP^TgB0&E^U
zPp7dfVI%%G`ki;@VH|Ffe*Jhk+}l4&|GxShTv|6s$JEclYY+F*qub8FzqWMKv#?S)
zcWEbG!R<6mW3<s9{yGI`PdC%w)}4f>A2-k)Q;T7rvRe9xRS|q}e-(XT;yC<Z^#wZj
zVj(<kewN<2r2v*wJVh^I=fn8E0{YY8qwwGAT)J=B5qKmki%yHlgBxQ-biPq8EOG+$
zBLjzEXRW<-uhR$N5929xuc#dOKyxBJ&oCRto!Ct04`#w(M--iUMh1WMSx;XPD}_A_
zgXvF9C2-EHKmFv02!8l<8NI#&gQw3erLz)HSp9$#y`PW3j9@$Z`zZ*fnG5KPY5=St
zZ$|G)%YX-78`E2y4!~Eg>e1yEro)M18eR5aAFLZeqDRU0!u2+)bTnWOyh2rx{#`2#
zemw9;yZX&8*r{$-`))}pd@|>&w$A3A@R!(6+IKBdVC%&nv}<OP;mxFX+CS>I!<i$m
zwM9r0T+;ADJ9@=7_-tN>cD80Bd}2$hwnFb#7<OsWepD6@hf?abdlR?7M&s4mPWEx|
z+q;*w#};gcv18}8-?wdqnF*!Z7Dr>@3vNZ)_cp}99NIDMb7s--(N71pUww;&r<<hO
z!A%?BrTK`qVRi%zC!}jThJ?e{+;(f9HVuPcQj@iVzlQ#cYrOW_J0bALyRq8kS?l2c
zjz(yEgsz2~<JW2PIcwnKE<xIxzORO(w0yP4@2`UCW1iZLc|mY<gNt^5^h!89*FoD)
z7zmGTves6X3xGE+w$LU$_k&-kv$f+&ePOHjOl`H46);q%qy5KyIeafmOM3~$2cC%}
zYPWsxhP7>#wae<fU~{~jcDu|I7WU24+`>IzZq+xMg1{XnVUsk9{8ISix-nWxw<}y@
zK19>6bb+@o=%Z;LaEA3>cGDt)mcX~mJ89D_C)jsi8?9^J5$^E6Pg8j20J|79(x7vT
z;4|N9X}<gI;n{~(wAdg!*tzHet&L*~?@BsLJMh;UKDG1|Eu&iq-=Y-Ko?NnmTSjwf
z@t6R<U!O%=9c~F<&k@lwZTaw#C_vL7TELrZ_R@wv@L(=(Cr#n58T{YtL|Sqo7sf7b
zrdgzLV7-henw=jTE?>Exmd$3tMkc{Dp`0mv@Vh_Fq|X?hc({xfQ)dJ_pIAzp$}@yP
zq7$t>i3wM`*wMbNFo0i^1hlOjefY}|mu9J`2mh=wrnwF>;AycQt>lgl+#f=t`4!XQ
z1|Es#y-yp?{;fhg6heaoo+{8-i>R>N=|5CFjRKeNn58;?*MyxtzEW>?k>OU#C#tB1
z1iOt4Q%jC&z?bX#smi<5VKv!nYU3Ir9Jc-iwaK0UpEB>DlId#ji{CBOsyP+-=aakC
zlf8JDRC0^j)2IwHlB=nar*SZC>1C=dsst-)o~N$ctOySeou)oot^n6opP)+k^6)<F
zDD?<g4i>ICNS*w?0Di-gQjfj;3+?;?Q?u^=ffhd8Pknm!H<VGZiyE2v3;Ghbo$8W2
z53O>DrzWhOgU;h)sUMd7guc8Er(QOhg}9Y#sm-cCpy0hLsqE=*P|ETZ)Sfpp5TfHr
zeRXdd5`A>0nq2q_?Y*^#+L$*5MahKJbNjzQi$l$+y&ESXB{LQ^GGGF_|I>gfbodOV
zKB7}s8h?Vc3pJ^YgmLIn9D%xLb_}vvgrh=3qtIpCLTb;G5s2|>j<WyO2WZc^8OpYE
z!_ec@3CgA1_Yl!@l(INu2=de#q)-zEp~RuL6qk?zNOG-<a>MH#bPRe**=N%a<p(~Z
zWE=elNe!AQ6B>O`(!^~_(cia_cf$=z!NePgoOP8l(Dxd88d^!&)6oNEaLXtW4X+@>
z*<woWrEaLUC7+^svI}xPdYCeh^AfrllS%oL@d9EAG0K+Y=a6VY2E{Pu8T9%|8igI)
z2^kdcpzQO03a#CmK+$u20>KWOC~6iRPzf%QvYgotRdt0>x-=g{)n`^wuHf3B%49!E
z_xwZXh>JI6#g|rSJHd@Y7;b@F-a1nB-#ma8R@hL|pWcURcJV3P2hC8p2Zv%@e-D}^
z8Bw-YH9?|&24&&-yO7c)3T61@9cb@fbqeiRBQ)TRr{rfhK#ml7N-TC85)b~;%1Ez=
zTCaT98cV$e{oMaWt7O|v$YA+Lt+Si!phdLzTC<V0kmvh8t-{b7kVn-kEy?N{$nL;1
zt^5AfknW1dS^+-Sp&8l(Ew;xs=<fSQEq|9PD5I)Q>z?CPNO<6y7HW3|dbRwb))C=l
zXglqk)>r-|=-1FGt&_Zq(Eh81S_Pa7(8T^ct#_uC&}yG-tzE_y&}E8PE5z_TG&caW
zG7ZWh$IE-QRQ1n6iF<cy_2{03j(Ba;nqibdm&tKj;fyoT?f;^*v>2sOL*;rc9mZ*>
zYFDsUBBKN<TpFN7)IA05B>HIm);$Tizgeo~s9y{zo^#TAU{D0rC);VAG&})qTq4kV
zV0;{s!<%V2vI?Qxm&RJZIRy~4L{E!oo)6`0rD-Kv9)o_`k+gKIk3#F@RJADfN1)0M
z1+9q1dC*kBAI%w;T*xeTR`a#TVQ8J@S539$hoC)k<C@t42cet?!<u2iIZ*zge$BM?
z*-+m4*P267SrEc{p;;7{32mNg*F2LXgIsR6XwL4ELMr0Bn#T`FpthB_G&4nFC|$Q&
zvn@vinT%Z0T$_(UcdE)Yg(WEDxBs-}`U(W<^g5yW>>3Ptk&bE}yA45AZ*w#&S^%Ve
zPNJ#uECY((4r|_gdjLA`xL@<ehjeIAVVCB@ulpg5r%9S8e(!^<3%6*(_<fL1OpInN
zWiPbKB3#qaXb%+hV~wV&Wg6ts6sXB_+70nCmunXI?1B`7Jv3LZO@&_SJ8On-+zI86
z+H2ONq(J`HtTaR69njBxJWc<@$xxxEspg@Q?f;4`3^bWnlc4GzZOuP-wn2hYvZh&Q
zB2=<fO|$G>0;FiGq?s_a6$=0Jmki5og(_Qrl0Rt1L!S;!lM79^K!%~8$%XcD&<f)b
z@~F>dDE`wsG8(oC+F$dAoRqW?LJqtnpNC_i4DTmo%VRN6lEy=_LS;0x>U9&D-53S&
zO6$o5&m*Cq@ipXiBO9Pw)>p_Ie?>ssf1M{cks=_*gHm!lI~=-|T||yv5(fFLIYvIe
zYCY7Ye~9c99|{GHNXhz82-JK9A^R7sgSctw<c=$AA;fhzxv+H&^jtZaT-_fGQJ=+=
z^=4N?{)MsRml~^~eNhqQ*W6W55qBNg+&u`oKDCnE5w;R)yt#thuqzO1fIP|bhXSB$
zJ}zX@1%K!S$$=c%;s@<{EhI|@e4!Pm&B=d%t$;MQu*l8YE1;(WCb`>YIRs|uWV@9<
z5bLfcc{p(y)FdX52W8$+U;vKHKko%~Q5TY1A9zCk|ILvu4|zZhXJ<(77kWU<#0gRy
z(;Z5)86`QoEQKD-50FA5+#p=@ThgO+SIAk`MG_UeK=CV|k`6UELz&u-NMn6Vpwj+(
zq{DxlpiAd&lSBsp#>5+>HrK^asm)c=`e;Wed%l9S7<GUW?wujUpIZdENsCDz9@;}H
zf%&AWaXaV{^)TrX(GE)QlaT~MTZmnTl0F36Ko8;%kjC~{Lm^gaq{SzN(BO|`(m$3N
z6xq0y^k_r?y+AjT6bS;zX~hQ8A)zI7oD@QeTgQh!zX~E9JYWIYp7bRto;8P3V!cQY
zAM>DdX0D_+U(KMWUmQq|I%d%48`h*zH!idw-GcOf3kSlxvq_e@YzT)pBt5*vg65y-
zkgg1wLhp}gk>0DBLia+6q&Pbh=onL(<QQoTZTPT|6e=@<^e@h9Jghc^UL=3h!1|d`
zy8WcaAr&U1`+HPl%+>(9c5hJQaFjmeB<a-<W$Qr=e%%^vH+3Ov%}$N*4-DvJ&m)Z`
znhfY~akEB(s}8g#ra@yYkq({V)M`|p(1wOTU)6Z>hz99huhg)cr9vyx$}~Q)sL-}0
zCpD&mDUevMK*Iymf{wKw))=nVgid5-YP@_;hK{bpG{_V(B%)?$ob)6?32)Oh(spS;
z%Sv`=l$5JOIvW!-Xs?OT0C$r{uL==5HL*eCixU9~x*nntl%xjz+Pz9cu2dB|;pC^W
zpi2c3EcDj!Q&xfMAGm6aF2+MkWR4ool9Zupe;W;a84fbk<ZB%4QG(D{Y>gO#64ZCX
zP(!p-5weJ6X#Ci%0PQfLXxz9Y4_z81YTO@^gZeKjYcO@>AY8JXMqA)Q$i()Sdb4-|
zwCLwIb(K4R!P16F^;6&f0C#9i9pV204xU5mHJg3|7QRp2_S7$++|jMB&@&GP4t1&<
zlIB6x>NfSP<#S+{_I-6P^d}JZHmLhI&Vu)+{y~*ye}L?mDs><0AArZcpzgHoJGlF?
zO#MK`H{g5uq&jhU20TeFQ2)f70baJb>h$nwP(7Qeex&d#px?&S!@H+IYDR{7s^%1E
zUAjm8ZQvK6u9TvFC}$G*KT1%~Yo7o})+Y7$Dih#JK%_eA^BFuNhpO+8d;%Z4R;gcZ
z9S1)P{L~$A<KXXlZ*{WwM=-DNrtT;n0}}&|>Q`GwK~I^D`cCChP`8<{F7_D#2hBL@
zqp}Ym{Ij8YLHjT;yvk5NMjQscJ1FXdf$u?%t-5-8-Vm^xRaW2BJqWsP$*G^D4}z`f
zzlbK`1K@|tcj9cxJFrjg3z0G055C<WBW7{?!6xw#(RbT_;E7KkG4y&LFjsp;tex!z
z@RLqrv~w?ba;S~C9(@Z)tL_uew7mf<D2+r1(i^b<RV`6}-D^-*SVdfUss}W$zd(HP
z;T7o7J4-yne+7p7PZFDUb%U|f1w{UxE-)06OB};>fiBZ5;&k9k&^Uq-R~&x<PF7?P
zzYaYIJGbs3j#xYgOD$4}W@*m=ZZd&*`(7t#zPgE6Oy~r=cSI7~*F6P>HlakHvM1o)
zw^c;SmkzML){kiE)B(oRyom*pcCf?IjTq4N7<`#`BnBHj2Adjeh!sg~;Q0YQ(YN6d
zuyf@Qm#97hhZh<V_lG<L@9!~)D(71PAEgjSzPErRPjw>Ms|A!R;fa|?AAnb_a>P}`
z_rV{@FG9TSeW1JiJK-tT41}s*2ypj3;MzV$K-u?zNA?imWm*$(_3tC3wA}?Z>aPfq
zx_5y=XD6X(+Z`ZxxQ)PWY6QJ2?-TxNHiAp!Mgn_t1K9PVmQZ}_Hn2ZZMTjEa29v8V
z5Ozk_gHx2VgsvO6fLHfP0;YNk3?C~XAdxr0zO}i8&YC)a*Ulm&sMdjlJs4q4R4q^|
z%pl~{-T-jO9s-4U15D6U2p?l>z^XS11mf*#aOL<W0;E|D<kv?MmTtWc0vMr$mCe^c
z?%P#_D~xNP<Afg}Y-bf%5avx-+i?}}blnK2SyzF7uOq<$Tmf-KHU#FI%V1v^pAc+w
z8DP2`!t0z%K-_CcxG;7RKt=y#Cy$FDC5%E?Tyg<~>#7re&Q}7L-hXt@b(KK7NRALy
zT>(C>|D~o%ssPoD?`rbf&VyZVC)Io&mjlZaV`}}Jaxf4&q;^kq4rJ=|seOBY7FfLL
zR@>!%7PJ<2s(F@{fsl|kwU~uvU`YGET4&@Lu(78>E%R<Ec$Z(Rc9dBPg4R~4eFmpN
z1NDO1k%1Dx>@HK2E-eB3j-FKOICBa-U0t9Ssdx(LXyvN8Z9WMiUSz5zKPm>tb1}6^
zUNLyOGDGclP7#>b*rWDp>I7hR?oe|JJ^`E$CaBHT9S5uYH>oYuI}V}<k!ow9LJ-#;
zqBcKV05)Z=Qkz&_0K%91sR^#;13$dC+FeRMuzl#Nc52@-KoL8twGSKx6P`9|%a$Dl
zcNO?*npchhX){~RoO%TK!iH*j>3IO>#!y>6oC|LK)lv)a%LSVniE5=ahk;7EvYLnf
zVNkwUPR&+)2rQYKSKayLAb4E&O;s-RAPCw$soLM11D@NCsjBdE!19?vRkR=*)L-jW
z^_9;CCdu8ZG260$*s@dg(d$ew`1z4)x@RV^z1XY@s$}4wmZkb!PX<~!wW>R0QlL0;
zRW<5|1S~#Vsd_S20=CAKshT|(gFM5Ns*0{+P}85U%D*fEPm2$$p3@b9f%TcH37Hu9
zOvhB=ITU<-bwG7^3ktp*O;as+jerlUcBmHmAfStspgMLF28~ZQs*25Ea4LI)>dq4o
z*t;S`^{N{5FK(+;9S;CNZ}nBx{E`9sQ7_fS(HWq4sjF($%L5>Ifurg!?*l-w(OOk{
zD;-?fXQBGZA{_)duvLpr?*|j#nW{yU{Q#-fQT-_02S_`#RK<Vxf&xpTYD&spK>v(W
zy)?Q9<W??JwTsvT6yxSq{v|F*HvOhzy*v%P8k|r$e|I;qD;ZTuu-^@`!v|FkT;2ux
zb$V6$O?LrqPnSwgaVkhW`cx&0k_sw=9;v*}-U$ZOn^jVkb^=nzZIulfDZo*7L#1GL
z2MF`Ns$#HX2S`(>RQW!h404*zsOW4;2E_-8RdU{K2WJ=Os|2p!4$5Z_sYG=rfzle8
zO4G_DkiP>}N$S`JFv|lf2|n9E;-}pzbq^9jKt;03s-=m*Y|~a1r#lJYkI_bzolXg$
zy+1-_?&el-q-dSWQ~RwTI3!4Ax+WfIP<>T4*~Ehf&plPx*SCO_gDxue!YzQ|>!5P1
zDh@O#TdTNR#esDX%vD^fHiOR)OGRe28SHmvs+e5c1Qh1!Dr(l7fVfsu#l3nXkl#sA
zd1Sj0>=EEpifd!R=%)oLcO7CuP{kZxcsmBvY@ESQJI4S`qY1p+y=V~s-v~a^GaA$%
zAHb_UiULY&-{O`1qQDBxE_~3lNFaUs1V0`e3GQV+#6N$t0ethmhsQ^50EP;;@j1g0
zVA<UoeDu}`ux0-hJUSH)&_xyaZ@a@m!AvQ>=1&+XzgmR9kA;D&3CHk;gfMWOa|r+B
z$a-+~y%hgYcReUCLGa|Wp`b7<9bah?3Q+Cc_}m*IApYfce5*?c@HrHZ_kFYu82iTJ
z4OXoKv$zPn+rMUomgcqiYn#`CgBdIFJHD;~L5o-5LHZh?{=);`r@RKVTyw@tj|79X
zZHw?IGZ>hd3Gp2lSA(`;9)6?4YOwXRDc-kb6;KK{z(cE6fg)`>UTGi*n7<_BUvCQn
zHx8=d=YOpPjw_V#TQgUJTS^P?Je`%m`rc1vhl)T@o<6O7Y*8SfI($}kdl&#RW<Dr8
ztqTBySKcXOqyE5k>l<agJ^rAO^-@_u#UFec=umbz;RhUxTa_Ek{Q$hKN%>HtFL<C?
zuY4`g7sx%WRyH15@$X(<Rvt`U0TMmWD}Pa50gf*yRrV`d4w~yvDF3uv4u*FfRi1A4
z0rJ9w%1hSy0LEvDa@VJ2fPWrVu7{QZr<nc9Q`BX^Lw}cY>P2th{W?i`*-~%dd1Q-n
ze2*7!4v0~HyUhy-Rl=1|D0%_rgEh((MV>$f1S%`pc!CMX<;vF{dw`B_?#h>9JpP^E
z66Npn?qL5`d*z%X?!cF2rJQQv4rl{r$`@Leg1!?b%7VzHpm>eGvizJI2q9@Jn;vlk
z8to+IV|+JoPo%26=8-Gd=BB8;G1e7OfBnJT`|AR3-k8NDop1qblfUBP?OnhZ-Y4Ak
z7tR3tFpTrv?hLd}_v35`&fw(w*SPq~CBTIG0ypWs1f1<`$2AW-0mIA|+%Vz<3Ow)P
z)*3kh)djb3w5G)%?bdZ1D{?Uy*m((u{&fVNmgP9BQ;y*5SP9O;#S#4TpTzC%cK~Z5
zj^H$a11Q(d!Ob!qz|3<o&hp+O;FJyFYGM`v;JptgRa^ub7pCGamfM4$_1ka;%k2Sw
zR~+u$Cp)k~5RIEWXa}-BuE+UX+kxt`VBCDSEqE0XfScWG3%+an;M@&t0qMn3Twk*d
zU}rnw9>m#zMc#I}-vk@rxln*Zu3H2DdM+*`#2N&p8spOc3PF&i9&Yli5crQ#aaF!T
z;CV&^cW>GX*oUj&3{O}A7EJ;7bg324c=lVV<D&q4m;F%E&J%!F9#cx!7Yji3pN~q#
z?=3-g-Fv03Y)cTm<3FWvdrKfR?@_WI;DbNI&y?0>@<Gd~$4ZZF`9K!(Kq=>)1@O_l
zqg0Y<0Tesxlor@qfZL*LN>>KWL6Yl5rAs;HK!5J6(ww6?cy#@g(y<X9*q&IZ1di~4
zCOc2*mKzUTdzYoObkYp?9v3Omi_O5$ztnPBVFq>)_9|8X<N}4(6s5HDTyPL1DrK(a
z0;=O?rB6y+P%s^-RCI#_XqQ5jPHf_U+)b;M#;6>CXZkCNTG?R#Yj33;X>2f_>!x&x
z%LZ$G7c1GlWr4<jLIW|I1&r?SmF!$t08Zm5U7Run|5+I+C6}23yK#mRy4DnAmQj>O
zR7^o{xVlndqY2>B@JfX{Ou&v#Ii*pS38<6)QWU*426IclE2bPW28(`8Dqit420LoT
z6dmV{K*hEpMXf3$(8ummblPkL)CRg0uj?6sMaMf8|MkCss8wx>2Qv+UNbSDj^io4m
z{-8ne+#C};I8dutevJwG?W+`L<C)<5mrBKaV<x~?mMMyQ4FEmnq+;_?1HjTPPz(q#
z0G3^c70vJlz$PbCadopku=B<gJJR)m?Sc%&ql@%`;AWcQg=sy&*|9^BbVU#7@)8su
z#OndV`;CeZS$bf;XoI58kS_QT9HLl%N*8nxS1Dcy(*;$nzKS2|x*!*LDeiv707(w6
zimQ(@fX`P4#f()9z`S6sI7ecDnHUSj=1v`OUze@;_Mi^P?P4k}4bTB$IXa57L>*x4
zt)=+;2_205B`5|Sq=WNyIK}AzI@p-JQ1QJ69Wc%26-=LNgPy?|h3Y(Qkac20AvahX
zIIkX6xI@zhpVS5w7Qdl^{0DCpl!|G<^+1;bGm-{|?Vc(~jA=kJ`B1@igbLW_?<sg)
zpo066w-t(#s34qvL&4RC3TB>NQLz3=0TNk-LTV!g(B01{D4`TkK3}Bp!G{8b)yEVl
z8Wd2Ua7ZDqTMM|F$`m#fYk}rIL}6d77H~h7t}x8g0!{wA6;4iTg2lLGh4Ok$aQ#la
z!XHEvaMEHG%6v7!aY2MaAw?6YjICAZ`;QEEpI)hube;?bLRKiO+(8CDWKRXyi3~2c
zIV&v0k%0!XNTKr?32a|1RQOy(0v*#lg^)NB;9N9S(6S)`5Nn`duz&=*bm<Cd?HYj7
zMOH8<)Bt<3)fA|kG(fATl0ulZ1|a|WD?hbB1FXOCQ~u=>bx^u(S{_%d4nD9x%S*PZ
z15W=3`4C5SusQ#od>URIlm)zz|IkAO{kWI%XU-D=?QVzsl{6yoOKX)^@gV{rXp*m{
z6T!97Tk@Aa62QBXYWZ*V1V9M6ET5T80QRKw^2r+rAo9^^`Lk98fI%nZxe5eO;c!%b
zzFQ5nP36ezR;q!I6%zTZbTxpBhUI-%ssSUN{qmuvYQXV%s(kHFRj^W)Bp>rc6>MC(
zMLztDDoC4)mM>3J1(IuF@~-}>;8^?`dA5lvC^ZU{kC;;d7vK2E4|S@5>RfmEx^fjz
zzkG@O+XE`#j-0)`{~8t0bW0$w&i^;=Fq1b>`ZsT8B7fjNJgEOyZem`G2Q|lO^4vps
za5;!1pSlGP%2ZV4HQe!_@ScMFPhC97+WSXN_(K__3uonSJyQk=AE)FFT~r1krQ>op
z#LB=UbXd+TMj7zQ{c@k3l>xP_M{WT_8T^8t%SHXbfdPkhInqlUXr6i?r%{CiWfgbi
zB64s5jk+l}zZD0f=-1^&d~jgNvx{;@92}rY|0n9M!lGLLzmLyQCW?pw%2otLEW|*t
zP`bOjbBKW%re_T(2B?T&(j8KQga}g7k`hXHOLsop|LeEb<B2Ek>+)#t&Aq<w*C&oC
znQa$i=0OCL&k!4<V&x-K@=rEKNO~X>e+(PL&Hg3R=p#0U)aj>8n^tU$!+#h|=F)78
zet$C4;j?UvbU7Ro7aJRcy6wzlJ;KV6%dul(sbXbtxLPpHC9yKv&KWTYzhq^Eb!#(y
zcV%T*zEfp-r^(7Vrz+1>bd!}a$|}hu&dth5D7eFf+GJta;cqe>>tkV@y)4W`D`R2w
z51wbbmc+sc4LQSf)1QT*r+t#?8IFZ<aQ{&zAw!m(|BpJz#PfiKL8a_rGC0S=5V_9G
zG_s$CF*v?~E}Lg&ypLK!&$cr&<PB%gm=b2j@}Y6GXc99cu4(|S_J*0E?bU_OAu}^j
z;%#UbD`v*$nFcgYnVF%JP>rs-$;{X?`-yfwwe#nX{Xm=VVP>e*=b$6!nHcj=zM!vl
zGcn%Z|BU9WVq)A`ia|g4%EahO2}Az~XJSA$AJD#jOpMdKZ_sfBCPrbiADY9OiDCM}
z2VJGk#MqF6&`tN47$4V(XrYTtjGLM6==$SKj0Q&x`X?I`!|{wQdiNrl!Q5_!4jw==
zLIMoXv?es;hJqG4wHVE)Mya5$d_gnJb7j$+5opGe>jU(O05ro_@HYCX7n<>3&vmqv
zJDTz3-DR|@6`CQXDu|BPMl)Ji`OxaJ=$&^99<-d;&Oe9aLch9zX82q>fad2#Gq?tK
zp?7nj8BxJ#^c`k2<Eqv=s$dDlDA>D*dNqz>D3na0(z;QM7Sbr{zuzc^xkx{%vjWAK
z80|of<)aw*h!&Jg28yw*SC5*BM=_oqtU`^4q8NuNN>JB>P>hfCd{nhBioqwEjr!t+
zVkG=aLyZto4B^;B6vhq3$TE&bN!X(pcep}PmgXo%am_navp$L;`{*?)NCU;Fx$TRJ
zQA9D+=N_S$q*09KL>emX9*SXLK|m$nLNPjzV^PZ@JAbbRM^wNi6l372HHs{VV%SQU
zqB75*7-LI%sN4Uc7*44gC=MPJW6DMeb@M2S;l?Y2O5{W_=9=%LFb7c#+zT-jeLsq^
zD0L0hvj@c>tY1XE+J$1QWSm94WJNK^j;Bx^%qYe>A2*7~gxdM<JSWNujbd!Q-j51H
zp%{=n8%l8J_wDU%2(|O;$)9bAml(W#)N&gl&WLVjgls`-4ozEz&o-gne&?MEU;}b6
z*|XK?z6J^XjoFOCu0Y1R4>rB|mY|0%9UD0BdFZGvVS^Yn1M&Rj+z8P72R%1UT`#H`
zgQABO)_2biK{42&HK&R`sAik7HmTYL=>?ozd-e1W^!QxvsuuP)6i}$OdVhZ%^xb%R
zMO(iTlHBrLd8bnXS;m}O*~^j-8K{*kXIf=Jw%aDlZ*i$m`PbE@ucGl#j_cc{BT3;9
z;i|||LEU>uYWde<dW=70^wWNE{^C<;{XNU#3u`)L;U2NDa~BBJXx&|C9&>^ScmK@$
zi&{camvHkrH}oN20gic%K^4eFAbHM8Mhf!1v@<=SCkCCoH#mFX<YmZGmofV_fDiga
zJUKg+djvwq<j(vI*aNlv(Vn?`a+9ugY<AjQe}<lG_HtTOc7QIGAv9e+)It|ISU$yb
ztCC*mX*nf+JCA;GZ0p~p>Cf~G+u(m2I-&G{>0AFYTwc+4J#L=V6Nl((0@%rgELVC$
z1N&s)pc!55dD6uFGBvuFs@%l3o&=qIdT_ia<O-d<%@`jK<fVU~;2jsbx1UZM${S1g
zutr;-)Eje)8>M+LEspxzw$jd=do#-Zx0EKWFFd-knNB<Q@z;o9ODOHnsKdwuGhf<I
zxm_b!!Jf3E*)hZAzLqrh8<NA&B~{u`anH~sL!8!bMjJZuOn`P_=jHUc<U!h@+T6jJ
z)KzLti0)uU-2n9+ZDGJ6vX+|S`er~tFo&w*adlwUEP|T(tggRX={fa8I;MYh97`=8
z+uN^x&yd=GGqG<@Qj(e%B-b~!E=2WV8}8MzKSYK69`{~-wn7===kE<N>Y>cn7x%pG
zFQW|loA-$DCQ}xyw!5G2dqXi-4(m=xAyBLp?sbPTn^5i;b#{^2B`K%9DP3wc=O`LK
zc)Bj#+eg{Wk=My@HBI&+7<9_q`%PY1Sm}tV$tEW}`_Q3&;1jv_nplSsD~%jA-`4&o
z-HdEiLumiQAxT!uJJ#-cR)8E-l=C-bij_?6*83Ze86k;tt^9EbuO#ia{P5?<(?rtc
zO0hp*_<c!#WdF8l;~hzI-J~{7sv;@t6;IpNtqUYm{qL=p6ZeoPcZ^#z>PLz4Vw){d
zpDT#ls$ngM?!^(?A&C~Q$B&6eYI>Us8J5JctKQ8**B=lAzVJ8O1oIN*RLXuo|F%Yu
zWwF~4`q~H;t-F8s9Q#UODNAa)um74LUa#ELp^71dElxGot;-Qy!~z;GoADF+-(PP$
zK-%)W!PVOET;Z>0SPHS>YeS}|f%S=oxC5^|!^M8odotU5CS9<oznAvVGxIh}{UOd1
zo^$r`b^9(Y;G?n>>m)aS;WtiC)z<sO;>AA))K-_#@B!L4Yn2Oh@b`HC{=#4`<B6=a
zUoyX0@FaG=U(>T4IMU6sn#YwHxOAFB%}KrIIQ?Pvn#NEwT%v16bwS8YTnD#a^}5zR
zoZ!%URdi{uM_FS;RpUgK$7GL8RoE|IkJf_|mFH~DJn}4FS3b(U?$OY4v$COdmxns0
zqvHIt4tMvnUKR1IY3|Nw!3w*(-tHt+ZMn}S9rwC39_1%n1>K|Uxyu#A*RWTb3d_#v
z{=z1j*_Jh33d1TKVlT5VaK*}wWd3B`{Se#MXZW*hKPUD&n(1eGO~2b~nZ(kwGMR4Y
z($q`0iI3ba++Qid+G)8p&xMzK;^22Ptd%QykDGIyubnRT2`qMPUU*;p*!i{Vb;$?C
z8BAub^4X(Bm$WXs%4-A^ahk2W*dM-K^yplbOV37sVQAtzmjU({h0v&#OM>jpLdAir
zE;jMqKTdwybXL3i><1TnwR3Qv$Pewi@0_9U9R+KGmd;my_!I~>Tz2js6E4`ev5Kj=
z-=6<L_b295!Q=dsH~le(ZG`g^8w@aAqV3<!g#<9^*L=QPN=!Kw>0kZc$eHUTmDrJ2
z8|~%fEbugsG^gl<t-hAGxOLd+QE>M+>#9!2Kkt3NjcLR>#uSQvi}~Q}$bEPq_gm;q
zN9Q;Gxr!E>4vqKj=8^|~I*^Zy<zNI}I0SRQ%aIh&a<EgB$~is2?ZBBZlPzS?YhQaU
zEZZwA&c1eBDO)KRV=vXPn)O-ln!V*fd{)`-Wjj*=-K>Ix1$Op<ELl1GyzMftW`6xs
zA#3NhVewU3dY|3zC62GBz3OfEpDxM_pa<Hj5nVIC-_^7Iwf$da*>@h>tn9js-|JmA
zcSGqJ`!*wN-eg|McvEO)Gq&3O#b4^24c5*7%em*H)<(x3e1TpkS+`Hkq!$`sta+Cs
z)7ghETkBlaN`HNA+A8xCOS-dUx|N-1cG@p4tW^}VeOhy(h*cmHPg*j1&JuI|S1RRX
zhNaOvdaA=3*7D6ok<`#&5zG7Y11S=yS&KLS-lce+Pq)b9QB1*bxmt{pH<RUlUbav=
z@Fn@G*rYi}i*>TPTavj${qf{_jJ^4z&0n8eFP}4iY3B9$W#)ic*5b|2r?w)@E)|U@
zWwM)^{Z|;CgzM)q%bU|q@};(!UNPF6bgDDZG-0JM(FCn-s#k+gbeY^|YWMqMA~m$a
zgzZp&!WXVbCRUF>B;3-xZ<2IbEkR6o)p+O2LPGE9ug1w|3gY!MT#SocaPhzP3K`>O
zFUH$l7%-Yk8i><A6l!E292{3rsB6Srsufp%lf!6=Z+~2tN0p&Y?$6jyByU68C$!kl
za(4`sUWmqWcF!A#R8Plj-c2@;dXO0N!P?p&dCD?o=M354W6Q~y7YCa4Z!ES(KM3&C
zPf!Vn*6xzjKi#7gy)w6|SDDBbt=p8YSCvv66-u$wQ=6bh?VPpiJ+>5!`go~X_s!vj
z$iy4Iy3t!{k@~wH==SkrBAa3sbvz%PkCbKqtn-3*D5C#?xsJ+QWJI&X5uHA?8M03g
z@5IA<?eK0oyk8FQh{Jo{@UFJY|MsonooRUQ8Qxun_mANnVt5Z2-sOe&ap9d>crO;-
zZH4z!;T=<WPZZwug!eV!olAIc65f4;_ZQ(EM0k%7-UWpB`QV*Ac&`rLjf3~w;2kx1
z&kWubgZI7Qoh^9p3f`T9_n+V$CU_4C-X((ff#97UcrORut%3Jr;2jruPX*pJf%iq=
zoey|#1Kz!W_b1>T2zZYH-bH}-3E-Uo*z1SgeAust9eLPuhh25pH;0{Z*!zavZP>qt
z9ctKvhFxaZM~0nZ*b9c;Uf9ot9b4Fwg<V(JSB0HZ*c*l2PuSmt9ZcAxgk4D3XM~+Z
z*eitHK-lkt9X;5ygIzh;cY~cZ#5?<+I|ln-u)_s=Sg=b4`%tjc1ba!aTLk+-u;T-J
zI<RX4`!cZe0(&d4djk6-umb{n9I%T4`xLMf0ecOwn*jR-up<EX{BTzf_w8_J4)@-0
zcMbQ?aEA={z;Krf_pxxN3iqOLw+Z)?aK{MugmBjf_jPdR2KQ!g_XYP?a0dnVNN^Vf
z_c?GU1NSO$Hv;z?a7O|63~*Nf-}l3J_VB$se0L7tf5Ug!@I5qqmki$r!*{yyy)1mU
z3g3^ycbxD&C4AQi-xtDne(=2=eD?<5pTT!v@I4lM7X{xZ!FNLNy$*ag1K+Q}cO>vV
z2Ygon-#5T_2JrWO_`5s&{Tu!c4Sx@YzsthkN8#_3@b^OayB+-f4E~M<e@}wH>%iYv
z;O`vp_XhagAAWy_-@)PcX!u<iexHTkN#XZO_}vhGzk}b=;P))}T?u~Qf!|r+_YU~o
z!E)#4e~-0oC}?IID(~Bd_S9|f%nNQq#qYNvQT#UaU1b~6;M;~)rnjK<Z(9(Fz6ELC
z--7P0ZbG-xHX%v#O~`EjCiEh61FF{9fVk(^A)?<pH1^**<e0JsZHTTx5#LuK?K`Uw
zclHW2eQ^b94Oxcjb}vJ1u1nBt<08Z>ya*XQU4Y`+=OI?1c?j=52Q6jKLeG|Fpi3e%
zP@nBI6#sq-qL==I?8YY{%l(s(v(N<O_i!A_(;kD?EJq<_%m|e3HVmD08-kJ@2O$~r
z0ccviA4<O42a)-EAw$+4NTt6E(#Y$C>|S<2{zmOkwZLEK*jO8cPiTckEL$MQ<INDN
zstHQKH9}S=8X%E^I_QvLEyO%m1MT*yhE5-@f|Nokpy#K{q4w~f&^?|~=&OG*bRSg&
zbvXTi{F?G1)f?ZTvjN|rgJU@m``v8lKi{vA)b9+4a_kFKp_>K?2Bbj2<)0z`<wU6P
zOakPh5C>gzih=e$i-MNJBcPRxFo?Z41iDrI3G%G_09Dn#gG4HWpp=3)kVNWhX!zqR
zD3b94a<}w_^d+7_TF0J1*5i*L-&`-K+zWz^$<iP?D+O9FBtoz7p3tpxIB2O63)SpI
zf!RFHP;QPR)SzY$ZTH(i(pW1fV$B>n44FcqTSm}*k^!_hr3;mrX+xiDG@!(5YS51$
zWoTkn0lKOv2fYZDhR~A_p_ex$AQAFiXzH6dRJtGveYtQ0$}tjwTAyBl*wZdTCXMHz
zim9`Z!Y+Pji03r)Nr)G+zs>`xiyebB#ke5n>xZCdp##ty&pya_*KVk1iUp!Iq9M_=
zE&85k>-1%#6*}tTB3)o{mTs9hMb9Ts(65P((n}`?>8@dYbTOrF`pNlr`pI`~bg>)F
zbhp|DdYMHn{nl(1y^K;$cSV=dZ+REePi}pu|A)_|-y8W#Cu@J9H|M9&l}{(p`{{A?
zcYmVj_Lsxy`m|uWUFCav(19R&ui9(6(u)`LmeObR9h!hHC*VaFR-w^Fu_U_5Ydk$B
z2}|E!<V+82aG>Amw4pN(SkNa2P3Vh#2K3YII&@5}2L11M6}nxl0{xh;41LVuA-zlb
z9(|rioPKfg2Hhw3DxHaOi5?|+o^Fj2peuemMb~mZL5EHrqt}&l(j_qm=zsU`r3WRj
z(s2@KI<aws7Gb(Vn;M>{nLAF?mPf~FnU=$}w{3m2P`NHzb;chWFLyKT9l4$++Ez{5
zxKd6V^(v-q)aTPgxpQeBOfqSFp{cZ{wnW-z_E_5I`w_I?j=?m6H}7a+Ujt|lnqJWM
zPCTV;ZF$p99-z}KkCSLkyf_->KUbOvk0b5WAsd<)vpJ12V@MnOqeJt~SEtDaE73&p
zvNR3FhqMnocWL{EMQKUNA~a8zOEi~@f;%U8e6*o=Cu!C)$7qM9578z9_tWOD@1hCS
zqiHW~HmIkUm#BS@W~q()CaE*8hN%+lebj;{9aP8l7OK2c168-Rni_PsjLIBVxbwrq
zH>$hlS1K+xl^Q>vK;3^Yni}mDN_8rJPqp0$paxxgL0zzVLVfm{K~>EqQ{_8wRL@lx
zY8$5m)mhMrdh3=6Ra8=s>L9N{ZBkI8y2{E>CGSg6l|;m;zNfBJw|8Hre*Slk`m**k
zH7<dNx<u!q($x=8@A2-Y-WWnttrFHLHMWZsr_<9E>6TH7u1`ND@@gmLTw4oeh*(eQ
zI#Na9NG+kzALdieHDpot7^YFq_asof&7vsBJAx_W8gD5prLQPbBF`w*AH694n`BCW
zF^<xZ?MzYGZ%5f<VoqU7G@#s`(WHF2rcAMSlcAU--lx3jx<%Q=E<(w_b%By$!cQ5c
zpQM-tAE6x2JV4<r-$hYrMp0_IR>^+-bL5x(6Xd3@L9$VE7x`RyD_JzNp8Pzxl6)E}
zCU2PJk$J^3$=>YA<jdVLWZtAuvKICox#7A$`OWN8a!3+`JZVZIKR)12w)*Bs_BFF2
zucC~}>7m->^qVT=)k+z%pWc14ZJ#Llg{?4oeOQp3WqF$X?eB5&9_2&im~VT?zGs-o
z`A^nJw}<CQtPdwhC*Kc{7^5AeYd4!oBD7y5deKi3_jW#sSv-q$*CmBi8Wv0XR2@nx
zo_$La<9bEf7I{KCszfJ2W}YN*R~M2r*_IT^FeRyb>yk7fRZ<*5mZa)*pQK<YN_sDS
zg>?JEIg-e}|47u4BP8BJb`s|sR+5SNCUHw>k+?K9Nt8|-B#t_E5(oL3iMN_-i2Yur
z#Gwn{i4W^Dh>I>sMCQFwM8}Aa#0%E~h%$xGh<S1h;`15;@vEXM@phRl@#Gy-qG7TQ
zapAZMahxGdygzt{I4yadxD|4N=rqSi6qVv8n)`DQ$69w08@aa$-1<v|qJV#ds`5d?
zwdD@N#+ly)LB(pqS4=S>+BcW57@bB)%#9-yRfZDoGzSs5JNyX7UET!d4ie#Dvm1d?
zX-Ck@H6;W^>kveJl?e|pQiODc+k~fQL<r?ef&`cH{|K~zBZNi0{e)I-W&&T^s%MM;
zjOT*Xh$nTv%hN5a*|T1{#`EKFv1h}hTu=9tX`bHcv7TEJA)cevZ#*S5o_n(VhCId8
zJv}=rF`obKT6wxA8+e)@Q}-;P$$AF$-1Yo(_qykcw?dwoW2Zco#gBUGJ>KuxQqAO9
zv40hRNpTv_`e+ERmD7PgGSY}w;jF~3iT%Ly8hyoQ6O-`e0TFnWxOaHv>=*cwVsCtU
zB@utT#s$ApX^qz?F~pzEQOCQ-%i?bb-o?|%*YI~t&g1cS{=;89!i6^(--BoWzKs)q
zx`-Q4oxttq?89X=wBr8w{=(57l;9#~b8xa@DL5zDXxyRk4>+;suW-Hmk8%6*NVr@j
zSKR0yYh18}A+Bji4foPU2KTG?Htx0FRa|@3SzO|+6S%Di4%}Z>Hr!p?b&qo;Gam1`
zhdlx?9Uh0jH+Y<4E%(S&{O-}{m+nEXjP*!C1$#K%c<qs8<>TS|itI7@)zzcD)!IXM
z!N9|eUCm>OPuk<eHF1yndsjR-W%xaY<c@pD%d&gieZb^VbaUCg_1vU8?Qoxa&U%ac
zqn>K_fggqLtslR-8@naC6C}gj1vvuUF@K-B%Y{+hb4{`Cg*>+ICQXL!fj(;P<~O9>
z%euwfe?GqKZglR9`-{?}?s~@i-1BF)vH6Sztls`Htbbq^*79f*wkfC_+jHPM*7tE5
zwrMdM`_1wLR-)zw)<)P1E98&I`j0zcgC3e<?*wULANR{*T`t|hu49F<7c=>>Thqs|
z`1AX*uZ>Yy^%o0nSvjL_MctilSahRX<*72a3h{4l&T1)cdFGLBU!32%se3+m`#`3-
z`I512=R9rPoShBa%*|EYHdP<G$%)@|yMIc^tq;ZPcCDMkO(ciKt=n(K^^WnRtL*t+
zSM<zpSLe(MS6}z<u6mc#T-yesTz9{F=lV~|*Y)u~nrr<VtZUtM8&~fJeb)(lW!F8M
z60Y4ZuDjYF7j#Vu=W&fbbHG(667Blq#G*@Iz^F?;bEk_Yw%#SGy~HI&BHP6yBGF}W
zBgEx~&TALp#78b8E1oVU(vB_xekLxD>(pItu}ixo%H4A5pj~jOOXGF%?&5G+VPkQ*
zdTH7DqRP1Qm_wJdqj$s30(+@*UR<`bZ$_f?sk{(pa)G~dXuh}elN`MBtyFvG^avy8
zxmT*ro5Y9Cjixu8-5v-!xAXEiA6(w=eDK#crZZ#?gLfFhbc+1Ja4c104rdo&2C?ZF
zAE9W>Qs-NY=!<6<`CAms#cpRzFT)&TcS;LW{7nWkttN(<>AQd_cjd)kR}W%l=}Z_o
z)S?rPHsVBB`s<|S^vj8@^M}(L`7ch(>CsN2N8UN9;h#B4Hj<qV2{}9EQ_Y+te`z?y
z9g}t%F%@-Ui#qSb+{fe8bAsLJljgRgsL!lpM&^Ly!R{7ERhCLemvecJ?$XJQ`lexy
z{J7VSjXvIvHi0<Dt`J+tyHWa%UeSt<DG_%ai#}d){Ql~+V>ra=h{3Qp^6M-){1hK`
zQ0HlPs936T5UMY5AV#M-WO+n7bV~#}Eba1f*r@SznDw)FXq7W`_`I#;fX%$;aNbJT
zq45Bp116i(VcmemfwsD6KOZz=Z*u9ceL-Qh{b99yd$aZw`$&s$`_94F_6MxJ?ZtXL
z?2UD8>`7I+_5ot@_A$}o_Fwj1wEymW(!Tf?yZukWZM!o1jNQ-1KD*-6zwLhPAU@wS
zvg~pf<Lt6;e6Y)QeQuW<N46{Y>ty$Hw~1ZDbyd4wLkYV@+EqJ_P(C}6TuwXvdS<()
z{R_4~W`}GyH(G6FSSoGb@A_st&z59sz!Yp-v+8H7@Q-TyyVKd$snXPzBVEn5H1L6~
zkB5k@uG$$}F~P&O7uK0=FV`&CNWLGkaWHGOiRQ1cnH|Wn(Tqs2snY*wqs{JXvs6H~
zNp*Cxp&d51vC37pu{5}6Lt46QljQ%O&7#0T8>8%P>rSZ|YhrD$wTM=u^{$p;>ov^`
z>;1J+)_0`>tzTq4vR>!MS-*H?ZGCT1+nPgP#+ohXruBcE=d2AKj#}sCvsp{*U$z?8
z8?nj@Z?pO`P+?WipKEo*JYnaV_=DAn+Gkdsn?$RM3l3IYS_W39ND5XjKZ#oj<_cL&
zH*#AIj_k48v$kq!ynEcThqK-C4R^IA;bflW%M(eKEk{3Dsvq#R+(MHr`(_<1SGo)=
zWy%#SE0V-5z5IkMvG&}SA0O_qTs^vK5jZ+(VVnKO0>`Md$d}Evc(5nI0#*6mV$=Jn
z#jV=}i}ZiC7IvY!7A6X^7J;)jE%v@UYf&P4#3KJUi^VEt!JNo6XnrT?x4G1rQgi?0
z4D&PBqs-T`0?fH@dYLoQ-OPp0o0|)UsF^$LmoQ%-UNNuk<29d@Wj8lS*f2ZHHfeUk
zyu-{byV{IvPoCK>{X{dx=nrPy<4?^>t`N*tU2M&~KkJy84oaK7;=W<Vsl;zKLF6>!
ziAI}+SIwAGCVNcN_SKu-5&U6#N+QM7R4c@E*~-s!+>LB1PIfRIg7i)QdC8e-F+@#|
zQO=r*yK|X-w_!F7)0s2rd)Q~<bD_cH#lb?8#hDb7lDZI+`2;_cXAs%sk*0&mAfLWT
z@;_OVj;xy|?qmTI_dAD8I#<vpX&E!d|Ll8=-=C;6POi>37WVvX{NI0{jHxBhjODEe
z#*b09##cXS8>?KEGT!OCj5{<=8>@C5Fuq~4Y4mDr!pOw2-6(3L(#XUj$LLjCtkEsS
zAS3;6-bQl*SR=NVW=4UtDn=oica2V`Uobkom)j`Re3#LO%tgaP%!7t|)S3*v-WM4X
zJ5vp3c|#2+jr<H9-jNI)YV8asQM!hUSEUWTO|BWfeRA6HO7a0iwYm+1mC11fq1}HC
z22NEN2;RstSdxx5P}dAF5H*Gj5-pt#l5C6&#B3A{bS!QeFd3dTxUY8DVE;q3fs^pG
zz6np4ejmC<e|0EVKejwhe<V6c{|C)m|B|+w{#8L!{n{lZeWp@z{YF1QeQ}K=`gadA
z>$f+~=pA|4tv4zCOV51uo1RBfyxv*;w|bsTkM!&l-SpO!P4$HTDe1BLit9oAf_kCf
zxb)1Fne-|;rgfX`x^$n-RO=4nb9G0SV|9Z(19it|8M@;RF1l~KjdUl~6m+KxM0LZ@
z3+Qh7AJW~su%%P3J*jgo<FAg|{t6vltFJnt*^xR8Z2mggT2vj4PzRmJ0bQN=bJ99i
zwjw&MQUB?nJNM}f9a`1)mLAsr>+xHABD_dDw=zXra_W=zbB<@)FNN{i>PnW{O;&2!
zT%^0&$NYq}J3b!OwuoicPD+{4%FgK0dh)ee>ttq*79ll8>tkGimUl2+>-tM4trUvB
z){L!;)~4z;t(NPjv`9zxYmLpXXbRR3X<mzO(%eTa)cmTFta<t5M@_<rkLH^+cTEP)
zO!I-LvS#ywnC89ovziopPECK_Z4Gk$gvMR^AB{GlG7ZJ1FB<O&VH$<pei|jY1dRx7
zYYpRn>KY5)_cWZ2T+k?vIjXUIm05#5Z(5!8L8p3mNu~NH$t-p8!btT3u~+J6)5z)`
zXYAAy-e{@++?G(UbhxDcwc)tB?+sRUrMI(cOLJXnFIB45IAXKayjG*sdKLZEE`Ow`
zIS$&XeYm8pmW_R&R*`v0t!nPLTG16&wIsV))#ssIs-_K9szRu2)rm_{s<FDSRP||O
zRn|yb)z8J6swzGARmWE^s6IY)O!dS$X4Ujt(<;)k9V&k`DpW9rnJQ@WaFq|1ekvlC
z1eH2dD-}0=HI<`kcT`Fw1yyj@535|^+g6_0H=+D}zE#=(Pl>WiUaGSG$4|<t_$SKh
zs_x3>0;bB)vVwAQ#ZBe0AU@?=X6(xE&#fx$o)}bmncSds)+t}9@mzvZU{9cu(_2W%
zP~J(&VntVp5i6;bt9C_c?=rU%A(&MOb#GQNwxd(gj!>y6%kfoFCN5mjO59H|s>)Ll
zt!Js|-KU~>&Ouyp>YspOyDNv{_|&=rpVNo}eXvP^$>@hdT3w>TV~Mv4k5d>5smC!2
z%wBp5kB21{t}9$oIGD(-z{AF>plv=Q|0AbE-e7-){8`fs`LijZ@_MV!<bO!w<PDyi
z$zP~dl)rXBR359$CqMdhzx>CdWjXJqez|y|IypAOZ*oyjW8^3q{&E5BWVzvO8#(eB
z4LMcGyK+`$f^vBzPC4y>O<9q+QCZF0-?F(CKV+?&6J>R~gJfS1L9(3Vj<Q`7I<j-)
z4`ek)F3N879+jPML(AU!H7Qe7&?b|VTq4u{Aw|Z}`-99ShetAMDlRhRR}5rcvrEgQ
zj$M)AE9I7%_{bu&&t+Qrkwm++)`2o<T6>!G&Yie)kE4$?x3HUZ`i!A;Oqz`JlG9b`
zgtI54zjd-oUksR$+LG*$x-nNK^(!o0s!Bds>cWhV)NGKO)TvuWQefvEY}tdoday|k
zcIUyiJlKy18}VQV9&EjXJ$JC#4tCkW_Bz;C2OH{OCmn2|gS~UGX%2SF!8SSA9|s%b
zU`HHmg@ZkCu=x#ky}@=j*yjct++b%LY-xkNY_N$9cCW#<HQ28P8`WTk8f;C2J!!BR
z4R)cy_A}Ub1{=;`rx|Q9gS}<2sSI|L!8S73KL#7eV8<A26@xuuusIBNg~4_(*arq1
zz+mSWZ25w{Ua-jvc6Y(HF4)fn8@XTy7i`^vJzKC@3wCM2_AJ<!1sk$pCl+kMg1uL;
z=?ZpR!8R+{Uj-Yh-*$FX!B#5RLj{|sVAm9Emx6s#ut5rTM!}XS*b4=lpkVhCY<r@1
z_B+8wC)nWxTbp1{6KrOJT}-fj3HB|)hNbY%PUZh?QSR(bf=x-V8ws`{!TuxIcmz9+
zVLMxm|F_4uv$+U%6~T5Q*hd5#h+yXsY#D;RLa<2)b_c<>AlMHC8-ZX45N!Q{JwLG7
z2X^_u_8!>R0~>l^Cl74lfxSDhX$N-ez&0J&p933nU`GyY#eqFIu=xgd-N1Gm*k=P9
zY+z>%Y^j00G_Z*VcF(}J8Q3oa8)aaJ3~Y^oJu$Eu26n-~_7~Xq0vldnrweRxfxRuT
zsReekz%~}xzXBUqV8;q<Re?P!usH>GrT%X_YG)q`Y(RmXC$QxN_L{&Z6WCn>+e%<R
z32Y>R9VD=I1on);W)avW0^37iUkGdnft?_*1qAkfz@`t_?E%|7V1EZ}?0_8|u$2S$
zaKPpb*tG%MHDI3xY|wz68L%Y-_F}*$4A^}E+b&?g1#Gl{9Tu>)0`^qEW(wFv0ox~F
z-vn%!fSnSsMFRFlz@`Y;4FTIAVE+Sbe1IJfu+;(fIKbux*wp~r8DJj+Y+!($3$SGY
z_A0<81=yVc+Y(?u0&GNp9SE@X0QMZfW&>(xmjP@qfPDq9p#XLgz!n17I{=#oV7CBl
z6M+2zurUC31i)4R*aHCOKXCnl-4A?zVDJNHA6WXp%LgVtaPNU_5Bz#y)B}eeSo6S>
z2WC8Q;eq`Qe0N~D1E(EW?7&+GraExbfsGFQb6}hU#~fJYz#|9dIB>;*9S(eOV1NVX
z8(7}J>jow_aJPZ24g73iWCI5qSl9pOS?`$Dz@-NEH1MT?Aq|{pU_k@#8JNz%Z3Z?o
z@RxzH3>;-(B?Au`n8(0126i#<iGe{3oMB)I11}huz`*?lwlDB|fzb;bUSRD4PZyZE
zz{LgjE%0rDVGEpEV9^3^7MQZYjRiI=@Lz%P3LIBpwE~Y7n5)251$HX%QGtO9oKs+#
z0<RR9q`(~owkYsJfe{KEP+)xm&l8xPz~uz?Ch#?Zp$VK!U||C95}202tpqkD@F#&W
z2^>jaMFI~Jn2*491a>3v8G*qFoJC+M0xuDmh`>DrwjuBffl&w?LSPL7PY{@azy$>M
zAMpKv;Rl>PVDSNO514wu%>y<b@b7?e2OK+K)d7zVm~+6D19lwn;eY`LoHt;(0j~|1
zY`|Ruwi@u$fRP3qG+><p&kUGlz$F9r81Th_AqJc<V1WVe3z%NO?E*Fz@V9`m1spA4
zWdRQhm{-8H0(KSfsenNRoGD;Q0WS)eP{4fxwiEE1fYAgTCSWZAPYIYwz(oS~5%7(G
zVFa8aU=aat2$({^4FWb0@PB~u0~{Y<^#G3tm^;AL0d@}Xae#pXoEu=-0Ivp^G{Bt!
zwhZuNfDr>67+}2s&jpw*z-0mU3h-5cp#q!~V4(o-1ehkkEde$O@JE0#0vr)wg#Zr(
zm><CP0CorPIe@_doDE=U{GXSxV`2dJ0@xP7uK-2`a43K^0Xzv{MgSKA*bl&W0EPo_
z8i2(Byaiw?05<{H2*5u8#sP2)fK>oI0$>gRR{+=nzy|;Z0O<Td%MW^e(By;e9<=qK
zp9hUR=-@%?4tjRbtb;BcwCA8N2Msys#6b%VdT-ElgKitN*`U7$jWy_~K`RY<XwW=^
zt{Jq;pic%3GU$v!OALBp&;*0-7qq>g-vx~>=x{-63wm16%z`c!w6CCV1r00cR6&ah
zdQ;Gpf^HPFp`iZ+jVI_hL8}RROwe3{t`fA9ppOI%B<LJL%LsZ!&?JKH5VVD$9|Vmc
z=m0_M2YNox?13&1w0EGd0}UPM<Uk7tdN<Itfo=`7X`nv?jTz|3Kr04%FwlH~t_!qV
zpw9vg7U--%O9gr<&_sdm3A9b1UjmI1=#W5b1bQOS41q2Pv_GKl0Syo6bU=#(dK=Kx
zfNln~F`$0|jSJ{lK&t|J6wsW2t^~9rpbr5J2<SXO%K>@~&}4w_0<;yNp8$;n=paDr
z0D1<{EPyTnv<ILs01W}?1V9S_-~T_`+=f`Yhqw8bwxNCbwc9mg+YslcuiJ1Jpi#07
zUDEa5z7)R=N!)PQ=6<>j>2s<hy?}t&HWX3EyDhb68)`^q*>-Q)g7*4NY{4A?v)L9D
zA@^;|=HwQ%c{XCJt$7o&V|j}71yiD%kVCQdR$%W2#1wI7OTlLYN~WJdx`W}ub?Elp
znaw(#b?CnnZJQOtYtZqvf=#$bm|R_j)N}ndk5gBn*YDjowO3c5F;4@eQ$P(ZL*q9E
zH{G<Bp`arNHfQpeAmhb_4Y*%8>$M2UWR-0E?O1>u-zIK^iY!2B_}56+U{p5;MTnYi
zXdRh@RFBDQnCQ(yd@C1`-XZ4KG$fw4y56@v1u=qq*RNigf@Y`{>u?9bM4g0G9=u)m
z37&xNouRJtWRF7zELKP#LF^obPE=i8e>ge<m3%(7esX#k3VyY<26q!|Q-e^i_OG?0
z!vm0-Smv78-+pNR#3!Vu_>$fWwGY^>?S9(>@l~p>VR7A1c=Ao8vmgs}Lh_!>Yut<N
z5Z-8fwYump)cv4w749#r71|*C{o$+1Y^{**oX@K4k7nrK9}LoExSwi*JmYS!MprgK
zVK4bsM=|x#Ui@yP*NBh%1!YLLuJGTjfu=7NtYrMEf^bJ-kd9+_PdQ{Tf?cUMFN3}}
z=&vMpl|uG;5=h_iuCfS9e8s+!BwDz0hp@2R5MBWBTX!tO-G`o49@Kj~aXGgj7y5SY
z_438TInWR%0qH?h(=wqulhVr@i(eqSzZaJaZ>2-y<(x<-0wpIyYf-&R)Se{hSwO|o
zEA~VP%Sc7~ktxGi$iR%cbe9~x)0tQ;g#|@Ixe|&<R}zsI3cceyzVx6x7&?A<dvW2{
zM`(j(coFVRKGnR1X2voXUz7$yOkJNAgR%o4N`n{Dq4d3c3B}~9Eeg8(LAoiTi{2W~
zA&)3tq)#ECeW2-=6AN5T-jK%QriHRl2E<4Cwg7i4_UEV&hvU-)!vPW`V(GGA8BBo6
z40Vv6<?Dt!B%{K=uodeD-IUwAV5;Z>eR?=M4|gsWj~$?zTZQwiJa*8B>v8jiN!C!W
z@JpnBArzQFy+TIwcnK3ISWt4_H{THYeO3tRV%Fkypkn^zIh~_g5Q)Egt^!hrGWg5p
z;9h1<N(o9i8#tE~CJ$i+$#awi87NQ40_kY110Fzq!oqXZKlh-b>qqBOc<w+#Vw<yY
zU!(W>CiF?NX11~P8Wby^F>5s^4Bb=vh;%ni4=zB*OzmdV%mpE1Th-ZEiU4%Y^(NBe
zbVmILz4d0E{V(kVB=B;4hLn9AlK;>+19v*qY)(icJ$&YD+CfOX;K|HL)P5+h+8OD0
z@+fSO@5r5*8gpi-ed)~1(gPG!$+j2idP3(`>D2RorjP$zqRZSaoKAf`Pft~jLwcV}
zC;riGJaE%of5+%qPmQLJy&0w_g-9YDklSJp{ZS>yba{9u-LYqRN=)W2eRZjO3hslj
zUQP7F=ToL`9j~WHJPexRNvfg$HKHKhkZ9pgy4D+oDL2Vt`n%MtQ{_bk^k+54ke;YI
zHJi@ZHT;kGUnc$Ox!QkH&(r9VvR{$T=(>6Wz3r*@KmFtwdS;@-zhLG_y6i7?q(7oY
zf26-VeCi+1<XgI~7~8*A;WzXKlYf(Nmz12~OJ7g=K3U%Ngr3qAHMz~cL$t3yM|!0?
zvz;>tRsBg@F9LmuC^5+!=0SIkIfryi6O~T%gw2Hs<~BRJ%f-%#JH1x)b%W9gxNq7&
zXhg?+3z&%S)}w2V6DKU2wdgD-&5`cu?iVF`wbzviqYrZQzN{k?A!I3f`S`{-+(SLO
zdWXKPTQh!v<rZD{RmS*2(=|H1{3Fsy{j<10R}i-!KXv9Deab^^+@p(+?vN&m^iz*z
zxamXZS;r;kxagy{lVbv(IOt`uzsKONO0#1Zo#R~8SOkul?q&CU?9iTVT3w<W(py>b
zFVS|1NQ_A)&e9g}=f>nN{G*k8XGc1$BHlsTF2&B#8?Sq4j5npDb(`(9?v5m+&%#$X
z(p0ddQ7@rdnni*6=+{S;G?TsZNVoM;sE~Fv{^;lpd>*ZNX>)`rKZ^#*4UND(*O5EP
zwD5_{5d)8S+EIz%k@C1G8a>b(>Aa3@f1sU}&=}d^52D$;6C2qh?N9qSbqeXf!tp+|
z!N{rM^G_MHjg6M!_CN}a-JoC??!xlIurwa77sF#A7#g>S$FSr(JKB-ohDa}lBb(4z
z-U$t>*yz(%S2%{%m9%Kn#w$Z`NA`EO0<BB1V#u^tiuUJK>d?W=`?R*Dw@6>MsBnWe
zP-Q)I@qjRG{)Y0<i&`Pt-pK1nch-9E6itiDG*mdny)#-kHrVosi&k#bI0*M>&j<I=
z93&zJ&wI1b8Zw>^F7j+sWdvQ3PL1dO0@d>H{Xvh)De7LovxDm@W7KkHcBEhXpx8|%
zuXGHg7XP8*aHRwD*MCzV&n6*V+rhn+)PGZ?fg$G-s=TYkz~rxdYQc;=(!0H+exa@{
z9UC}b`<Yrw+3ue|9!E_^kMzSG9ADHYYCA`E|D&EDD*va@{$t1esV@b5kUs7Y`4RQk
zUG09>SQ<5|`cA)1HGvvtz>jouMQj-AKFVBQKCdm6&feZPDQr$X5n0>^_jF@2+SKNn
z*L^t(s?>Q)Vqc!TJXK=d4C(C5#qLtAgoXQ9ghZ+LYL51Gb6us%+i&&4{oT!Oe(GXu
zZExmxUg`(gtX{jIV^r*D2-4*dZtbJ~6vp&6p;@U9TeNy@Dz+#~lsibTcSCxPa-eo^
zuiN?r#e*={Gn_I+;o@)afjd4b%U{Y4FxL~7&_r>%9MH2S_lvTtn~3y%=EOn@lazdq
z)1Ge>>t*4d^tTz5y(!0#?r$o5=im4zN4kf3!zsZnb=}<WKTr%_XCpnJD8-NRWzUoD
zQ^SubN|nytGRky{$TJ<J6I9rXr3~yl+bwA6NcmE~zgsHHic%M}&;|E{qAI$Sl`}uP
z4!lvL?4JDGb+$>K;+P$XbcGz!cPJOtth$EqHz+T7mAclVE>m`%<dEKQXzCOt_cc>j
zK07ysXg%KfTac3yDBjcwcZd}#ER^<<$j%spP4b@N=ba_yOXPRKSfo#^Fdrq?YCr5u
zHRvOgt_yYkQE4YXJA4S~7MBHok!#y}J0{u7$ZYwQ9cQNt$T5-WNY7{&okr%uGCEv6
z6UbwR_8s}sk>qo->PY7(^!p9D_w?xw`9MFiDaY=PRMp311@ufi+&`-2;K`07h3&r9
zF67A0_;z-7JF>!Wf250?P}3(*|1@it8&@Y!70R_wKni4wd|{-QJQ#YLocL|~?`whU
zWGHXsuVMT}a&3P7U$~>J3p+_}E(`xlJbZ-w`q$IH&X3s170s?lUn#D$MfyA@@%K>9
z63J*u@UJM>G|88R1L-cUi+V_oXM6v+9{fY%6|4MHY0yB@R8B{FOv~OPk`if$4Ltdc
zbnuP+pPSlWNQTMkNT(^26-jzNbo$TF?vErFmOX#oFux&n3Cy;^{pM*2Z<3i~aa*qr
zndIT0*fwY9PCA+$fOMU^>6WD3yDi%ecpH+8t}C|Ld1;a)%&#H6Cx^Qvsptn&n}yYF
zlG)67E1UW?QXv2DR=5LII&p?n^eVb_a+RBuSMJx^|N9V06@^3k&{`6jBu$iVEtOd%
zCS+e~J;**wOkCnZy3x-sdx<`jp_X;oKSax-+Lq|`dSWkIHqw)>>J}1<K0Ikj*vuvh
z47#+Who=%Ri|8SpX-!Kg@k)bWOOL}_;`uWiEy}Aeh}HO&X1G5U-Ag6zIaAe~>E}UA
zAb)9ovD=9_*ZdLbQq>j=h%a9`Hs7(*Aol#zY<^TLPwZ8_gY>EwgKiP$kL+*uo4G<{
zqb~ebkUvMP9q9ZGcdR{QTtv^@l;646_Y)1zzWY5(WF{^I(viN^YjKvK=Bf7k@1-#U
z=lHGP0cO1ff3wp__j)#`j*zD|+l1~cBRE$7ZIal?C;X8uX@Yy${wtpeGtz-g@(-g3
zA?1{&LuwxhdljvbPPWeYDdD2-&8AXgI-$Rtw~1FDPcU&{L;Bh62Udi*M{SMIuNV^W
zhl?7C$217+u?a|5>(_Cg@UfQEn3jE$@Y>q4@%GD01kFuFq_=%`iH9I@<7A`qA_u{#
ziKUVBZ5P4L{a*vz;U2iL=-HI>qk%9!;VEen-=GxI@A-t~HPYu^o2&Qq)3<1ldsptM
z%Bt8<akId4B=Z{5?Xue?c}5>)X=qxB@T{nwtY>}l-m{$1QV;jMU*A0T)R~K`7vZFM
zj-~k5pL~h+G;|^&o$mv@sb~9yLOrQp+jAoIT0Os#l4rNa38eq6JRs)j#Qd-Br^6M`
z-E}Q>B1Hn8zMp>7!CkPG*&$C!@z-_d6Lxu$_L1t$CpYmQdn}M%_=4Ry{{74Abp@fl
zc!J%@y0ZFKyp$9x(h=V{SBj58wbh0we#77HFRZ0Frs0dr5|F+)I3yS!^@d#Al^THG
zqFB{_$bX7gu~SC6V|=v-zFO+P+K<%^_|+S`YHyaC;ZL2P`33jLooPyV9j=mJBcTuR
zHte5&VV>T?V|NE3o${zMKc2#3`>XdnH=fF>_DdUe5Kq}HhV;vsk!v^t*WO=YPBS<>
z?|jW}kzt(Y`OX@+Yt~6^#6i-jHMeamaK1Y4Yr?q;aG&fMNbfxAo`9<h(yXaH9)_Dw
zxl?l^FA&F9C4h9$KGSsEC)VX^>?0g*^jvRs52qteQn9KU?xSS|ba4N@53ZJoQ^Z9V
zJ+98@e}KC+>5O#K(uXeM-Y7h%R`)uMGo%Pr_fH<d-Ady`dg@QvDBNY<p{gRTB@cPM
zx+)i!2@i5$4$@g$aJ6~}a{5*!nAdp3XnRx<6N)@;e>6t=>#r9+d*q!Lt~z5A;SuX`
zyy`^oTaVNtG}2|Ku0kHX7R{9kXYd|AUkfU+vW^}H_QoT<w!N3O$Mf%`O0f?L9+YEN
zmG6@7dj#T@k&b)2_`Jsru~U_MD|kH$Lv~ljR&aWFFwa%MefNv+8}52-KP&#G&bmLB
zPOZoZ9d;kde2;YB7hM|MFMM>YC{`<TKXg#LV*FB`yWrD%NDsdJH`;xW#!=Cg_`&_<
z#%j49{-wJEZJ-?P#M!q!-3xrO%jFB4+;6c*l%F7&yN|qkj`ZVCx)j|1r5l%@_Py^e
z{ZO`C<Jxui*5ATNSI)qnbWhr5DyMTCa-Z6X5Rb;Qy1U+JErWaWqZL!wOYVtf4D|u5
zBUfOVPfHtiESHLO=r&D7*w4Gw%N{CbVP`YN%kl~mv1AK=q)&hT{tecobm?dJ<`Zl#
zq4(!+GYZz|O7%~;TMs>IjU`8g{=_-yV^__d{+#%(j4e5ZMSAukwVPP+IO(6K0)?=n
zm@7X|H}PVJZyrZF_XARF*oL}^(hc02+mEo8(pOPaZkuj}rEvcqGt=tkc`~r{{Gl4R
z^hIi^*5yLC2aUE!7ay)4?`G+LyR^tI*ligrQ0nLI?>4A=0O{pVQV4D}g8d}}L?^e3
z!@o*&+|ArhF=Zniy|})d+sM%Kk`(DXZu%V_CAF7?-GqLdAbma8%u%<=Dv^@AHGAFq
zDo>PfMs2x@RkI@9eYNDUD`)fH;?(`^uJ1cbiyt=Cx_XVIAU!@=J<Ihai+3^Ko<!I5
zqnKh+L5S<Ui#tP$|LgQ6xgWc}HM&roSwwKPCU6!1v2t<^f4fx#_xle*HC@gBHWfX(
zF6%n7m0v_F6L;-77msxPZ#qxA^3y3r=@wkBZYefJKK;8~ul1-Qy}y3jlna-lK#`tO
zzl-Rj14SI)TU_dXtQ5iyK>Evk7l(Vbg&$|qTriBB!h34bF5_j9h!5~>`?-t0zGq>e
z2F*n=*1YgSxSLDff+FGu1YXv2IU0Pb(AGuKg>`OE;Y!jy7o5_<57-khJ|^Jum$mB0
zRk>p>jkcLT%G~$5s8)v}&cMxr8RxbS?mrH74mb}poBa5))ap#d$|3&1-BSh5(%L6~
z2whHhCRDNg=oF21zWH#r0Coui?>%?c6)P|JaGUD<Jtw`u=DMqMig+;M73d$=ah8;E
zE1<K;I}g<v7Pw5_cIGjXK^%kRwA0S_C_Dx0zK5MJ9b_#yV#(&59y^^6`vz&ulNd_-
z&wSy!Zp=?&T0S+X5fjV(32_g+xpFYqtz7f()Fop2_ZjAwJ_^BH%8^Dq1ety>%!ea9
z`4WCOOkO2R{=Tbr7%F}GJM1LzI4fg%W`BM+VU@smr=@+ze-yz~xPC(X1iq}Jn7b>k
z-?Q)T!8jKge&;J%carjxL0kn&Ua!;O`4itAMSeS_ud{v^i79hB+c=X4dkYG*B&Yq4
z%kzQ<LYx>DU-Bws{GB2mh9C|@>ZXU&$R77RCoNkijydBz=2(5F(axRooB#O?HFxeg
zCFSwvtuut3-lpu%+g-xvbS--R8|*d|-(qum_O9w12D9QQ8T9qrO31ilMo>87Ib_V%
zIcA6Azx5v}c2tft|F&>5(=qsq65>1*JG^(aYvB7vqdj*V9@ziwzn2t8zP06C*ni-N
zFmtTGQkQEHt>GxG@-6pMl$0aUB?fUJih~3l&wL~2ra$F&{Mc`k``mM%WAgzG#EV#x
zn|26v70i8cq0fOQhBNoTp5G339h*6@Bk}uNwu6pla}M{51c#M?!W?D8PYyQCNr*2&
z8K*gfSa{_SlU*Ggk})|pjusB+H9f?g;Aoe22oAlHQ|Bk@5H`=9Ll-~q;Hu1ucobRB
z_Br^lb!OkYuxVdySCRd#V#>b1CIfLQ{FfT-Uxqx-9(!79&$kDkefvn3{R^Tw;#U;%
zf3P1iyOq5Z^W46*?M$}78H#<l<^jaDz;Kw_7po6tJ@Hbr=V@-p3Z8mkuWp!+co#YO
z{PtR|fmuIzkJz8tqGy$o+3Xwq9T5kk?EIKr?e~XSrKEPd|8y^B6_wZ6Y0Mu-e2hHp
zR68rtnXfr-!|fzHJHBQ&y|&xsQ}GpcGx8pI*va&SeJ#RT+ZDa`{aPKSW5+M!iFg|0
zleg>=vQ@q^9T2js_7MMi`XZ0rpX+B4XT#NC!}fdrMrNerKifAxqnVwAZd*N#=1kb%
zaDGx`n=$)2v-If~TZQuXnF2mhw!cFkAuh*m++*899iz+_Hh5cpQMpWBEn8bE_jSbU
zusb7f%Q?0;^9+l)t$NE+#^lb2&nG|oGhoLfEnuH*_vgHfM5_%OrkJ>lERlaUeBo~p
z--D&3&PF@TF+=Wgp^amdZbrCdx(z*15^+CXWCqy874c-8vGumeYhcT$=kl;=7?}G4
zdmzrX+BPhQYrdH6k+I<y&iUe$aMMOkH5ze3YTJ+6M7*VZIqR~^rmev4%ZJTn>my@Y
zh#%6(@z?sZ{G~4+f~u@pX~)0NxbmzWzp@~%NW|`7Yu!s->Ah4x>t0M%y2L+<H6c9<
z@kY!`jIEm<yh=YKsAB#8B{`k#**$CLE?dMQ5xf7Nwb~Pj^e2G_tc`mvrmqZcS<&ts
zM|=_$YLC^{#!Q+>NxhYsWmnoAmLjXR>Z&x@EvcYJSRIUwN>j{yZPj?xKW%A<VU_Gh
zK|GUM2@9)Cx^~*Ct%g<K#)C9<--lKg>6a1b#HWnUipQ5N&ARK5RT0;GDs~oa<rCGD
z3i~I=4)j~%DsodZk2YC`nZ~BlPn1|rtOOt~N)mUJ<&3CP>i)xTEI+sFrAF@dw)FFo
zM!Xc;Q47nWKfI|QnlvnrKHr<Vo%_)8-QDFB*imsO^I3AHG^EgV4q0+I7NnG1LR;Rs
zkc9Xui}k%0N54Kw847N&sHC~2a99^vBq^F8?#l78aEpz9qAAO<{uVAj`BON}APdeg
z4#Z<&E;qH9GaOHD_fWOCdcQ4shWEZjw7^fqY3a7*wGdhlP0nFux41vyo7@z!VeZ#W
zK>U`*nhx{&I*sHUqZ;#yn)}IpBYEa)H5U=rg>~_x`QcX9WVGjV^Yxy&&(iZm^HcwN
zKEvKiRKK42*+Y4s3$^9Ucb$*_e7027Tu3qqabOyQj+kF#xP0bbVKL{4G5VaMw_qk)
zBaiqn`TKsGIr8&=7Bep~v)1PL%<|=nS<JJ|B-oAdm3wWrzSfo``w}wa6faBCs&_H-
zAZH++jE%gC+2LI;lboQtW?Gu$q_T{QX1x)1h%-Ytu-B|lPBN)cbk$ThLO99WXw;Nv
z<0RtGjD0LOeN(WU7?qi2D#t&Rm{}ELs`{cS5q4>Y#=T8->{AlimawL}9iI{(Z<?DX
zYdk}|njo}<slL2bqR`f5)AUO9#FNV>P0f_=BaY4K?lqGN6Yj+8zs5|wC)g6>v;Ua9
zr!FMGzRg!gwn<Y$eS(^KtjU^GL4xYtAQMJ^65`&F#;_)_LQfLn^UO_Tn>-TkJX14~
zr&}N%&Zpy-O<a2KCfIbGFbRBjA>q@fy(TBsk0Vab!vmwn2DS6?StYH;2Lt-zgFMQN
zFX-3D!+y@k>L}x&nWXqaw*cdz;t%oKhZ)9U@1FdBS4YLfSVhq?K7B~ZSV~Aeo|Syt
zICkHC#M@!}aLhQhojX2*kIh)GVpn`q{DP5l&Q6%}KZggK*l08o*%&t?P-LVOQW!T9
zl4`{FDFyL)#J&BD&O|(qdpAuoQcWPlIUCp;O=a33ZqKtbGDa_29>&#qT{rTZ5RQA@
z#b<<O{SWbc{Cu|zH6_<#%Q_|vg>6S;X+j-_J}+BiVdn>vmtz<)oDmzl8Ea^JJTlhw
zUXWpeia+B2=x4YYMwK|lei|_~G-5K0HRo0_43d#YTp)_Okl~|Nf!M~6#|-ZX9F9#b
zU^T?!(TEqcz1C;ocBVT9&(&aXjs7bJcj1Qtu`3U8ggBKy83e|?kIB$`X5h&2B&OTU
z)1ZQeLwung8%+alD~*^es|N-g9TG9zrdJI7b*~`qP@w!?gDd*`ViLtx^i{i8qczVC
z>#y03M#CPF(L%BQx=&ejL2H`6I?vbW%&buT8yQiEQ)KBt(odd*qEFnn(|_pi5{)^i
zqi=W91o4Yn<FD#tUfhnJb@@+U>7Gz@{I&i1g|o*H*Jv<pM9<b{G0NGYMK4%jFzU^z
zQa#&|rYP7u%JmA<D<h;w<z0TEXCM<EWz<U2dwTR0;vg}2b@Vbyoub(CCH2098%ABx
zyQ-%QDIh+Q!=rtA1`2{vbgot1+UrN7#G{6Fd-+%qHz_i+Sa)#uK&1MuG~G6IQ)EI;
zh%RQU2=SD(Qwh3Mrtrul0UO=5J+C4^zt_|~afF6AOBo)QbyY--BENO==$a}kM!HDu
z);(q`j`&N%%mX^~m}8MiW(_*RRcw)`atm~x&n`y5F4JkV4?1^Lnj=zDe01J2N+bTQ
zxa$PxWFTJCOCJ@Tl&b*|Q{}gH^4u8_tgPpCJab(U$H|z$q_d%_8WHk&TDvm*Uc|f3
zPHpLhONj53cOyqzD`8*6uu+Wm$gcJ9Iw(L}*l9c*cAwe`oU}XcR)w#&>1#jyoEzRT
zC8KT1n-C6rP<@=Iwe$Bs4QD;guD$)-GyI>>n%4SW+i=*4V!P3-b?UfGxcH4?ErpmH
z;UXfbTEaI3!eKuO&-YC0iWzfw2^U^VVQns~jm1*y%*XyP*p)KrxTD3<UmVs@d|vC^
zi!WgZVvlHTibsaQ-qe)EwB}R<BkawcPR%`rZec8(Rhpwm&BI`aN;fM?b0%0KOw8L~
z^Mti<*til^bKlidVJ`pksmfY(H1Gf33Y~c?sp*|G6*{FUtoh2PI}~=S97}g=qUC;s
zj(aX@*k4W!eIVGc@#$DtDC}9`>EAWXmT93nXA?9QCY?h$s)96hhfP9Z=jzBV7Y*;h
zd!d$*h8ikkmqTBO$!U!3L_n~AMKL+8;eTK&<iW&#jgT`_A;b7pb;|AT5ZJ|P@oG{}
z$Nva9#ayVq>tkw&iq~iL>qTK9u$QHcd#t{f2MQ4$b5qY&b`6;|G*K6SWEKKDT0%EP
z)yvi;LLx)YsMp`S8p6bUP(Aa}=@8i0dh~NdZTAUuNX+SGH8N&4_zS5>t+Kc;7<RV;
z{~u518IJWExAF9EQObx&l2IBcGkZpetacixRC4eA8&|iz_a>Se8X7_hm4?!ghRi}F
z%HHd7J;!rBFYXt;?C6O5`kv?c`KYA3jB}r5o?-;MG}YeA)GDL9oHx6aiFjP$E{-lw
zrGhfoBpSG^31ns7s8Mk_I&v%%ak^4=OzaHovdx?b=-7GE&mePmVa?9XJ?k<NzpG33
z=FXFI7iDg+PTN@@Kbmp$bkI)SwVfG=>s5T$b7%72HyMo|?RQ=nev~oUt+z8VJud_C
zzP79q->Kadm0`De%(*F@$T(o}%bDdw$v_;ifIUx~y`H#aq#U~LT#Q*}-1JIzo;1_W
zKzy*~qyEl2-b-anAKdS}H|xI)m0h;ZZj`}v#0?XeC^|1+{WU#*qo{M!#LM)5vO`Yk
zjfLrmCl=IR<<xpJJ-xBA$cdE^k#2S4veRfJmX0`Mn%=lmgWynlq0vbvGv3bholAE)
zCGsuO5r6FZ?M+T<Van+g!3w7%$x`XIHvc)r=l++DxMb_A>URA2{432M>gA5<zOQNf
z9PaIqm42Oucx8=`!gm;W-AJ>fvUga<WTus@@!DZm7L|rLW@7@w9gdpRv{F^I9S*0D
zrk$%?w!<#ZEe-L_?kwqWv^3I7Yq|c((JW+bn(nqzN0V=|X^4Bag_i7S7Ce^PBqDUQ
zZuygXEAEV=gH1y!;-TeVv2i>uS(e(qX|tn%%ultrv(hoC=Rzvtq<P)yb7*J`O5M1=
z(LwAWCspD6YX_?a-&Dj;V}<58y!_*s+B_WLu!3ir%Jktl&_%UU5m#-sp0mStL&;Qw
zG((5yU*@J_W2z22xPvK(w-$eY+&<vtw-oOs?e;pX%9P{Y)%Lw>OHvSrZD#&8`^@C*
zlvIyI`!J8Vlw;YXeXvYG3gWY6ZrW}C;L7ooMHEZ>4(8sJyjz>>HSHWy5VtK|ZSE|L
zRwJeT;NR`6FRN4h<7&5y6-lHZo|{JB?d{y~!DL^>jP0(x_T(nJ;O!QEwaJL{78ZYS
z`-wx3lONx++n(cjJ6XG0dwcJZ^T~++);xdF_7+A^^2${Mc7Xw$<n+x=b`~iolMxs0
z_|6A*OWrsoKiHpRxB8EHvZHr|-Oi=j$%q%X)9<L=A|ILLQokK`Nr?-Sd8Z8QEMAW#
zA&%U8&n0%FW=%<c?jyGI!N;UMwk@{$70;3oUrtW7$ad<$)udkWOSZ{3)05<fqix;i
zMkOKc+|g1WTcby`q_f#OZI7?=NgBkAYzqT+Cm|kPz1A|@4+o8tT<48%OL?!6wCY>i
zwqRSOB*dwE!g{o=*<xN&qQ#YMj?ae^D;CCWYj*5RMEp9VxZ~R*PrOegU0t_b8ZS>&
zUTU(fJ>h;L;@SlXCAJNHNK3TaI$`sa6`6SQ&o7%2MKTfb?mpX>*qGryiK_>%*u2o*
zllU$x&W7x=PedHNgYCy{g8Z}+O+#I6s<o99gV&naxJ^nYB0iq$0STL~b7Kjgd&jNk
zv%3?X2mP|%<=UKpxOwfDA6X|zzerHfzG59PQJ7HrDAxK~$BhKU)AM+F%sR6wF2UB`
z#rounz=RvGjI8~iaS{+`?``Q)Yqd(xgm8l~t8brN5+3KZT2=h8PC)#<pqL^n7tsv~
zD<>~n^{B2&*x(y&_11b>0^;)B)AzPAi5`mIobF`xvFLZa`nZAB<=^%3h}ReOV6oMr
z-Ou7D#D^_2;tS&c9Q$GE|LIyh;`rGuF0lN1G&cU>fgDT!+X3;{u7+D~pTmhqd_P&^
z!<NtUJ>!#ry`}Fm*Z9<DI+m^sn|Q?i)3I7;*}H9H{2RQ_;`#%{`0j#wi)-s8;}H+=
z{hE9WOmQ?W&OO7zHM=XWQ5a-FQEiSxoIvI8`z!*DU&hIc*jNx%#c}7?X<C$f--<*0
zK(Esx7VEQ;;<CcJ%$+U5;`}auF)wY$;t*Hx`RD8Aq1HZeuAPbI&BJ@*m=lC~$Q{Qx
z#2W;1?&f8hI&r5|P0ig0*2ewYw9ee%iF_R55WdzQH~V);Bu;5-n^}e4Q0#Jp_h#M8
zI%5%^@SDa(Gu@hxvDeh1%sfgeV&zwIX2Xr5Si~*-IptuM7kxg~s9V=eF?9C7O|7C?
zTToam;u)^G-e<~=rp1cJ)SFtS9gEGTy)gB<x-S-S4$HODO>cd&jCB<YG_C!o7aP%f
z#?*7!hFHWu{4dthlyOKh*4k^M>AcAKv0Jp4oAy5*i$Pq(m2WyserUGD$R$>r{5<nD
z=GFcZ6U+QJF^HFF{v*ajX50Okh39!DQAt;0LJoPG_;hB*AdcddYJC&U^FcB8VM-<{
zbNMlsOhrw&C;ej(Uoj-R!Pw4vPs}o>m&RoUjxoDO?igokTErmk;)?Bo#@NR7F)3YV
zjL+U#74tcIkMSQv$r!|AjDNeq_|LxaXenQ5<A9!j(R=1h8J&%2jYgctjT#?~?!2pt
zeq35?^n?90TH583kwE2PG~zePpW+z(3d@PE>_1{uWStakBXBSpm=hk2xQ?j-tBkHk
zFru0NEih8u;~TvypvO>joo6)SJ$~msGnB2djqd5qGqlJzj{bTg+3-vJ=4ix$ly^F5
z=-@3M%`I^=RCik%eSN)&A#2-z(TEQjJt=N@(C}}RmCwl5VZ)ZFs#ia@ikN?kLflCI
zi2GYl?|vE;{5xywYu|@a+-)IS)5yFi#FOkF+P5{fI5`U2VZF7mF(Rrpd(&3;1!toW
zXVTqb+Tho*(@_VbIt-dJjzrmg`)J_wWmgp9Prf{H$sla6MU-b=l)=6ny{PYh*#<dX
z8=?@GGUSZCK|=iUsG@7y29{l-Q8g_q4Nf@BL?T{grR!h))zW_=bA!I>=abEml!s;d
zkN<s+L>$XX=>+|44P}vsEHM42`wJplP9D>LRDUB9@hwXW4D^-%CP&JBSJIEgBO_0Y
zFVe>(gpr7Q*=$g+S7m!9Qrx{lPq)J>QpfL>o?P_aNW{ZDkqY#@+N~owH%{ukOgD@a
zmbmHVxoJfrPG-b6RlU*o@{y4(OZ2>xmPLkl4e2@`o*#+$nZYBkbZ^e|Mg)!L>#q6M
z9uYi|t}A!HAp&tVV@LdSlX$NqGW&Pw%6pea<aL?ps<}RhK)lVL-<IjVH98-$@a?FM
zuYO8|!Q-Dgk@`^)h{Jh5?Y_=Q8(zfRpe!9#H%i1||6rZtKF1;upVPv4uTF5XYs5=M
zOPyl{b`hR4>vgKWn?@jR=aa|d+9q2zM1-fcYTI}#MVw+(X@5<Vi9kG0-!<9V=cVUH
zgbs#i*X|t+FMUbXK6n0K_|pI5d~%LkX@9V&4<FUusBM~39iBWXrES>vDje}YRifIq
zG(LC`F5~uYOQ>RA_`2l}x0FX*2uEDd+@#PgZH$=k74EbxAN~e~=ZWv%;^dEoBVMR6
z*tlhae=^)iUwVty!Xx2_Iwv*{r0otz98r0vcbkpgScl&mFW6js$|#(DHGA`W@h#zq
zFDjUzZZ7aq3@^R7Z*#cJ@^CGCtIhpy#ljJHG(B2sbEw^DShD7X)&sGgu%~ZZwRknZ
z!Vr)2_S^!kmyDV)+H6SR=I|!WS0_Y^t@bnwaY_dc?9~eUeLF0&+d_+5eI@JwzFteD
zEGrE0OE0C2X|`UC2wSb(qG@(X8207*8%>={yfDNy9WKb!?8!e7cFZV9v#9h?m_*4L
z&DGVr!VvFteX*J5)BkM3QuNnp&ZruP+2t?Qthd(=LmX84`DP93d8M#_GOsn%Yh=Uj
zhUaSlv87>%kGkZ{tok{0GBmgDl!krPKxo8vcMWCPu295H)m^2kQCRprbUbje276g`
zsQ90OO<(+8ha#Tpn!6R72%W-EWvN@6US!=4Wzv&3-Cdj;ia4uFH=WqT8c7P>7rb+m
zGb<`|q|sp0o1wr^#9uXtSh(rI0%mA!W6wtAl+&S~HrH;{-{>8RxU4nruWfWa>K59d
z5WjKXT!&CgU;f60*DXU4uXW9s!^T7NwuEL|=xm%{tR9L5t=zbqp%jWZu6sqhHuUu`
z4c+HZv%&1qg3!mIB^z`@rb7_l_1;Y6hSeJXLhOuK8<sC<53!_sZYXGL3_;vi{|1c>
z<9FVLTv#TvAt&oah^5uk`rha#A&3Y2H0Ry=bn;fnm8ydE{lt}!(UEiOM}_A?5GVGJ
z17-cvwCIp%+Me}mZUl#1NH$;pqnrpq{8-icrRyn^{viny!|JBWCqlR@o7GDk4~HPG
zY_7*0^|yIDL;Czv)jeD7LJC5FdbW~92;$A&zVD)Ln7cWo_0?AO_+IsplsYB#EQ>WE
zh(pVn=vnusOCscoXzjWld(n{HvgPYu-4F>ud|IPTaqANC{$QFeZ(UgTpI{B+qw93M
zT7wa{R@Y|By4-!AgN3$o>uB{=!F%oItn2fB5sY}YIW`~H%A9=|EM-}=wpiv)u%yZP
zwKDlvgAwPpP=mI1pg%46i0ZzzoXq&(6gkVackLsB5&yPuc4^~&7Yn}FGon^>h84V~
zxmoR-hJP^P;?@=4QQKB>IC#aCRJHi<y}{ivKrP+VH5l=7JrBF6)k|0hkK1fjTi$OR
zth-)GO|(`w7;$uY-TzeA-&-3TTJ=@cJ$H4mZeFRXQO=5B#MeE2EJoElM>KfEoTKWQ
zJ2!Zp++kItdlNy3yX*f_Q&qF}Z%|mKjOw=j_8@!el!}7nk08Y3eIoTvWx=6OL9CVs
zDhd&AgTCZvsq~gq1R+juio+R|dd<S1QR!VO{r>quiyBQ--rTz$g!sKWev4I}IA#U8
zY#C7gel9skaj;Iga404SaeY5<Zzz}C7X}q<O;G+Rj|I65^OfHOv4Rlq_bSyvx#Og7
z(D9Ah$}3xr1~s(GDN7wa5QI3u!|uP=xSn<n%3AbsP4ci^(DdWNHRnSugAgBhOgVJT
zf+F3Z<WH0}-g`BJ`h<Jd1Wl|9Lfqi)hP7)}x~~k14ijG!H*a}Rzs`_SRf%{I;t7id
zRVZZ|iUgHyys4x$JsxQKF;OY}^<W_449BkUQA+pw9eA?XQOS8*OW@)II!bSq8v+r3
zxF}UbNu}#U;B&ps)stT<1J8Z@xcdC7=Yfbz{B+*=)pmu2f#T;vS35ks8>pd2UA^K_
zULfKX|2k~Gdilqkz<~a>tGBhJ2Mz^^ueKaZ3`87b@7xB(O#QIH!}=A969)nU^`7S`
zt`Eio5#N|uFHr34panJ__f{m<_yw-(aZqeNbUYAok9SSWDT;UO4>Sv!qgbo6D{z76
z?^Vpeoq>plY_qIz)pA{%z@oV9RSF4afzpy8tNMnv1|m)}J`1oHuhIyNiZos2Zmu2}
zvQTZ+$pYm-#7{P!>{pn7Pd0FvRi_ZWRWdNU`>8_v)5U>^t6WkWr?B|foWL#4JcU|f
zA|SQ=hyqt(H~{gMjW25{Y&zZ*z+Wz_U?tfea4T?X<;G_}0uYCJ_;A%qmd@7z@wfL^
ze(C!dplFb}a`D5r0f^7MLG<*>KBuPv>*;PQFDg9_P^~pwsXp>B0CAfoFD+b||KMi8
z!i7EZ_cN{rOrH8G9~FEt0P&o=G_J^(o=OYoh>DV5;gcB9-o=!+^NI;ToacdDYx#9&
zf&%9Kw^6>92Le_dmX!C35CkCpv#;b2xseiDK<24ea`PJe0_w|e%XQB24M1GzfHQ=g
z@%}>rf69-^U5(lo;I-UIuB*Z$0P&)QMJwf|Z5#tMMCZy?Mc4-X+1I&(`PDK2ailK|
z6|Qi?w+7@`=d1u<bpr0kgsh0v*9t&<X%)5ID|F_r4LIv>x}u7@CSa^Ub%kY%LIC1U
zn{VrvE&d`Euq5KUZ0Vk*0b}pWWwRSZ0}zi|XHTqb&+wc8kj9Zc8aXNK{eDRHw%Vu=
zajH!YXvj7k?-9zSOUssucL^1~jmzMV+J%T;o$6XC6RpxDl#0ri`PukgSoktkMmqb8
z5OJ*oj84cb(R?SoL3ft<I`LX4a$Qe`_)sB4ylZ2b|74B@KNc!E{#ky-w@7F}RxhvE
z`9O#`*psa}%d<D#6yBBzUA|xWnlQ<ZvV2hCvJmmH=jWO(f1#8mO!%z2d}@7~aNpd;
z%VoAE2@y9t@!)sqR<9_bSZKL)1{o$SyL(ky=X{V5@w8j!aim51aiNFiA!%b3zHt8T
zZPL5;vW1AVz2%~m^u~|=!W*x~q}ruV3r~0dkP7lVAw>M`N4j^Uj!zyII`2u5y5@0E
zxPeDVy}Pqlh`8LP#XF>)a9oA_?>bUpKb?eUN9Cmq+#H06*Ui)WEop3FEj;b^K{D=%
zx$u_%L&-OmCPKvVR=*r1*}hv(c(l|{va(}~@b5Qw$yicTi1^+MMU^FAKUybDS+hve
z_^7Io*xDlzC$>h2xZitxo=9~1%L{k#E=zQ;lNDx0MM`{blM*5xxcmM667JL`!jc!3
z62DDEg+brcC49se2oWdTaBOIqSlP_kb)t>S^m8W9a^xzO*#(WAMf`B&xko;G<gG_s
zapa*#zIo)8N4#<5iAO$o<b6jRa^!JGzINngM|^VRSw}u~<V{E1a^yirzH{U?M?7=n
zDMvnX<Q+$xbL0_6zHsCPNBnc-`9?l(<n2aWbmZYizHQ{yM!a<7$woeG<h@25b>y)|
zzG~#9MtpVTnMOWo<c&t$b>x9YzGvihMm%=pX+}O~<XuLbcH~h;zGUP@M*Mc<IYvHX
z<Sj;AcjO^PzG37QM!a|A2}V9(<o!h)c;xX#zFy?zMSOVV*+o8G<jqCgc;vxFzFXwA
zMLc=rsYO0o<ef#FdE}8rzF6diMf`c>c||@~<ZVS<dgNh6zE$K^MZ9|CNku+X<UK_k
zd*m@izEb2RMSOeY8AU!(<PAmKd*lH{zE9-!L_B=t=|nzG<lRJ^eB{wYzRdskV*a21
z5_v9>&k}hn5mz61D3Naxc_k5VA9*5?4-$DF5r-dn9FeaPc^MI(A9)s$PZ4<&5w{<C
z5RvZ?c?}WIA9)Iqj}UnW5$7Ly1d%Tgc>&S>A9?=J9v*r7&^{b__>gZ8dG(M#5AAr7
z4-f5Hk>3vOJdv*sdFhaU4teH~PY!wG&^`@$;Lu(RdEL-{33=Mko(Fl?(7pwE)Q~R?
zdC`#n40+Cw&kXhQk)I6p)RAutdBsqF8hOG{pBQ<+klzdST#>H}^*&Mm5_z_ePYZdo
zP(KfOu#oQxd96@?3wf%Lj|zFGkY5V*Y*60?d7+U133;B7&k1>(ke_LX*qdEUr&Z@s
zUXF5WlpmuU7v-ra*F^au%K1><hH@{IKcO55<uNE1LHPvA3DCVB-ObVc8r_l6Jr~_o
z(R~x$8PUBD-QCdr3*Dj6JqX=p(0v5mDbT$Dz1z|I8NFlCdlJ3t(EAF#bI^MOeeXx#
zztQ(#^nDb4FGSzZ(Dx+teFc4QK)=7y?@{#o4E<g~Ki|>MS>y{rKX)MS12R1zw*#^{
zAb$fgHXug>vN9kK12Qil*8;LDAfEy<C?ID7vLqlc0x}^W_W`mUAin`J8X$)OvKAmu
z0WuRH7Xh*lAm0Eo3?QcfvIrn=05Sz2HvqB$;Qk+O{NautZuQ|FA8zj9t{!gZ;XWR2
z;Ni|4ZrR~p9d6R$?i_B*;eH%$#NiGcZoT228*aAYE*oyI;l3JfsNqf;ZlU4c8E%^4
zZW(Tq;r<wIjNy(LZiV3<7;b*yt`}~1;XW5`aN*7tZfW6O7H(qU?)87St+V@8xKV{W
zRJb*Tds4U=g}YF={e=5YxZ#95O}NE`drP>fgu6+&jfDG0xN(F#Mz~dkdqlW7gu6nx
z9fbQpxB-MaKe*+Cdp)?xgS$Jpt%LhHxRHZ9IJk9#dp5XPgS#}iJ%jr)xFLf(F}MYT
zdoQ@@g1ara&4T+YxUqseD!7$`dnmYhg1aWTU4r{0xIuzDBe*4kdm*?9g1aBM?ScCp
zxY2<-9JsZCdm6Zzfx8&EeS!NHxM6`i6}Ux#dlR@Rfx8j74T1X)xbc8H4!G5Tdkna_
zfV&E~oq+oYxPgE>2e@T`dj+^jfV%^@Er9z0xDkLm0NC}1eSX;4hrN8*y@&mJ*rA6#
zdDw-AeRtSthrM;!O^5w+*fEDaa@ZAzeQ?<MhP`gs-G=>a*ujQ9YuKfReQDT<hP`Ll
zZHE12*inW(WY{%^ePY-dhP`0e{e}Hr*x`jeUD(BieOuV6g}qtWjfMSJ*l~qDR@haA
zeN@;vg}qYP9fkc+*a3w-PuS&zeNEWOguP4Ht%Uta*pY-iNZ56ReMZ<>guO)AJ%s&2
z*dc^HLD&U^eLvXggS|c2&4c|r*s+5>I@pzieK^>8gS|G`U4#8J*g=CmGuS1AeKFVx
zgS{`<?SlO+*wKPLEZDVzeJa?Qg1so%eS-Za*kOV_CD=uReIwW@g1sTw4TAk2*ztiq
z9@y1^eH_@ifxQ~ooq_!r*nxpP7uaQieHGYAfxQ#hErI<J*b#v}5ZLvAeGb^!fV~XZ
zy@34+*r9+u3D|{zeFxZSfV~CSO@RFa*fD@T0@xLReE^vG!(1O`_b{J_89dC{VU`Z_
za+rz3+#6=wFu#TwHO!%5)(rDxm>I)d7-qjP--Q`2%xPg33-eZ(slwb8W}`6wgc&Ey
zF=18-^GKLE!dww%hcF+686eF0V3r5-I+)49+zn=HFh7GC8O*_8)&=t{m|4MG3T96*
zUxFDD%!yzY1oIx4>A>6uW-~B<ff)<TQD9aA^AMPMz+3}n7cifI83fE3V3q*$0+<QF
zyFa|`!}~qF(Zf4DytTu7I=q>~yEwdk!}~V8VZ%E$yhX!%GrTFoyD_{C!}~A1@xnVU
zyw$>cEWEkGyXybmPG|3<@CFL+obZ+j@0IW-3Ga^Zwg~Ts@J0ylfbiA_?|JZM2k&z5
z_6F~3@P-EOWbhUS?_Kbw1@BhyHU;lb@Wur1Nbpt!??Le91MfQUb_4G-@CF0#Ebx{B
z?<Mdi0`DI1wgK-K@J0de5b)Lj?+Nf`0Ph0u?GNAg@C^^&>F_NM-`ns_4d2c1Z4BSP
z@Qn-KvGA=5-=px&3E!3Q?Fiq8@C^vxdGIX<-)rzq2H#!qZ3W*?@QnoDLGY~u-!t&d
z0^cR@?E&8x@C^aq3Ggj2JnR3uI{Oiw{j8dv0Y4{az@CX2fRD`pkC7SBFgOEb`ez;C
zJu@J)YX<!8m;t|9XMJJKGhm=@2F&|9>ka!j1B~9zdc$7K0PV6FP*^kr{@tAcUvJC+
z>ZKV_oH+v?B+dY@$Qe)?FaxUiGa!;S113+*I>!&qfFAc*2buj0xMns3qIG6~n)(dz
zQ<wqAmd${r|IL6?!_$D>ISsTMra{j8X;4}|4Px$1gJqYefpzjUSQ|18iaFC@`ouIC
z+A|HZ?54q>{_LOCra_VPG*Fv64J>=7z|y8E5dC%vJT967=dMhF%?VS0K~8}ar>DT;
zJyXETY6_gxm;!57Oo4EbDR8-K5>UTPg09k8ui3RpFcLQjLiv;6mDeOFc9;YQwI{(H
zxk>O~X4ZAqJ^?;fO@QC`Ccxda39yNr0DF8UfUf-nDA$+((-ITl@8CFysT~K+CF7ta
zdmJPS$HBPII9O&k4!)|7gPo$|fb(aTWA=6o)aQ+X6;Weg-kC9QamN_w+c*aLMaRIU
z-=kput5G0-WfU|9i~^6NqkwNV3fxwX&T@-JfOO3Wn7%y%G9pGm$MF&H%W{@?rZ55q
zhlauYkHg^g^<iKVI1G+>4g-DtVNfDI3<iD;frckTfRj7~%Fhge$2LRY)XE|7s&^24
zeK`nHvIfB-#vs_ZeGp7341$2(0Z>>m0J75tfWesoKw1m{p40$P{nZaZVLylp?+1<t
z`$4frKlnb?2lC$c0nMB~;6?2NwibP$erX?2Y3c>?w|c=dtQV|u>;>v_y`b$^4{*ER
z1E^<vfVp!ID3k92y}$l}n!EpiFYyoDwEqV#NdE)&O@G1pYk$EF#$RyE^e^}@|1ao%
z-wldWyMf`+Zs5DV8`$@Dfx5yjpa{Bvq+J(yxTFg#srdtzr~d&}hyMTrwLieMvlFbk
z-3iheo#2&0C&(TD4Gc<u1FrBlIJNCJ5MTHkcvW@)-^dQI+PMP+FYN%?AKJmmxOUL$
z+72Wn+ri(DzW_E1$}Vx4_0BE*1)Sftf%B1V;Icy-*uSt1lvT8XZ^BlPW8MnnCt83_
zVGB@V&U)#zTEL&qpWyrDpMZblCwMFW6TGYW0ff;%z%RQWU}B~jJS%Dj#`I?3v!NN7
z|7-%4X-!~(YZDk)&;$~mG=dgpBWT^w2$Gu{z*tfP5O-_<HPiLL;eI`!`_=<Tg?jM$
zeH~a9PzNUU>OgwOcknxX_Os(VNSmq!<F{+U(xbKDlSD1p{`4E5(7ypY<!|7_$FD&2
z>{l?T^%cZ5egTb<UqFM=7ZBAk%Y;k%3}&o8gJ=J0fI(&r@Z4SlbOt_wN7<jifWs%y
zI9LsMIo05WLp69d@Db3@eFW8ZA3;mc2XHy<16X180ho5a2U79xL7L%v@Ui(FC=PiC
zc4@u?IW<)vi(dsCm8!t?inpNn)LS4}`WF1X_XbGpeFJ`tR|3E6N^sGt5=6GW25O<N
z0d>P`;P>_wkn?{9I7?rFkUKAdo$E_b)cXR|$Gre|w!8rPA1i<#wE}o7tpMFOp96y(
z&w+O5Gtd<B449}r1CCFh0<ptS0XAL^vQx?dU8fujzbgY8r^>+cd1c^cb}1M(ECs!v
zo`9?~Pr&&6Cty*|WAJ+GV_@{L1ROkB0<`9ofP1Nrz;CTb;KPez;Okio^81TGURV*>
zySfNGxL*jK*%ty~<3rF-e+ZT@cnCVu3xJ<y0k}~90EBux07~um!71K-;3IY)EX%qF
z&S>5Pg3`Od$mK4$(VP$7Qu9If%pIT_dk5@WeFs?Fx(&XW+y-mj+yV;wZh@D-ZUR;2
zO`tvJCg_XG1K#p^An3{suvhyAsDFGNNZMZqqo1yUxI@>#_l~RJGyN(!JCO?-gK|N)
zcrLh^as?<VT>%zXF9WH~mqF^oOW>W^B~Vat5jgL-2vVyrfP}plfJNhZkmY?I<aOi#
zzcV?Yu{RscVP}KSqvybW{2Yjz$pXB9EFd{Q3mgp11bam@!Mw<fS#M(oU__?_-KFW^
zN=zDfy)+G+i%A8lOH;wY=oDbHBn31^B!dm2$zW}05~!J%1atxtfz3<;n1?3--e^3?
zV#NbSZyXr&iv!vnu|UB)7CdZ-0dx1pfSHfc;I?BlSXL1Q)|f?s)`Cc|S1S?_xe;L3
z>Il$~91di}!@-=OFpxDK3jWYSL1%jiNcRi@<JG}He0wmcE(rqLw*&#o<v?I37YIH?
z1^}@cAsD6$K~mdU(7I>#^BRC;V*p0;NU%ha1fQY_;4qB?It2$inlSLy83WQ!1VBVX
z0M2LdLGL0y=;!c2ZW|YfxpRSX83+8{!~tGuY!Eq*4SZ=VFj&t7I@_5*<sJh(U&R12
zp>!bMM+5H<%<}vysK8m13Ra|0K>V~nC_Uj1GT)y88x76?zjJ=z&^$jd$L}=QRecH^
z*m?>`ojVDzxhFxguP^YbIsuxtoB&IbkAv>fV}S5H2FlBPzylQ@a3I(l-0kq1{axk-
zn0ZG*^OB=r!v6@Ue18}?Y(5MGv4?<Xk0<Ee=?M&O9|RiW2f-J=13>G|eqgkIKNt?)
z2adJw1%Z}(!LD<Az}K<eKy1%$&~tYe2oc`}-k<aUub;aE=4yBFf#(JqKe>W)8m?ez
zhzr=#yc5hb+zG<toI&|-CveTu30SA?0MR{;Ai~ZO7@l(gX#@7)x`RD9ld~QC7_<Wm
z9PL13wk<e5unpvF-v%NxZNT~-YrwUh{Ulp~^}j7aq_HJ9A7uefG?{~@&E{aC&<wOx
zn*xf8Dad1(fXrvcz(mRz#CREj_<TdKeP%1T<-8TV%rpRTo%&$$R()U?qz7cHbwRG8
zF8F;)2h<m610XW%w{+S98dEoelol-@qNxQ|b2UL%xd!kP(*Ri>n*f=$5lH>o0QPBa
z050tHVDzy%aG$3R4)0h8Rwb+jk+o_dZ?zgAkEsHY8!BLHk1|-TrwktQ)_^%rl)&U1
zC2)P)YOp9w5y-t=1?t3Cft{`jfSIroIDVD~pJe30lD%?ZG<5|?u9XFCa<iX(G9V>w
zIT-&Y4VJBt248ne0hc66!2cuxc1cKp7UyL^IdUnGd@T;{&l3j=t(E|BVlk*F5(Aop
zqG0=GQ6PPK5s1IM5R^A902kyI0A2U_vkupJz`x=@ATu==Q1s^lzP||2zcL40ZkQpT
zOV5zWj?<)^aEf#;oFsMsPLOX^CP<lm<D_Kt7+LyslvErZAvHISkUfWnNuT&3GQ47t
zJUTK!c5WCT)ja!2iI_g}c3Ceu-P=RXDEE-}-2ag)0{@bl_q)mAmM)Se)kS7n{UQ0Z
zPI6JsZ_?pi2Wc|VPByP^C-wLIBFzHZ$l*J!q*p@=NiJ$3o%Mc_?~eQ+XCj)()`BLI
z|D%yC7i%Po^%}@yhwI7m&^q#c{&zCwdo4L<ZY`;{@f$hj_LV%#|3Vg@|4d$bRYO|-
z`$WbppZyqDlNLuml9z%%kVQA%li<TUa&(}IRFSJ9XH4Fb(MR5p?*b~xvMaAi@7J%$
z!apy`(j_lRuGR~(#ifFrradR$#XlpR?>(LU;ZRQc^p}yNl4YcYb}4D(`h;wwJSHup
zOGuZzN2Ek$F&WTaMCSfiMB-}-$$4fENwfV0<OcQw@@3q8Qs(A8Quftdvhrs>sWo|r
zw3WR>if_41hC19L?|a`Q<FPzaIq3%JbMrd6x8fQ(S$~!E7|10LiRF@V%2&wXt(VEm
z&X-7*&qZ>CcY)j#bDosCltbPq%q9olo+Epkv&ig$OmccbCMmHpgZ!+KPC8hmk#x6I
z($Ob{{K`rur9+a)xv7cdrK<_#aA7<-@hXnI_brxG=!hW=hNH>3^P@?jbQF14Ig(7;
z96_!(3n!_LVWjWgP*U<(2<cA?CUHE7Gz|+RZzl$jpR$GIwd-feEe`;Bx|AgMye7!O
zYMk6wkCAq50&=XIPaYZKk=!XRX*HiqK3T#c|46gRH!E4Br!tc~ug)M-H0h+7E{#kz
zq>`7+D5RIQKUr;ehMdJIkS}+hCY{_*kwLppl9YYEq}ag|<i114$$dwTkz!sxB*ojC
z4D#_JosJzPUmZI_4jem7Rv$Y=dL8p5FZ&!M)4UIm7GC?w)Fb=Ii--1-M-J{G-|yQ^
z_Uzt8K6UpX?OfbRa)%q~yWN$XYvV$?nC~QAjGW0idQRjqtsSIby(4L*;y{)t*pnU0
zx05f#?Z`a~Y{|4~8!~Fxn$-PgMMnLyBvTtKNRJwG@_D5h*;Zys78aP0rg_FB>%0+p
zIN6XK58q1KlLn+cL!TT!u16l;uS>F>bVzdxZL(N<3)!x^nS3FmMebRsNoI_0BI7zY
zl7@8~$b>iR$?Qk!<e?ku$am>$$=)zE@&#9wbUL9zhU`)%>DFt=Wm}ZUBZ{j@FEK?@
zc0_^1TUV0FALPlSC30kA?g~;oL6-c7%a8%S%gIVNY4WLw6nSQ?B>8%&1o>@bDVhF5
zoLo}5gw(mam=sGFBa_dHlGVP8$nu>FNiY2c<O7BI<Rg)JB%@<4*-#}yj@_L@zDk)P
z?6GMAJ2FLh*-R2+>m~>rv2nuU@2unY!wBJWZ<z2-8Y0$n28r`~2Z%R@{lr!IK0<%I
zhv3%zBThg1OGspN6DRpy1Y_SHV)NEcB3tG+Q9jU4Bv$_-R^DkN+@o3vvr{cZo$XIz
zgUSzL({vN@<9j1vSI|HliJP?n`qdHFY`+t=O0~qJv9E+n%@-o&=4T=<xP~x2{E5gg
zs3!83ek3UE?}^qY?})|8RYberTY_QzhPW$NNnHB(ir8N9k~o+Cg2<&*%>F%|6CYMQ
zBYL{ZiKk^{gk54OL7aF(_!>PX{##N)xHlCO9{EMY!hk};-{T<>tX4p{4&5i-y|_nA
zCEq2QkLMFC{X0a-yxT-U%}v7VVjfXWyFpZ&Uni26Tq73O<r2DAuMkUFmx(OPOGLwx
zi^PZ8^Rvs@9O5lCoA_#cj!2lFMTmUNAXGEbi4mVPg49eU3Wt-4OJzxfRahdC;F>_B
z$i)**KVpdoS7V3|l;~NDNfe<t89}%{3n%o$!iaayp~MR55Mp_45K)m8NUZY;AdJ@v
ziMgGCz;BYoH7Y@b>fnU@kbpQ;$R~F3dBl`4m)JkaCQd$K5gSM*an77UR7}%|bEVYT
zKT`-_Gk;>=<ZM&o(P_e+e~LJ`^(3)k=mZgb?>Lc5Jx1^~e2AIfUWDP5qlB8*5#rgZ
z!-RCLCn1}7kf?G#K<F>pPq;nXODN%ci1YfpiJE^N#G|Y3gvU`gB3sUtIQMZUu`|q>
zxNG4=ydHKW;%_++;>YX>)0Nu^#gDec-QaD+sId*v*JDLwU$!Ks_E`{1#m$MDa#O;Q
zWkRsjjS06pL*hr&RzlUnfRO9cBg!u75-WG<5bE=_iH?HJ#DNo9#93KQV*krcL>qe}
zp|W-ZA^lmMco?vb5Z7Ky$Tq7IpQ2O<D`RECyF-cCnzWiIwNxZVyA_CEX)B3Y!x2&2
zvw~>MkR_6BWeAa8X+kMOis-SCB$$7f5jRqn5{VY##OB|N2{KNMIBO_M=>J$qoC{q*
z6lu*Tg1`Jn%*W>vMk*qN((4(#$bTB2Cq0G#S2Te?@EphGMaFRLD<k-X{V>k&9>lN5
z4&YHb{kY1PUfhq{gZs+=!(~glah_)v9zE5G@6P^>e>CsFr<#7@O=KI+Slx;jJ^6{>
z^ZbDyo@l~L(;M-RTO06{FLn4*=6Bp!q869C^%cM2@CE<(s|Noi{Dj9TR^xw*KH$?H
z@A0Sqs_?DhZ*ecxH@Ml8*Z8|VuW*Up7x?_}3jDV6b6oV%Q(Vry9Ixvv#a)C?aIV~A
z-0jXIyxF!GU(-;C%P=0|j~5o;vghvOsyg@ZwwL+%-h+2$(LJ~DeStUeHrYH}?Z$O{
zh1oUy$%kBA*82*sI(P|h3BHK$UU2~zT+6{djI#0O$}D{KflOTDPdfgPpN20LO~qHH
zCF8a0l5od@1e|IUkK0$r;x&h3aH;Mn{6Bsqer<jPJ|`gzU$QzBe{($;H`NcqkCq4E
zMmvOf#TS6jJxbz(oj9J(#PGgJK0X=D!yhf>;u@)J+)asvZ@9|93$*C?Kmis1WlF&#
zo}a;69sKZrA5P)7cAvzR>QCUdM~~yHfBE1yPI=><e~;qz^dq=%=n!7V^TgXH4&b@u
z{@H)SeYi#79$bF@Zag={18-mGj(-nx#m|bm;C127_-|1s{93ppzDm>q-xjtVS6XO?
z-wNJ_|NGAdZxveMkuw%}2X2lJjhW&_91~n~zzE+%HN<th4De?s^zr#Ey7;804xamM
z3;v(`W_)>-CSGf+fxDD##07>M@O^jH@mUuNzWJgWzJ8@D{yAP5*A-oZ+nrsFFBw^d
zhxjYt_gm%hr2TUE`VX==b(;)+x>y>Q*OJ1qixPO8>@s|RggE|XYB4^aE{6YZU4(-@
z3-QX=^YK^4^KjnHxp<?Z2tE`ugFT&@!mMbM81u(CcEEKE8!Q{atTqp0*4cyD@R9-S
zFxH0&I(smOz5lSPif(MKP8Zgl-HC-S{*Bdf+p*@>HZ0Yp6`Nb~6H{LI0~?HM!mx=3
ztl)S(cJae^Y@1OnmUi(gc46@s>=3I4t7@pmdbfSVUfq0;xh;Q(#bR$UVM`^Z?(iBr
zd*>w<CG!Gv#-3wOe>}xHZOgHW8>N`XvL{#yvjmI!R*V^#6k$o(53wsE1=#6h_p#QO
zcQJ_#`B-nnZ7it!CRXK~hrPOe9pfy!hJB~zVm%)&V~;jp!VF_CV5k1&U@p$t*zde7
zOkXS$GdP)!{dtj!xvQpNl(R{gd1C_h%qSikOOD0b`l7Kw=P2y!wFs=?zi=$&a40sf
zI2c<e9fVDu3BW>Lp2eOk0qg;f!1h;T*u4z`tW?Ouz;_Ndu!W5&gfX#^COQ_XPs83u
zQm|(~&tR0Te%QOHQ`nE6zSvcR6PQZmG0d&m8`IPE!rp`&!DQ+VVbYqO*h_E#)A+Ox
zvs2rPE$8gUQeJsrRdVjw!&9!9$D^It6)|Tl@4yc1*bN8l)7W-wz}^n4Ox=dLw_9Uz
zdRCY)z+%>aZibyzG{vG%8)G{Q4YB9{ZN>h&=woj(b+LmT+SqxWEm#Jjg>8SWfnAf@
zgq3=3z(RA?v3b2~F#{ttOd&u8D|oX8n=7q^%{!=w6<<`qRR73hR@!oyG*1>wFI|q+
z%#+5RI!a<bam%pcFXC9m$|bX|bunz{(jrXZ_X2Eq(|jzL`XBcCo(NVpG$S}|I4yW1
zm=rWV9v57h9u+8CjtJa@LjwJ01A=#R`vog)dIc*3{|P=k>lPT!?Go&^>J+Ry+ab7F
z`b*G0*(&&K+#=xceh8`xngn0_8wAOl>jjI>d>3rK_Dvwx_C=7P^jXk!;FI8M@<&0y
z$M=F(v3G*eZEpon$x4BF(JKM1?}cFZ#tK1?_cMWcX1Tzsrc^K@_C(-gT_OnJ7Yp{}
z7Ydr%3j_*^4+M)n?g{e4@&#h0w*_(oHwAU-c>-6@>jEt9s^CDy6~W(;O9K5(7X{jf
z&kKIWWee<{X9<oBWe7CY(*<|-r3!w9CksA4N)%AL;swtX;skGY#0WyMD8a~$2*Ikl
zFv0MmP(jevV8P4dfr2NALcz(WK=Aq>A!ty*1()pw0%bN&;BkQ?Fnq@n)QmC&Dr$7W
zS{JIIk?${Xxa=o5{r;4|V$@eqseD4PaK|yhIMZ8jA?v7Mvf{8n{I92=dig=Y4%7Vt
zzRzC4!HC_0{(KLC**7<V*_4Z*UuCD@puLlT=kF-kkzg;VerP8Uuiqw^nzj~PP_Yt>
z+gb<~oiY==i8K*d-8K^Vf7~i??$;NzNb3nU>FWqK?Aan{;AjbKQZ)oe3O5Qie_Jnj
zFuYFiPiC#4QBPHH)<aqFjjkkUi&Yd{xuqabcq=ck{k=k<HeXgyq`X`pVlE|^-Y+4@
zXD=13h+iVmxhW=?`)ZLO^ydP>(}{V4J2L+X+&7B|ZrIQ8A9_vkxq=D)--I!~T;2$O
z^w|(Us&0V)rLT`)v#6IJqV$jdSHGJt>hy<S=k=R^l-thFjB4XYTxj8IJ^aBBebdBG
zZffA~>#yT~od2CaDff-vxakX@X<oxGb*<)?dVk<ES?~A_!EgB!DV6;9S6}h>6usal
zzJAURu6@ea_+7>i8+pP{Tkx2FSmqJGR<($~Q0F1P+u{K~*!dp6=0HCGtM6@o4C^L;
z;_MB+V)QlsU|KH!?B&b+r*|&$A3i$I_j-}dfBGSd|K)oIKc_W~zxr<q-)%UFZ#<L0
zuU#0=-zX8w*O80n_b5g3z0||`p<1DQAN^qdph+O#*jmWfw+H-R&II4l1LGgt$LH%F
z;_{2U*!;fZOn&nzIzP~#%5R|g^E;V-{F|Ipd^Nr=-wiv?*Cl-TZ%8lxinB-fa>7IW
z55j|dlUWgwXTV;*PQY&d6QKux`m7s&0J!k8NoW2vzJo7~Iq(~K+xdq$w)}Xe4IiUf
z@mKm=@TsTF_`KsL{H<O_{5;RC{Lg#!`S;v)`F76Q{MhZA`O#LId`pu}{Ofuf_^&k8
z`5Eih@>P^n`A1hM^F5X+@h282^7l`#<ewRm<Lh<H^6#}Q=eN~L@vGiT@K0AP<v%H2
z!hdmFj301m5q~Ik0bem{9)BFn<wrB;@V}gx=GE+<<b^nm^ZuES@|I{1^O{u#dA`g0
zc~|E5^3sO?@~k?#csbuXdG}s*@UX&Pys_L?o@UBVo@{V4uYlRe6ZNj=Nx6RKRhxa|
z*=_p5qsi6qT;^Bv+WOw}w3@1TT5sO)S_@wDc3ybNqeNBkwsD{FK6sV$B%Dfl3k)9f
z?kPRuNsAWoHue|rM(XbK_|Nb1^7HQS&L!UBSz>v-H1F%YT!*W?Q(La^T4XQrB&W{v
zhFY?Dv9GguO}8?5tqEzobKDf3xMvbi*D`^(R4tBoeqju+{ZAyX<y|;0DL<4qnGnpA
zX9x1S_Xv4xL%_Q)Pw=je3wW;eJYIeYhxa0r#f!xlJc)xeo}Dp;rz3xcS2J>oxAChl
zZ|j5OyzzJ+9)s$|yWn($7qsCJZ}ozMJW9(x9<y{0Pb*^=FPrVod*SNJyRc~|Pj`V6
z5BuT3<3HNY(@3)ArTE+M3hb<S5lR+3nNd^T?vKVir)!41QDDG3uvd@A(9+>q&fmhT
zsMq98-QC3d8@hp)a7dl^S7$A6dZ8-sMZ+4N_1)DxcJM0Rq5Ug)lNxe7w>h%BgEi7T
zg<MHq0&f|w)KQ#we$`^0;lD+^kg^55h`4z?Td%pi0_{1xdXZ`F!|DmH{e>}Z9BqUf
zV==_FUOK?N+0e_ay77;Dk=M=DvirlON&n`a{PBys;#Mmc<NxF)+ctBLOEz-58|t|0
zuhnu_GQV=4n|<c0Ec(PX`1FA*lJ$-oaQrQ|SgVqoJMxn2SYE-s6!wgJ&$XP(lPl#8
zHkWYMT`lG=r4({+>J@P3Ox)uxewxp%3c1a-ak|N+N#5Xke7(x;&bY!gJ#vX_t$Kkw
z-JZ>*-N@pm`)6>uThh2o29mjZ3lh2ex$#^HqgXCE9>u*_62T?#Fs`^+2zS?1AlLng
zkUO6MT&gL-jhzs1k3ZsZ`*|F${#F)OYlzNmx<}=1qxo}>YWi_?|D5DL&OO1M@IJ=v
zTkXv~S9gRvlYEFP=XQ|Wv3NiC%*#F8YiD<HGmYK3HiItQi?^J)MJIM}gOnV&3u^7S
z7IE9STK3l5&odU>Ern)WYl;bX@meEpWW52mJYJ7`Yr78Db!s#B`aMl<vF|1>ShayW
z`Eeb0bFdm$-bjU8+^xiwIIqZ6^ibgboG;HkSR~7hI=!6BS|!DmdcTZ&0*G@NTNZP5
ze=g$Y#V_F2S<T~?_la;lFU)XmyH0V6X2v<Z+oPO+p2Hl4#e<xgqCQUgi5|`$>A#%*
z@;{t>|KFUoE897)FIzdfjGvship?B_$_9=ytB%vOx|ZW!`GtcsYdD7#t2sk2-*aqe
zRUCWyH=KFTUU9gmUvSP#J?ET#RL)u9UCKEw`j~SnznG)8w~&)E^?*}$=^iKBA)lky
zbBiNP%HsqZUFTRf<#O%@T;|lRyT~bilf!YLoa1ClW^!^Kq;dA|P2s#5OXLh>#&bTI
z#d3U`qc{)FMsSLh!#Ip*!JIblK+cl?gq*I6Bu8kCbKd{tb3UEra-x;koarYFj=Cp}
zvvAy>b1v17)1`Nc(^GwdlSetmQC#fJ*?#p1N8RQSr?lz7Y&BpXM@nW7=lvZIj<us3
z=S<s9jx*`RX<y;U(Z9Q$W9n$j8EdiTP%ukQhO{{c&okl3+8A+s>kK$lx*kVskq+l_
z_GV7Co+jtvn~fZ|qw6`BhSqX!MW}KpO3Iw}`>Q!J_NzD(_41rF>I%-^xiXxwWGPO`
zdI^qxi8#mCc`?VOc@gIyZ2`x2?mUi1q6kM$ZHArvV3PfM+c^9F=MnbqV?*rQ1O4o>
zfL?Z}<UjU;^IdFHtxopF$L;L*4sGmNaVOjSSTkF+uYny&)Uhi>YuOKyzpy=(YuJx(
zeq?{z`ksCM*<1En=SsHsx0mcaUKMPSuBYr{tTHw^^_cAv@`zo#w1_R2TEJeWbe~<C
zo6laWb(?KnkjIuYz0SV;ESLS;{xZAm{RMW)t{k>VT^3vANCtbdHI*H8GMW9kJAwU~
z7RQbpjAoB>BiU;v!q`(p2s?335W6`*$Znkn*f}9MTWXPjZ5GaDD~Yk$#Ssj)*kT%6
zI?|tABj(565pj}@iJoA4hxxEY7J9Mw1|Mc0|Id@XNw}YVZF&#85!=PC9Cc$;*e>kK
zJ|}jgza#rv=XUnS<F@SMKdjk%4_dP4d^KZxxtg%CH-_vT+YH#BpXjoeZ`Ecm$=70+
ztk+<xT-d<2l2>QT#jCNeE>dCt1xoC$;Z^MO{wvu_+g7l356G}3K1#8#*h;YbABnSv
zH!o)2yS#|KPJRK~J^DYkfrtpZnl;T@`+I`5<=_}=;N39G-*S+3{$3v|Qmu!jnbOS)
zUHFHU!Rufh>uh7S?{8tPdDG02G;U;-T(4s(%Ga_C!oIK;jeKIoAOFbuRP&BiW%ZUt
z+<DDvU-go;FycAu$8b4|;Zw>g`B1`oY*Nf(Uwz1GmwLcjM&4!h{=Ur$_qfTbe{!AG
zrhb)mCH^vN^~431>#-b`(Yq{Gy?zEuFFTcGw;-7%K}ldGe2HbfHH~JKUW#Cy6boa$
zp#`(rz6P)gP0zBdFA}Vvg%}H*;jwh8*{p1RChKWBjdgCypQY{P$HFU4vV`g<SY{DE
ztb5%@Sxq|+v!3T4WO+&LXFX)@VO4zgU`6P=u@<H5WSI}|U}^4gV0|vIW9iClW9?vB
zu@q{|S(mg;S*@`~tcJe^tmqwjtl?|gEV%`nS^eG`te~<DtPcw6tWR7uR!ogDOJuVW
zOEY2>OX`<A>yE_=*1U}6EU7_BR;}|g)}E_NSkZIDSj7H?EVX;{Sixd*S?9cGn3PA8
z%u&g4rtzr}re66VvqQF@>EYkQ<Ua3addUA_{-$&=^()$#Ch{%JG5=;J?O6l!ylfpa
z?DRM0`qIzL0Lf3x#A6?rhYG8hKSbX!S9!i-O5CnsKAw5XRCX(4T3me0lo=>yUbZP@
zb|*eycDLSTUeUe7lnuPewET3Psj7UHSw_9glrFu%T(cyH`D=d`)8}eBGh;A?8E%!t
z)QO2_Cf3C;Z?21C0!BDftTcqVQ#6R_xJ$^KlS48ooftD&clK*8!C{KOVlod)(3vOq
zQ<$4B`Z06=oMhJPoM65d_%JEYjxyhg9%i<=9%L4z?qixa?PdzqJec@tSLT*{XXd#f
zN9HqQd*%gT%QUR8W`-}aWF|P7F?YooGe6dBWzJin&+OZ;!%WTE%p7jgV2UemWHx!L
zGf!StW9I!*W?o&V#60M`idlJ8p4r<W%lx3eoO#k$lKCiiDf7jz#msOuQRV`l1x%9*
z|1mc<&tZOAHO<gFFu~ZFI?7P~JjA#qF~Asb>SgqW{bgLQ_`_H^=Qm@U$uEXFr-ku6
zznLM|)xcP{wvO@d@HYlE?K9(gbu}YP>;uEzriyV3t7KH&f62Jq^_-!v`ji0<lrjS2
zOBfcfix>sd1&lVm`;2#|^BL6hw-}XQZZMj}t}*f~t}t|17a5FeISjvsEXHby3`T@a
zD&r0(i4k)>p0TbWhQVDL#R#wrXV@}A7|$;SGR8iiWpvIb8HolMWB3G*A(hHzbi8CR
zIKxy%*;;?b(_N<-c%Uz%_wF&q>K|T=1xt@Gu9|o<L{9Bz$fWFHv_A7-obGXD+)&ub
zxV(J_V=vR5QIT!S_)}@kcr$3h@KG{jJajN-JZElYgrC!6EPAEQu<F%f=*ep^epqc_
z*qvU-IFX>ruz0kFQT<bqp(v`rP~9TOXx$^j@Fb)dF_)Gxu*xM2<sMPS+2sov8AkIM
z{)a^vV*%52%c~P~%eSNS@qa^ff2jd_hJG(yxbH7r1^YwC&vnq_%G&6MfBvNZn%hiQ
zS8JfF*nX#fJ^qz$8&X5}&;3Yueff^w{p$_gdj4y=o7xMyg3U8}wpSUw9z3RhI#)~&
zEO|)(TYH}_HJnfHmAXw2-<(IU-*JuJ;d_OCEAS#+BPWM`;!zg;z?XFTqTUobRV;}f
zrxs5?V;(~n*%wK7qleKCL<G|nF9pyuN&x*+4NiaF#ivvL<I-zZvgiZabb6INg?{9S
zAN>~lB>h3;aXR~gH@)xS5&F6+PrB^S{q*voJ#;m(U3BZ!ZuFHpJLxxVchE=o+0&=}
zZ0TjBHQgxQf=;<)N<UO!L|^dAfPSi0mmb==g?@Nklin+~iEgT}o^HKqEq$(u3Y~CN
zqTk!UihkjwJl&BiOTQH?O@EsxLBDiCoUVUIj2`fKAw9fu9^LV)2>nING;QMF1g&d)
zl$N|;m^LmsK$BPOrS+@-rG@DHp?x;(pf%XF(Q;gW(pDX4qIvk#(`?Vw()w6mX#0py
zG=A_0+OFs-+MlFKnsL@kn(d|MG_f1yw21sCw2Ft1Xhn|;X}-@M(5heEr43cxrqxvE
z(awCmMk}woLVMqIk(SbuLz8dMqV4TWr@3^e&_sF?X_US=TFO8)jXxAYlNkx6`Hu$C
zz?hKcG)~fL#xa`A1dk>;!KPJ?Gib)+RGRPD8QRX#Q?%aU6EvqGADYj=QJQ|=A==Y_
z2WX4B_tL~VchO$`a-*5I?4;3}cF+#h+0*8IwWXb?wx$JES<nu?GNt`}YD6=6Y(TSl
zs7srlzl9cfU6WRFaU<<craJ9Vk{a!0lrpU|Xf^FMu0Zo*$<Ye@WM~!MQnZ-;%V^TB
zOK2W;qO_f+3uyo8{6}M{&!Oe4nxY0vj#Jky7@-D?4^Y$p^-}#>{!&N3{GnP_c2I2|
zw^2pz{G<vlG*NFS)>F>~*HZ1cU#NK}KT+TA|3J-ktfHElR8pfiy`-iqJf|LATuyBn
ze@tETr<f}D{UP=3tNT>rhxycFmv2$+6K+s{gR4{<|I5_<2QE-IZO^6_>Sj`Bl+vgo
zOOmN&Bk@$j))?xU_mNc3;xOvM%fZw$F#*(Q9-yA~#;GDseCjTJ4%K@#le%dkjhf$c
zhT8k>6t%1D1ogsIAF6chQK}{95Ow{b1Jt)Rd#M{Y?xJp!aHFmqcBbalJ5oo=w^L`X
zY@<Glu%cR0&8Y$p6DoD9Ayr91pBg!>O}+P1i<(@qiK=^bJvBOfE%l<G3YFokM4i@J
zMYWZXr`q?)P#1iXqMp6CjQTKP2{o4?O7(DGKz*eBAGJwh4)saTBxUdWG0Lr*!<5p9
z0ZQb_UdnR2zm$Ede<=IrbWo%lTPYF6KPXR<8!378I?8V6Z<I&tKU3=etELn+y`#7m
zzoA@Cd_{TSUqP8Iuu&E$mr@+YA5pf~6jJ8id_ds_-KAXjyiG~b%cEE<xkkC%dYMx3
z=mO<Jd^W}CWF{rrJdKjIJelJAC!W$%7DLfVj-+fk9Y*Og52koY2T+naNJ>BnM$w4n
zQR2PXl>7P&O57qUWn;Y`1>8DGi37(ehupj=?J7qon+6Y3G+ykZbSCenc%N{mq!_qR
zLKiqubidkDvaZ-tp0cbd7i=sj=2E7VlpltayxaN|4A-G7a@<Ur)zwpWx2>nh%+kpd
z2o=g(2PI0m%qj}~ryQl}rVM2vPm0oQy^IngzJ${CZ4qVu#rc#vzqyn%`ZNBIrYHO>
zUXA)k#tr$4@9+0_QvM%?&ifw<2aMwlSt%LWaopM4;cz(I;EZ#7y1iFLA(ayCl1LE^
zNl`|Us8Fbkq^L+CA|X;n(xC76FL-`?Ua#l#`aJLVH)ZJLlyaqVLK(YjOj!UMQJz#C
zQhIjwD|65EDeu#IlxHnoDP6{1DAR6sD9>(dQ}R5YDyNs4l;DPkO0NTT$_2zd<u>)Z
z%HodO%KTFm$_QMk@}6Fa@?%etvL)w=QbN0=Y%$4K4)^CMYcFIg!<m`Nye+4c*9VU)
zw_ZG=oR2xE^fEi31otN^zn<T%6i^eDIR-nGN8W5#g0qy$3(+!Vla^R{wVkgFKFm>G
z2w^Jktk9H49*~uW2?V9U9jn|r9jWvzMk{N%DCMFlTshYRQ<i4<D*<R<C4P;!GN{f&
zIkm%8NpNyfCVsM0QZHC57YSBM?0O5OxY<+*O)^qGcipTs{;Z<}Uf8Id#I08<)zp>c
z^(xAnv8$DQn-#_T_rDbzGJYzSLlzV_7r!g?ZhlqxF~2CbY#LWIG><Aw;)fMr+d+lq
zyLXC<$9olDp|2Icr(Y_bTzsyG_+QwavGP=Lx}sST#d@S@+fc9gSAS2jAit})W>Tfl
zYp+lQCYCB}txFWoUll1_Qm!bXoG&Tt-{&cs59cV1z}X6?q0@@L$I}(ZypJnhe>|+{
zKbfYu3`tP{M)oS$CzBKm?*xV3aGc`Uv2BWa4~3$vU!tHL6e^xL@f1^USc<N_3`HD>
zs_5<@D!#_y6fMRW1+y_+Q7H=jUqO#hWK;zyOsN41{<5z^TIj8C3I!|5r(6|ZGMp4+
zV0*>Ix7G^1Jyr^&xrM^J$y71QH&S3!H!BiKbQFy6jf#~iO$94mO|i#CML~YKN-?u-
zS&rEBTTZTAl-pwG<#)e*ldsB{maDr=%3nMmljG$h@-rGk^339Xc@(lw-ZJt=zP!I%
zK5O<ue)aw{xgNPy4x4){cR1B3e`VhwhdjM6r*mrL&_7l3cV}<OJ>AOWm}ez&Yr!@7
z{pBn2^*NX1rf&K2iMAa14sN!*{?}=Fb7s2yu>EnlTGL@Uikc>ef7>r#IkZ=vV3s5=
ztBRKwgvH5mAGXRHcgW>m)g|)2ivoFy2Uq^Ng(=r$(B;!JWci6yf_!o_R<3d*Qa%Vp
z%Xhp$%G)?0^7nIr^3sD)xvznb{7|u{{FINooZRj#AD}tNExy>uEq4Ru!x{iN^Sqfn
z*Ung;S-V*thSHTcyxA!K&RZ}4_+3qYdY_7XdHrg+-T7tNCY#@~+NwpF8Ejq#>-Z)E
zP^M*%MkZutTgPOOUms<g4t|i8Z0wgU=f0Kc0N=<)%DQB6-kq|>NA0qXuol_b?q-=e
z{gF&CQYVwh?#UeIs%2$Kw`EhSDr6H!Zpw-_7R$Dry(%M_7RVy5T#&7@JuizZJ1e{D
zo+ZnwIVFQZPsmCi9g+3G56T)^Q)GgOWLevbB-u1BLDu;uPNt-6lXbk4%O)5SS@WPk
z7Q^Ps?hG?!?OeL-(g<1R&L_xHN26t#{74yRG)y+lL&_i{!LlH3piF((PnN-g$leTq
zWpC+jvh#gTGGns6jQZMIM#5UjbUMvtC()*|r%w%K^}+hGxQ0!#ai0w`lWGl_maD3)
z{>B=aBj}%$cIl54X|yE$p1B~Uub-8s9{ehmE>B9e6Fy6K%#29SiH4+!ANr+6<UVO)
z=NoA@qFWkU*D2NVcqSE<v`F`xKbDfSA4#V*>ZQT^?@37u)lxg@ZR!2Na;XOXrqrnA
zy7aT}Rq2lM%hHE{3)1#8xza4vvr?0!OeuFNT`FcCmpZ*XEWH(!CY`&zUpjBKS6Y2$
zmlUiLFOAz7E8X@<DRm^uq}Lydq#r%_()U-`(yUD}QjPsoY0y`q)Qf?WPPRo!W4yzq
z8COx#ludA{dooN~FbS2uB>6}inmna4XLo6DuCsKtii31&tBv&RJ1glj+(K$yVJg)!
zGLlvu(3cucZIVKX8>AKu8q#KKRVnDy8YyydMPkkRBYFDtrv&7@APLF-E&=?RmNalD
zCB|)I5>J;AiFWn}$&Fv{C2QDkC8keaOXlplB*)XAONM9LB#We{lIQoEB-||zC3jOE
zNZLkgB>AX25|<mdB>UHwNivls67I_)$*kKINpRLh33mRx#DaKEQeK@U`K_NJQHwtz
zdGqFogyVToQhFvuQZu(#asZbkSzj41A#IG4uoPP*w$EgeN?WmH=^$USYJ@Fm4UCas
z@~M)uKZ%lj0#3rc6(#ws87^@Wp(O52A(9`aFiBDZRMOA|ku*7YN)8=#lc;}il0-o4
zB~hoXC7UKKC0W7dk~il~B)zi+k{q<2#OR8)gub+1LXTFLm|j<rT==_6GJsze50?BA
zUtIYi-a?!cGjGg@nJZt!W`uF^h2l~1z@H&;fAoMj?`oge<mVePExcPyz1S%>{N66k
z3271cW;cs_K0g#^`_zf`j@OC_{ddH8r%JI-a+x@@vqapr<(l}V@`^a4;i6c3L!KBD
zb54vY%@S|?eM)>P?1cEmxg+A2pVGt`9x38YDSO4(&Rt@hNxWE394pSgqZIf2lZxL)
zh{We}cw*C0mYC(j5Ob0!V&D^kxOgL0{Dm4Ro+%6yS4|_t-rm9DJ^KU1DQ&)Dq>i`v
z8O=kysnA7i_{Bjy=x!?(Bmu=`jTYi+H8b&EjFDL7tiCv^f0LMExj}3x))1GLtrIWK
zt`@I`tcW`I{1(v~7e&`q=0$hHzKK#!PKmU;#zjoMPa*|*Smb|xK-AgaC)#4(BXZ?*
zi&htQiq4F-i^f4MqTj-1(aY-(MS}4Mq6fCMqAu|rQE~At5p29vlw(sOsuUK9jujP%
zK%*B#`z_Cl^4Vuai5D|P`u*vmIHTjDOwwV|_N-Kq&dYtGxb=HPXF?N2328e-#*em%
zl7GuZg<cZT(d`0}Ybi%`ZY)Oh$bu#+p^-%RGdNMh^C;2ex^Pi%AWC#FF+?<XD^O%L
z;V04sKtxX{V3Bu*t4P-3C}J(!iu61|qT@1vsHwnAbida~v_osN=xeZ!$Ubp{$hu5J
zG&;Oa#NE6`bOpU4EKL3_6x?1Ej(?gHIvRZwx<yP07n8?@`zl9;Eh9t1F8u*vKB`Y>
zyX%cG{zjKD?fr8hVST&s6ZEOjThSy$UuY1TKff=m{&QEj-myvuq*n-+kKPpK)?ODb
zj1>xX^)Cx&gY$)%+j4~S7tRPbKg$sQUOXYZ3_L1S#U2#8?oAOImFyKhdA&>M_HU<<
z<q#{3A}NI{`=!Fzn?hmH8?NyD3R8%+qYK+`WZ{}Uc;WI@jPSwpaG}o+lrV7%T$qG}
z386};urV7VRILXKH;lRpdo`SdTsJ#mIT<9Z+Y1mLFEkUHwiyYxe$^MI>FNk+kPX7`
z3=Ls;%DVrDtQH2hEenRHehGrK7X>_zIRT0^BbZA3BEaW;7VN1X5r{r~5a_Pz7o=Fe
z6;y`278LSd3djdL1RX`Kf;CSc3;uq3B&boT7l1+c1aa_c!46)f!0SMn;KAh*!K#Nv
z0`-9c!K+^v1T4ezf-=vuf_hx0;MCT1fz^p)f?dUj1g9S#5Xgp-1*(6N1OkHu!9n*p
zfhcmTKvOIeY(F3p<mU4PsdrfdmzQ+G#R;;Yb2UNGXc8@m2S*5|BSHn%0=NLM7bX}y
z0~Ih!A%e@zV8PXQt^(<IN5QPBoxpz!NDu}F2n^9?f*UL&!QUPF0^MVq1Ya&{2@Y1N
z3qH1}2v+s45`3Kb%RjW{7k_H=55AuLEPomLm46d6$v5GS@gsJ8<iidP@)ys&<8LeJ
z;orR9%`bV@$(QuE^QWes^4<P6@gZ6d`K!$y@J~6`@CW^>_%rAVelztZpC-P}uZl0^
zccxw9mu2ShBQKxh-zv-E_uN0lf7o)IFMWNO-#e7bSDW6)|NV0}|JK?>zOD8SKF?$u
zpJOfO1Kh;?tA2d`1cJ@~j$!cYs1!b$N8q2ANAt^fM(|UUL;0qM;rxVCF#g$dP=3NC
z2;cZRn4ePa%D++V$Uj$S%SSc?`L%5p{HYhF{Lwdt{7dik_@=|!e8$*%KI@Ab-}>8H
ze#QJh-tV7(c<O(D^4|ZO=WSd2o!6>5%^T5};62j%#N%iW^PcDo@TT<ocyBhp;T<sS
z;>{X8=YdSxcqXP#c&|+xdC_L|ybQB@yiBud9>uJZH)LAIb2KgC`I!{)w2TXQR}3%k
zes9j@ZPw4`E$E!)ozp(a`=fP~2h=>s(^gC2JzTq&=eBAWPxyBSkF~UoXR;vYo&P50
z4SeDAK8~?@rNay!q@Th&(nH|oy^Q8<Z;#+<J`Uwc>fyYjcVRq51(c^>4B_p&4Ca;R
zxbiM#IP!=`Y<bW30eR{P7Cd#ODX)WX$iva~c==du-VM}x-fn+2-bRnLJdy1`ZmQWI
zE?4I#S4DN6EB`&iJv;M-n>zBD3+^4^mb8E14%ffu4&LhJUMPIU1)P1s6(4!VjZJFd
z2FaVbuVNl@?Jy6x!LS;xxmy+Y5ukz#(z(fvT78}CJ9~vYIed}J>^jfQesq?5x+0Ss
zeKDQ;>claw@$N%hkmLY&j+D$j1W)4jyTx;VY>DN*)>Lxie@eLhqXO=_E)I9TE{0oF
zOy!!KA##cPuw0xplB-7y<K_k;xFdE!-0!;n+@`+}F6A?rTlvzJ`{JG>xAKZDmwX(^
zZH%+v&d^P{!y$&;a}IjkO}g6L=wF&#+^{OwsC5nZYWWIh?#yq_y4{PMLG~Oc2|2^*
zbNIqp*8a>HTlmPyd^gBh^Y9%9QrN?BKitikk#=&nN40Zm+@5lp^qM%Q7wb8|clS8E
z>#8~DE>?09_Lp%?xh0%~Aw`_qzyi)yl?xo&SPtj)(=#01>lqw_!zVa{!Xq3RGL7>9
zw4c+pb`R&qNCGFUDUNgV@>b5PWErP{A>wTH<#9#~SRAtj8pouY#2F~ZarnohIJZP-
z&Z7_{C)+%j<MP{|bF#;WbF0#mlXJq20~a}Qs)Ot}lO`a}=z;~O@P#SIro@o5^?)8{
z4_%uR1zykjv|fz^`?Q9`u3upzvVXH@<cn-3e2#tEWQKioc9M;38)LU#`pDiGKgc$Y
zc*p(%=wa_)>|(#`c+OrbXk!n=KVcsVZ)DG#*RyTrYuV<lci8=Tx7f_BrR=N0#q3-9
zSJ^4!m)Hgm^4Qx?o@1Y8WwGPkPO&Z49A}?;eTdy$bbwtKpUh4|C9#(c;@QaY?QBA=
zf^Bm|!hT2=uuW|^?0_E(Hs}e3-JL~X!@1Gy-L4Vrgk=;P(h<Ubm>bB}6#21D!QSlI
zf9~w`=g#bzTzmFrp*4GzyCwVfUo*CCn-QCTMxQNUZDKpvYq4wQ)!1qe*Rr=9{m1%+
z`@_mN{mEKAHpg<Vm|<BYeqr^(KC=kwBdqMMLDq%bcPuHVhxNy{n??BcoE2Ns#v&#^
zVf}?SvSga|tV><BtekUqSmc;ntoN3sEYSFMmS<TZOC$CYtH>*lweI&>mgB=rmSJi-
zs||UK1=Bdh+WS0(wLfDoD-^$r)uX?YW&d^?3w~bCvSNr?t!8|d#|IXRcbU$jamcLA
zmUvdq$0*j&6*TKB7s+b03}(?k`m^pA_^>{(Jz4GMZmivdj;z^yTb2tQ$Z|8XVEyVb
zVI4hVz#72nvVLyZ$a?!sgSGF-I@TBXYSxxj%goL7OUyTk3rrgLJM-$y6tnuqIP-*H
zlxb%%#60otJ+t~uFY{{DD<)0t1@lc~JJVqIQ|1<M6LV^+o|#f~kNG~Pn)zG5lKJs@
zDf869V&-c9t4!$pC8poaJmxCyIcB<H7IUaGow<~DjQQ605OeRh6y`+HUZx3s7gJYz
zC$szUHYRzOoLT53W>ydLm?yJYOouQ!^YkAQv#tWiEayfsh5Bgbrxpa$At{LI<>=2;
zAA~RqPJx-Lf?S!_vkpw%LL25&ycIKWtvPew9b@Jp{$?g#Plq|yti=q9Q)hB5RhVI2
z|6+db`x7H~{uxu;KNoZ3*i1|u<V(!zv9TCx*2kE5*kBBGx-Vw!`8P2;kzFyRvmG%v
zFSf>PLqCrByYMh3y5K>KB%&q;y?8t3dqH^&E8<2>_K%{NjLQWvc=Uysfw`O*rweCd
z5Xg)etC{05t>+HMc*0U+#N){^+>E3cD@c6I%@5mSejQT8Xgf<{re5=7GIq0LeghaW
zPOan^Yb8ErOcxWQyoZjdV<Ka^)&$3t7yHLxBYk4(zJp_?vt47xd>mu04cNpurC7!6
z0h-60ZZVEgN;k*oXz9f4t<Z|8z^ccT%&m=)X8&W%di`Mpy<KEbcFi%ojAt0{?@uyN
z^fAWn-@}afya5KpuaD96?lnU<=_SL_sDrV-wuMneYGzn2G%zSx_ZdXDyA0zOm5l51
zGR80U62|81R~bJ;E;9;;@)&x1&oQEmvKUd-=?nwxF~;?&gN)_FDGW2Ky^J*tiHu6h
z4u;L#RtEp1j3KcRF}xbNjCLB60h*^W!cGzyU~4Snb3+7!Lk?vW&V(?^4hJ&!nfoye
zYrGh{qTCr*J~=Tm_t-Jex*$e-i3LLkX3DVaF<>mobQ!s;HZuO5)nK?du47m?u40T5
z|I%fXKk4_9=jktXzR}CCeW4S4Khv9@f299p57K|k_0j7Ny`iIxy6Bg0cF-IATj^I{
zG}E!1hxC@&`*fAGyL3(c+w{JoGWs^J5_;#;tMqx&W%|fi9z8ey9NlnT7M+=$PFDbr
z(cx7G>7zj@^zfH^=)0MT^w_C5x_i=A`U6!NT{Bxq2U>FJDityGaz85Fyp=$w5~At!
zp>R4#j-uBt2Gey@1L$5GeCd|Cp7b6oH#)A|k$w(hOTXG=MNf(_ryKSd)00`7>1E@a
z=vTLE(fPmB=u-#Q()~66(MVapY2GG_wBakWG=lwC+NsJ3S{CFJjrDMdHjn71VLN(h
z3Ak4@;oDA{8MB>sVdM$zlem%gW4ey^GPaf$yI4gV{GX<?>E8|7hO}$6SE^TNoZ}a0
zH5+niJ*Usm8uT(~ThAS*O&A@fIpiOpd2LCiX<Xh#yAIe%TVJ@1<_DD1+>1oCSrCu5
z`x=w>+?q!Fe2qwZW{ssKT#KMhgF<NzMIkhIU?6Qxp)V~T;6+=$<VLgG;zTpcx23%^
z0@66=%xSmuOlYmAH`7Ws=+FqqwP-D>>a;a!Yia8LR;X`x|E6wT{6T#gJ4^jFJx%>8
zo}k_s8Kt@~hp5SK-&4=xdZ`H=-BbXwlbZdojoJ-)LVa8Lh<e?=jv824LoG0=qIP7J
zQyVpJP?J-Os4BlNQ%SM;)NK>zsCaf3b)_erx-;?^^-l9aYMoCCHN9dF)gF{cJ#{{g
zTEB5CwK`2ojb9Q_S1CDE;ztHGmPDaa+woM501P#)5>0IdBB^iA1yM^i{Hg!5S*bNM
z9@I&W3-$9Wdulntni^OGpyt||QR{LIsW&wAsGQv!sUN>+P#qcTsIZPz)Gg4zl&3d;
zQoK#(DY3_9C<#lG6ohz;GT1XrfguJc@~XEKF5oo<aOwr+=AU-Tvg9enq_>f>8eUJS
zx>ZYYHoHTKJ6b_WS-3%=ajsGRbQDk|kPDPcg*lW<8_rOqyG~J-M~+b#QHLl8Yf~r*
zmU}54ClV?57vd-ytgRGKtCXVQCZyEnawu-AV<<bM6iP}ro<i}(P<|DlDFSsQC2w00
zC9fAs5d=UeOIJN8WK9>!{_XaZxLy#&)gM5qy<$pHS2Lu56uK16?hTYWFAa)!o(g5p
z%0Kc6-XF4{Ws$7mFh@>I|4Od>K0&S~d?FvH86q1S_mlVT=_TJ7>?U7<b&`2k+Q{G5
zJRze5kI3Su56A?Y8nVWb+vMZpW#rz_67qEMRq}JS%j86H9{Fp_S+cWDCfVoEN%F=|
zN5~Z+X=I}-`^cDoNn{K&o@`vVom^q0Aa6_%lYL+F$S!Uy^2|vZIcbteeu>1Azh8+U
z_b;Q!nY0kH?%e<~bCWN5r`(fFYH=m6wsa)#+G9h0&|^t%aos|`bj*kxG^$6g@Yg1P
zKC4NdoLNV%4P8yf7W^euFa0EqV&_SNB{QVLRbNOR)G<=}tzps~)d5lw^DT)}{facM
z`GVxjZ6{G`pO9c18cFlKI#TSt8dBYcDpD7(oK#s`LSkqYk-9mTNqTqlNC1s<q@|cl
zQhw!0l7`Ar5}cAo3cI<FWVD<_x)U8wGAZ0nid>MB&?qrUH<w4cKFK7lgVIQDCy6AR
z!D!OBa|CJUJ{0Nsi(t}s^8nJ&Rv*&&hhUP$Mpx2yrUNOx%$gMc2SBn9HzSqg8j|Ke
z>yk9QHj<`NHAv^XR7kq!t4L(|AEM~qA~9s$9B~r&l^Anrf|&PZlz7d1h`2lTJ<;q%
z5Am3BH?djpoY-=!m3Z!VGtmS2keHWopV;}Xn)n=8Nz74}5?yMq6Hl)yBtAl4B;L=;
zCGPJ(L)-+)AZ}G0C+1WiBA)!4LX1M}CB8qANCdx*BT`Ma646{Kab1akcxr}C9Q9-n
z*X|(`zc=EDC8|+G=g2T(aweR3zBiDVYU)RXaJ-1MMQ%iuNk`%qXItW$SS#Y4>McaK
zB_m=IRG)ZipEhxOlO}PCiYhS&wVF71^e^Gtv!8?)TJwZmm>I&ij7fq=_a{P#?l55s
zp`Y;dOfSLrO*dh;ekb8Dv5mmaeoR>R<{=?b?*ZX1{x0EBW+mZVS1G|)yO?kzs*o^t
z;v(T|doH0_Et?=fW)Qklj}x>S4-s^iQwX1Z_Yw{zBogMT;s_4klms_NDPgr(Kqx3=
z6V`vA6GDv1gis=mV3-j}xZ55|uuy>$NP&R_+Ad#$eU&HS>69zM)!LCDWZ4kJIhF)S
zml@%;x)H%YSdS2ww2`p$wgv${sX`b6tRjR_|KRs!EaFpIX7SO>)A(ud1fC=t#UC&D
zfKTszhi7W_;C}^o;rWRj`155g_=_K#@JfRQyk^8b{LcM%@MU)@@Rj2?@CQt<;Vq&I
z@W)g0@sIDG!?#Uj;`2?@@qU=2_~Mi_{BYGi{P?FNe4Rl&J|=8C{#lY7uUaa?Zyey_
zKWQ=XM*^t$pGpGW^AZLRdx6Fqt|0LB&Ovw=CKSK*q&I#~ojacN#R>n{$POPH3dG-u
zH^)D|YK$-F*2jnc)5bSDt;eg;Rq@70R^xx&`HQ<g{1a!nVIC*-ox$xBPU3i(pK!Vj
zL%7ou?{Ncqy|^EN-MD_~bKL3dR-DeGW*ld-0hg?IA14W@#sS2)aMw=X#QnN|4QDc1
zfK%7HfP3PZgTpYhaMur|<2uTZ;vV*-;r1`@!)>tM{r{O5k2|wtJMKiD9EWWZ;XaLX
zambBK+zwAFZabZTgQj3`udktTz8wgh@;eN-Z8H=H^Yg|HvfOcDX->G*Vq4tt4l5k{
z+ZNm!J!9NXZ++Yynl`R!uO{xo<#jkz^D11!r$5-WYCo|C_H)>!@UPes#RS&+)F?Lg
z)(7l~u6NiSvv05tx?R``j}Gi=LJQVvM-x`(Og;8RRV|kGstS8&wjA5P=?1pjwFr9_
za~W%=%)=f%aTa^;#%b)`))UwRV~4S(Yg4glfMo20fL+)}^c~nUiCeK=*;4GaN&)uM
zb2fH%f{yJ}A!8E(IP5oQB-Wb}ij9m5!MddfU`L95u>58)wraoy+r4OyZP;Xu-Q@tl
zu0fb$=}ZIcfdn0FVultLTB3&SY+QqNeYYIVo?VJ&X)HuLT7HXe_4yL*fgOuhh=-$h
z?(2_^INKZjy|g=8*!(=Yq^~vl!Ax^>zRJVs2$TEK?XK0)hR9pdVEWBy^KI9n`_c-c
zxw-k#_sY&i4>e{+zj<>q`uxO^Xs5ra(HYwNq8qJ}q8q(-MrVX=i*{kiqVtu)=(qbh
z(W9A+=!UE0Xwh9<^iWG=v~6E#biiatH1Kyobf2bgbd0HI^eso%=vPpO=*JP((FYlT
zXnnb9^p4#I(N~V?L|@L;ik26vMXT4WiQe&K8B_jh2~#^fk2yUvgYo@4iMg#YhFLNg
z#%u)jV;0<cF*gFbF)rcHF{$KM%r#y!CU<KChQ9kAX8O<_OjKqCCi%h*OmcA%CaUT(
zX1YEP!)QH=Ip2L6bG`orCT;96#_ihyOxe<2%+l&z82$A-F#q(nVjh@DF$ik`=8`iT
z)9OXXGzE|_$B|f!Ra6A#1QCUK%m~JG@cc1_QV1q|y9cHz!5O2TY=<#V17g-4Gso1O
zGR6dF>tk}xYhxNNX=19buEXpqS%uk9{wHe3?Zv2)yR%W{_ot&$8^)t-n?|B8JQ<Ao
z*xDDh`0RDm`_30p8C~sB`mdivNqZheoqGEqD(&6fsIdOZsKJ5KDENo#QM-n&L?sVj
zh$4K<iTd?1D{9+Fdeq&Kqfs3rX;HWTM+ZnolA^wS+!=-XxGhRKEQ=Bh38S1oaH5_J
zFru9M$x*_0xTvjfBcnolLZfD1g+$4_0;2AA`b2d-14q@hx<n;Bv5#8Q1d3ucSVWz;
zZxVI%?&c`c?M+ehW$UAO|1bW6tE;0bFa3=?eg0=;Q1)D8)2XkKddDUrz0yV_?UFx4
zP9?mH+`s)z<f!yzq!IsFq<PHK$OU3!WPVg#q#mj!k`Z`2a;JA$B+I2Z(%7ajvS`c2
z$W@zjBb~L*L^`ZJ6}j~5Xk^a!v`Dq_eUV{<Ns+YIJ0t(Em_&YiD2v=tEsSit!HN8O
zi4pnf3^}swC@vC_92r>=8yYzw42hhl1w?j5`9vlMgCqZVx<p3U*+<GvL6I>VEg~&e
zn?zR4>qi=X){czq(~KlMTNmkAzbf)g`JV{P<;95er)MMX9+-}}8aE!n<Bvql5e6d&
zh`xwJp06X0f?h;0_1h!XsyvC<GygE+@yPv%!S3paw#Hi#hi=`B(7kjmBJN~CMB(oI
zh$6|kh(vN`gc;&wM3(!Jh<E0x5p(O4BL<cdBXY;$BCKC2BMv^4L{#78N7S5SMI1||
zML2IIMikMaBc>4H5$oKL5#LOLBFff5BmBO5MdZDAi|Bab81bUQCZaIcG9oP1ETU0v
z7@<khjj#^f5TR?U9?`A6HiEmf9R7HCDg0;KeE4$ZO!%AJ$?)WqPvJ}Ap>SmM`*4AG
zPdIT)SGb`{M|kO%r{Ox?jp69px^Tk9nsC>&+u;L}vhWy8ad-u|FudF7VtDIvPWY*j
ztZ=*5^zbvKN5i`_(!z&#><e$EB!wqHcZUBp-xf|-BMVO+6ND$VvBSek>ERRUq;UFn
zZ1`n-M0kxSD*UoRa5#Ml8b1EcJ3O?`Jv`}xQ+RT+Z8(8t75+DHOL(G%QTUU8y5XOO
zHiY*)QV-9&yf)lz{|fp%>lgY>zyf;2>>IlI&m?;1`%ma!_lD5eocHM6@jd7SLKhn8
z-huwSu?0<=ZbTQf*P-uSuR&i;yN%{@%Fwg^#b}~&A^O;l3+T-59JHc53vGNX9erMK
z6g>?~L+hCCLu)MVLci|Xf!<!a6+L`NiUx87Xdgc|8lX={_kSg#C9Tou_JVNq-y|e@
z4Iv2K?+8U7R`Eu!8+1dH?>eG)r`w=og_dY&fEl_^-w+)-t%E-PSPNZ{r-nWny9SL2
zTMm0=z7*#9V=he6@ilDwm5H$M#L=*&$PZz=tlot^|M@y>{`rfruUFc`?k7A6qeVOl
z>$G?frngWX=G1m8%=p61uy@<8g(=_#VXqAG!`6Q}8)npSI&3N9L|7^BaG1N-fv^*5
zd&BO%O9;DH8XI;pSrG<~7KfDscwxV1W5P@yQ^Gc7<HOzxqW(uNgoS-v2M+`G288)s
z_X)F10EZ1CUBZ-`?Zdi00mIa)&BJukjKjX+^ur1O+F{n;G{W{ZsD#}-@h|iS?RRLh
z?T=94k8h!un!kijXN-kzWDbX}b?6U$zSt8gecToLE~6uKOH50smt9k+<w9NP@S~d0
zohNRGz9*N3Zni281%15|s(SB2Xnkr<C@Lx|w8$_$wD;qY(EifY(7W-;p*+~G&{6dr
zp}wz_p}c%aC|ke}b#rEg_WYoRVjdDg^ABS}>oMri+Xjfx-5&x&4X^u#9#eXTzVLJn
z9sgq=+S3dQJ$K9^)Cp@6dd^^T=$irU(9eaMp`DU-p+{U+g&HjUMkU?<fvVj19aRsX
zLglM}Mn!iHqxv%YQJ&;pl+dIbCHv5ULKL>3W`#|to%Z#pXVW#PAGdC!7UIfKZC=Hw
z?MqisUmsjR1t#a9_^>P#b9Fk(>G2WN%Y&&X6e<~&rM3%or!5Xua!iSe4VR#_*Yi=S
z9ZXdF2`XwVf`IB>k3r>kgrU4nz)@Gj15x7|zNnQpFly?E3#trdj|y1_LX|%@M@=6v
zMy(FgM@=qoL>1R*p!||lP*=SFAqVGwA!jNVkZ+XVkQokNkQU>gkZD(kkoD~M$PUvU
zWX0Q;NYR;R$a&0DBuTRodGhH4WNyk`WD>Lz>9%+iSyy=tX(}&3Vy*L$^r5pz-}9%D
zGx!t8M6JWf-lr)@&Ha0jdOiur+3(wtMK|O~C!Pp-+=Pp)f5kvPIZj3vhTxFI-x0`x
z+bE>3G#Dud_#=0`^+raYa!0N~Iw6n!u|a;mZHY9Jm>~h?hREgDI>=kcw2%;(8Zvuf
zHL~T#U&Kq+PehsC9D?08jTqlMjzGGPAd<!g5UJ<iA~;d65c;b-5tpi45zFFcgokMZ
z!v94r!t6j5;uW|Y!Tel|c$iy=_z`{)v3fZNF<Oy@$mgUZ>~xPJPCQOUJlUCycxAl{
zQQI4bh&`f2toD&0L=!wjVJ;JKCya{7U&14(B~geklrRKA4UWjF2|yGJeGr-YU<B^5
zGh!mv4nYI}|M#tKLEPGFgt+LShv4>YK>R(Vj!=NtBC3X$;V;vd;7xw>@Z;lO;r7`R
z@QXpC@QLX`xaRpj_-f>9_>1qI@VE<Y@Tt(paOivkoOkISoQ1vvcV8%nzq?cdr=hRH
zE9Ni4-(Spy4}_k9SI?%y`T0lT6Nof8d?pzlpR)^|9JB+@m{h_yWl7){{P^(Y5hmRG
z1Qm_|6X5p!QSh<UFnFQ^96sC~0Jli;fqMbKaLZO__$Q?uJXs$I|N3AH9LzO><J9!v
zi1H0^ZGt+ya%m0R?$UBd0(>bXe_}2qC;e-P)MFw<@9jv)nLUFclNNm;hEHCFm`XZB
z7T33hl-z0#aVIo{oL;OAX+2*R^2WbB<lazm$d1&)kagA<L$<c&gj7hgLY}No52-3Y
z5|R*|8lpS9H{?)OV#o_{T*$XKijdFo;*h%rybyYAOvqabCB$(F7edaB459jjhPd|y
zhkQ)*50M%|LRxFwLzYQSA(}sILT1ibhTQNl3-RwZ2)VXRC*<=6t&o*c)sPwV>X5tR
ze}V~z7K7WYW`j33P6hiiKL>mL9u8K^=?}gQ?hOWabp@YPbOhI{w*)^aY7D*_R2NJi
zxEnl?SQ(7bD-AwTaV@w2T@ZZoQ(kcN{<FbT#;1ds)yIQNFo%MlP3#YToVq(W+bljf
zpk`ZeL$oZ|U{Vl_Ol1d0nbL!us)@lPk<r1iW9Z<w$%x?12C!hq3g2KOlxOhZpiA(c
zc>CaQTA*P6BJ*G_)Hs;=N-x-5x-oe0pL#I&+}hv<r<I`D=B1#&)cK&{nXf_l2PcAD
zO-6(AZw&^0K=cLudiN^m>(<Vodu!W*Vse{<`kWeq9Ghx`D5R<&#$;I#B)K?fYExlQ
zV$p@50Z2}eQAcKwGwWoK$?V~vp|k@*dkyvm&6Xqt!Jx50!cKV*pDhaVo8<&erZR%I
z>yv|CUc&~dK_Y?-+mJ#3s6j!ElYT+8-CjW*nr=ax^Bsa9j@CgQbrwPEB20pAzt<1)
zl4%EJ{n7|(J*pDaWB3nNcl{S^x7Pwp=gAE00DcnIK0FGW+WG<Z>2Dvb=J;zE*XRXo
z>{=Tv82lKP(AWS=i@FDsy|04Vi_2k+^TjatltS2Ut&6Y=xjC?Npe&fI@+8c_{|GF<
z^#JS_elN`JLjnvYjfL4Q$YGQFM6fgsE^P4(0~TUVhKWnCFrh~T%)cH9n??q~;$Ql~
z-cr3_IwP(yYq<kVcL4<J+iL+!TxSCNmaY#AGSG&}FKNKG+Ni+7D^>zmdH)K`XqXTD
ziI@rWc|H+{CyWN7-VX-qar*-AkG~4^+1eSHxzHNeyt_HDb5%oN)#2K}ZCX`<s##@$
ziH602O&6{NezLp}IDGwFV2xvDps?~p;Ed<tK<xdLz>@)c0<Sd12WB9*2U6N)flHCX
zz#U!ez%~LsaIu#dxI&8#92!6eo@XNhT}A=}F9>`CM?ZrDRirL~|GwA-zEJ=JQ)jjW
zYHl|Ql+Wr0UXR-lSU0a0cys5Pz_=fO12!l849HxZ4fvce9boYDbAUzS$AGmz`vV#i
zdIQLdT>-7}9Ra#Oo(6dDYz*+4e-N-C?ruQi_gevx+inI_eJu)@lV1+l@a25KYDsp$
z%dt}diTq;$zlPHS$gF(<C;N8=T%_&@IMSmGh{Q_*re5#@1QE=D+Ez-yCpbP}>QQ7s
zCp0wRSZ#2C1=v3zqryAjy}f(DN|9s0vV~2++dM$P@y(_IMyEFiq-bsmczjSZV0cC4
z{}17R{x{}+`I8h2{{3S!{{HMq|HQsg|8(33|Kw+V{-N;K{$J}l{S}^V{w-zA{(nFX
z{+btS{TKAB{O_GC^QWj3`*-cR;t!h7_b15C`Nw=b?H@!v;lJ|Ykbf>R#b2v_w?Ew@
z-aoBmoBt7WnZGDo;1AGb`&aL$`2&9t{FO3{f96n_e<l&`FK-X<2L$@~S5|rWo7y`2
zbMtNe4`^HYC#RYD6Mh=_tH^cyGe4~NU&5*S`#oLdPx1K!#g_hn0?ofeyH9_C($|hb
zAH@$rSH|B#jp=Wo8=t>`4h6JBPuzM8)wO&G-I;X{dVB31X#37`Xv0`B^dz|u>fL$)
zS_jF2nw4ZiDMlxuTaO-wa+gw|E|NXaw{PR2F`?U`bu}{RqO}mJb(RfXSxbj@#1Wx8
zK4PFhqtQ^xLpU_kDG*wc=L0>j4u*;noT1vEY@ugxR?zu}W>6O=Ln!jR4iuuQ1zop8
z6?$uE71T5Gk6-q^AAa4S?|ze~zxWOO{p43B8S<mNdFM9>d*c^W`oeFYLAzh>fyaL7
z(+z%X$~`}=<|@ClPUU{T&lUUmtuFMV$S?Rs_nh+s!ZQ6{mz?lp>mK%N-IL;{Ikwx+
z0Tb_MQ@hP?*+S-b`>4P#XqM$yN~8JBHxc{{958+cSz&&2ze4<Oa0C1T+97`BZXSNW
za-94u|JnFii!A-tb(;D$ferlVd7J!Ru3GO05U=x#>ip+R2LJZ;KfmC+vNGd)K``lS
z_-xcy>H5L9AiK}E^4BZhd{(C~|8c9Yx?QvHv6J<_pTF1mT99u0dfhMewcB#tcQK{F
zxA0S*uYK5A-&3U-zArW&_nnSC=sWgipKm=R$#-ks4&Rl(N?#dU;#<|k^L-0s`o23v
z@x3>W^WA}t^wlgy`R>;W_U%$aeV1Q&`Kr6Q`F=a?;Cp8l<V(a`_;yzr`#S3B`|@^d
z^i6oJ?kfhb_4Pcn?DJvnr;i9f=kx6Lw2!9FxR2fTk3PVc{XT!3dwp)5?D7eodggNr
z{nY1A@gpCg>H{BpLAB5N<_ez<iyJ=T<f}d(-(U3c@yYd3oXzq{o;&Fyk3Qn#U3S3d
zgZf?{fiS_RrD?m5s=3?;xLfG6rI+pV!=3JPGo9!Ioy7Q*BG5iRFT;H-{{;Bhk$rqN
z-1hK!vEJE7DYEtX(rD>}Fg5ep6K~*i`sF5{RQvTlxU_XXD+B)^N4<YTzGo~zyeDTM
zw2(;%Eq@dOSr~-OMfO2XTzdssv+^85CbvS4R5U?yRO=xJSv3$$O(kS;Ln&mh@ET;e
z{xZZ;KMxWl&xQmvpMn?~AA`KymIe{FBtzbr?SeS$h=b7D6%dhy7=nxELQFaskR|{b
zf=s|diaWv~;{YT?H30@$)8Pvlu<(SO+35nYZ?}V7+yaDri`@dTXfcF1o9IG}w`xH~
znp7djH?M|llK%0Ium9m)tNq>kE$@qW@7+({Rq8|DO2#{H)r!~N$*W#?zrwe9t6ppN
zHu_obt&Xns?#;XHojP6Wy&>?rcS1&icf)X=_o(|>@A1?O@AlXKx6?rfz3t=oc^5z3
z<-NvWhj)NT=}oE;dq=ABysgMF-o4kz-qIgf@ArrZZ~JVdH)Ry&E%5O3jy~Y&ZQSMJ
z-DGa>9i{|&m)C9ap4Bk&)~D)vZ@#YO{bOF$yE=HaH$LN!*NcH4UUm-Oy?BXVymmkN
z<Q1zk<Q2+#=k@pIYp;x-onEUEZC?1(&0eVk^<J5FwO;#n-u8-UEcIGkf8FZ<rNHY;
zVV;-AOtu%zH^Ym4@R%3kWtx||$v&@A!7eZ7TX9~eekr_Oz{Or))45(#Zy8?gmSnF(
za;z8NZn#(e3c~A0D9p<x)7K029_$qWbn((x*m<>ATY0gT&AeVA4ZUnm>3C6l*L%s#
zRlQ<FtGt{letQo5Sn!kweDi#NaMIK6`KTvJ?}I0g-sg$A^2*bA;<@J&msU?qe3R$B
zx;oD_Yic|l!YVz%r*3+hyeaY=F~011lzrY)``Q`L_%G?64_uFW4)09${B(b>XZuQm
zXF5FA)9t9-v--Kv(@=-wNh8rc_ns$u?i<8-axBrFmO{Aa<B|YR#5Bb7nyZKB=Qt-%
z)fyX5wO;_waj2<h@xINTp-tMJt!p(sZBQznqN6L|!_St$hqUIwLd;h%==3=FN%u!E
zTyFqeNbCiVob3Xye)|l(+UP0xBlQuu;QW1X(EB^!Mw1FKfKdYG<QIYu^j`oUFwFt;
z7@1(J{1f0O?+<~ICMn?SwB6u|+?`;}zO7&_Ln-(hi4U&IW`aqtDd0XGJlG!_2~IhM
z0$+O`1iq;W1!shLfk}s5!G9jxgHu<7z>|UIVE4U7VA_3MFn3W491d0k>u+BTepvR$
zBW&`AN452LkAK`R9!{4&dHBBn;9+C%&f^E}wMS8Urw6#b)#Iv4v&RCg-os{3jfYQ7
zrHA9}O^<($*F364mp#x|&U-xSKjUFwaLNONJ?bGop6bDQve(0JCBb7666=u_EBDYY
z6?!N>u{}z+&^<cHM33hg7?1L{Fpur4;U4;a0Uo(=5Ra9c?jFcdM-PRmjYm8I;K4p&
z;^FXE-=p{UMi0J+hQ}-ES`W)B%kKETpY8(fId=+b+TAhvv-|L!VfVx@@7=!vdfdY(
zFWuA9+ubice(awAtHFJ@>pgcrVU>G-UYR?y>$-c>x-0Ig(0q62?PuM+u4TBJzdz<a
zx$&U;S@=G8;I3WnS!HqVqr(dK&6~yU_GqrVc{0QOM<vO<;#0JHm{GX<;|PSi<^Di-
zPL+>)%9w|Hs*$t1D8km=X`iM0>q=Ain9<GdEt@yF>xF5$2k%yK$Ca(Pg?w0YGuSlm
z))D;Gjkjamt-t7_n|E)&Tbx?2Tc%H!Tc-4x+s?cvZay6k-9G%e=O%Kx<JJ{Z?q-%=
z>=xc|#f|<o-z{>>IX6JmX}8|J$KAG;9dw)Q-{*#0pX8S2x5KSSs&p&P6}z2i<+|Y)
z8E$_-WVa&(tlPqYa5qFH!Y$!LpxbdRU$+!Lup3R{?52Ot*6sFVOE>pfQ@1nb25xU7
zHo2|r(sWb1uHrWLYQ?qj-;(Qgr+L>kw6Cs-hsIrB-u~#S@uA<<TC>*`<lW_}%6sP8
zp8mvj`~8Qmzdqe_6>PfWdIwtWIw~r5{h4{i^=o~;>(lYGt|_{wUCjfIyIvL_bX}9R
z&o!)mmuu|jIM=<Kl&&&Au`5)-b^Vska6ME@a{V_P?aI&$cg+JMT<c;2T^kSixRz9S
zxW>J8a<y1x>w3%1($xxQ>Y9|a*|qA5w(E;_4cE@uwXPM$D=s^Nmt0Jxb1ucFr(HJR
z`|Khb8g|K3?RUBD+~ZP4eCcv*PrFNa;bWJXwg#8@Z?!H%o2y)${mWdKyz4HpM+;me
z6?rc3H`y+$exGu=VsXsH8ky#jE=zXl%Sd!ly&LOd_+IX!^-t(B2IRODgwb7KN}@}1
zCdS3CCd?)FeTd7Y6@QlsD~L-W%H1VN=IG*i%G%}iZ3`D-kFm>xB|Vq5W*c4HVCpVG
zyfrSKhyFURFIjYMdG_5|`1OnPg!Y&-#$(7im-x>4X~Jvgx4E6p&mXip7Y#Hyb64t|
zR|9IC4+mE|&+u+K`yDKDmR`H$oZOP@ymLIuIa)p4S=;`Ia~1l4v#)HAbJ6j5=lPr4
zoNYR!&H+<=XP@;fXG2G-^ZRhT^8wlaQTB0^^PU?)&M(^hoYzfwI$Nr_Is<I%omG%P
z=jZ$_&bv|#oz<`CI43_^@7y!E&RO^GKPRxsZzo@$1t%-=jMMiW6HbMhBTl}z2Ary&
z_d4l)>2e~gbvW$<J#{(}{K#n!>%J3i&mAYt+;XRq>S8B{?ki52U-O*?HO@J0usQ8y
z8FJjogmuvAXVN~W`)7AKac;*sO+8mQF(yP#x7Ko<Cd?U5s(vIVbyBp`w{2*ry5n#s
z`LzJ2RgDm*-S6F<`W76W%(QKs5cU8k9NfeygsJajoVd~H&1rR~oj2Dw{d)Y@kw3WT
zczf}?<Cyl8<FehD<DcLm$3gl#$D$pt9dRc+9Y=~<9jOgXj(2+M92dUcbu?D3bOf5;
zbky@MavYDk<akAx>j+EEa(tY9($T5xu;cE>DUKEIcRRMs?sR;jzRmHvh17AIH{a1L
zis@Lvr#RZ|#yO^)j&N+bj&%H54|Dwe%GdGh1laNEinC*?zMUh;!OF1=X69&2GH_JL
zHaQmU*K};oR&jiKW5uET;gZ9i*K-c86VncDe?L2*bUr%VwC;CU@a=H`VqQA<@Y)@~
z36CB0jyE{;U95FDc>A`)=BK3&C;F~AOiW#NaQJuL0k50wz_vc+K=3*0;1rSSFvZ;K
zkg+|%!6a?F!|}5+hv8y@gV_U?L*R3&1L_0b0sKAEL2XT_L!(}>1IHTbFy`&$fDLnX
zxI(jccqaooEbiIj@av?Z!^lM)hpLM84&q1a9M*RIvp+ce%YOR%yuIJ*8T+j|6ZS_f
zN9>Qf57=)D?zM;Fy6k5-&+LzEe`2qe^3Yz9anJtVr7HU`<z@D38m`-~eqLbz`F)=K
z?a6F={?aM?KdQ&<cW+L!{~zmV@8FSW&j^aO--(gi$HfTkDKfS_a2L(K=MceOc_zw!
zx**gZUlDA7sSax2-R5QgrN`C&%ZR;w*EgX3#lKtZaT-SUQ=4_|6;@jIZ(LOEfzVa<
z)X?8{I|&PR3G5j=wtT|QEpf!|bLxQI!Bf3<8hKrIJFh*nYpHx<_pk1uoki<CJDXQk
zc6x(lb`#^*?XJ!h*rAs5>|Uy!wS(zq*yWfVv+J=*v-|CqY^MfIwEK;Swd=vi?aon!
zb}$~>?uDFYhm0rKUELRDH*qA?PCql)&MpsXXLZ%fPNmG%uCv<SF1Z0{x4C7D-I*7L
zcE5Uc>`+7N?e>hXv&;GR&o=MpFWW=^=55JpGq#(wCu}PXMr?h|2W(5Mdu{(Yb=d}Z
zKC|URpV)2>d1xy{-?I(IR@ttjl-X7?uiL@}1-1>cJX?#{Y+Fg<DckeOM{TRpQf==X
z+iRPjkzgx3yWQ3@UuN4_Ag~R+&a$m3rP^xU#@mM1MA~kvL)j)b2HD0v^|OtB=4q?{
z(#5v%wVf@g&&sxYz|7YBqk(Pe*e2VWNln{VUsY^-W>;*Qek|FX{WWKUTb{Q0v1;5V
zMdhQ-f?B@~c72ac_QsbsjXLc%Z}cDAbQw0-RGZY=q-?ou;|VCW>9)FNL$<zb^Vs&h
zjgi9{8<JDH%^sH{Hb>nK*zEJzW5e`}w*h)@vv~!P+DLu*Hj{o#8>~OY=1Kt0=3QWf
z&2JdeW^FLc=0~uv&C3w5O%~kQCIDe;(}l3KiA0*(R3bOqEF-mTz$gtH9BQo%1+{FA
zLjANhN6lJ)Ku%d7L5^7)BZsWdAl_Lo!e3hl!#k}LLRzh}f}5;!gX*jg!|qx$18-Sx
z3Akb10=;TY@w;f<?UQ5e3CXlh@j79B7ktS2mHU3{KG!7cHs>AI1&&H<uD#fLy)D=J
z5{O}KVnwpvXAy1v+zf5K)&y=1Gz_qI(uY`^>$qG0+Tdv2plNL_Q?syMrDANIvP#c-
z;;)vq-!E0`oj+Dt=g$5HUH`fOx-dBd+B-G@LVO$nEe;HTvif>K25-7R2VXt|^*?(8
zGHZDVLN(n3(dw%}<k~V2wCXx&eR%=sNpT)XRG1B#y>JR7$~g*pnwbjPaB?pw@Nfc%
zma-kh+ARY`?i7H4TUnq_Vk#(uiwA)ik)SI?6i5RT1fqxffzAebf*$y~fZ9ClK#h)8
zperCVkaCLw$jV?7sA;1n2(6|9s{gkPG+O!zWPP6no|>2f77vdBOZ$d^xn1vo+uB|O
z-5WcB1GTNd*jr7&@7L>qv`cq^WoK^zCr;h~Y9G7`1njv8G>yvvu99W~U$RdCkCG1o
z9i#RG@57UTZhkv}S#C<;pp6))w}lG?>oI_V8YG~{KMYXkM;P$^mk?n3us_hD*Be;X
z;RXaXIRH~?K)}{gbKp{e5m4`(F3|Xd7EmKa6*#(c6|hA5+ls<ku$slsSjC4<Sbc(y
zSOvHZSfzk^ttyPVtXj36Sv_0z#OmHcgVpJYS}Vf9ZL8H?rB>%3U$Zi;y=-;t=6S1+
z7tdG$Gt;eb2ai}u6AxG^WP7Y=%y=sg>^7?(AyTVCFTNGjj%oGKgkt5q0cUmiU$|BK
zEW&DOG|)=7*T>4B&BIFdfs@s6sg2dOivTNfhKbc|ioR81+(xSjzPc5Hw8rWL>aXQP
z$f9Mx-FM4T<1dzPH9uM2{WEB}fBLPZ=U}(x>&^~K*2AZkJr$2Ey)WOlOv|`q`Cxy!
z<>0nr%W3u%%dzNu%V)5&mU*rjmL!W~mVY;<S)N+iYq@^rf9%%acFVTsGE4P(fhD+<
zWr@zCT1FhhTl(yZwA>^{S-v3!Ssq0ASz3TSEw5X;SQ>4zvrJgAw0tyeYPs-!v!#B!
zwk4oe!_w&5TFXCK%YbJoKLH1~&H@}`rT`7-F@PUr2v7ui2l%D)8sPWuIY2bs0@(kq
z5s=pM0I=guH6Xg60$`Y40(h2G2#|>`0Dj=l0Ti&)fR~QP0p>;r0W_6;fRyivfHMQJ
zfUGt-Ah}uyAQrFzh9_x&mP7)8%Z~y~U_t>5zhFR}H58z#;{^!(>jL18+W}%<Spk#{
zW&m=D0l?wRCcsp(CLmX$0&pj+Skwe8S=ialSsd1#w&?mhW}!AdWZ}^L&ce6uwT0KU
zPKzxWtroMpnk=e#brzh+yB5E^Zds&Q+_0EaziNS>yI^s#|C~k7lhYQz%a2>E&pBwJ
zk+RQXL9)x@87|J^l%K*P5Gb<fU(c}+F3>Fc2M87cPopf-%R?>N&jwq}B||OLMP3$~
z|MB)7P*E*S+vw!L3<CoL%m70WL_o<&K$IW|C`cA1=bUqxL=KXJB8Y$q1w{o6D2fS8
zD1uoO6a^I%Do9Ygy>akxeBbYWcdh%czn8V2uIi_&Q+4m)Iis}-@T(wspDrU=i>6CD
zd=QqLy2me>d5%XCz7HiCoIfwo6+JD1-1bF6-RQl<X8BPGXTD*H%~Ovh)SnGVAg=UE
zbRF)I2rjuOfk-?nk>%blF}=P;!fE9pi3ajsiKpLdB;e00B`8;lB`AmUB;dsv5`%F}
ziM=j~63#}^60>rl5_v>_3CtG{iO7drC3?=;OAs5ZBn+}QNVtU>Nd(#IOZaGONmz=h
zNJzjGB!*utlPJC}F0tyUu*AtyehK9S9*Hs+l*H(|dAgkJG~FKeg&y&KoSxA4njYRZ
zM7Q1fm@bn#K!54cOD{C(p)0JoNI%ANmM-_Pjh=h=DE&!WBb~Ohfo_^oL-%m6qz4!k
z(_Llr=!Vz~I{6*=+3;HlbVf@QU8FRGUKi^}7vADQPuAT^za?f*=bhg~*BdsYJ6$rQ
zd+yVtJ7;Oq*9I!n1uW(111p!&(|N_|(w~IrNBa2aD^B3)MP*3(>)4;-ica6fU3DhJ
z8Psv{?K7{$bDumHk3IWH+^VKuT!?W?{Dxb%c=*~bakylMIOkWZ_~)S`;#OS;#jEP-
z#Ru5c;&YxA;sQoR;v&+y;ymzl@%O{2;^(^J#Z&4c#pT(-;+H*q#jV!4i+4*ni!06B
zil;x@DBg3<RD7m-ow!(vuK3Dr8sZANO5(!Q72;o}q{PqN7Zs0dqlnYXNaAf#IB{JY
zg!mEVA7XsGQ(~UupTz2~zZJW4a764w<}<NbpNC?TMt8-AByWnH{&_`={q($;&Y9C<
zgOw-5qGFrHCT$Oh1*p`CT_f%iqrEE=bM7e+%ifnQwvWRRJLaAu)~p{Vwu2fW7C9Lx
zrrYl=HgVKdY-hfcm~x<vSnGOAu@%zm#qxg|h&_L-BPMlHP0Y4*rC3z>axspjq!?R{
zCKiqm6x;NiC`RkRh~2M%iLs+*Ma8VXi5`&uC@P71BbqbxLi9z)Q&EM=`=XvvcSN%{
zT^HTG;<D&oM5pM^XD3A&r;mx+l^qrp4&Ntw-Mm&bRA#5>ub(BNoJaYhUr%I;Iux)(
z4+JEMjvB>?iin4a>P-2IZs_wA-EerDsCI^fsF1t0=qnv_(Y<72QM++{(a%@3M47cJ
zqCXN8M1yT*M6W5*MTJo!qV~`DML8#VL~DysqRoNxv_nSIv`W!0wAioXG^1OuY4iJr
zXw8hrGz+Hz+C$}Dngh0nc4?@KCUv@l7GB&&YYse0dt%r~o1r$)uoKlZ%=HS|WL**M
zUSck7pG`W=SDrzmz!GR}4<l)&Ey1+zEMJ<AyF0B)%b7M#w4*7#+DP*}Yf4KmT}Rsy
zq)V$d)SwlKDA8g+%F!&ZO40ahL}}g86k3=CiH4TK(F&&EG)(UtHDd21^?K4LD#hk4
zb+g<EHRZ=3bw~dL>b}N4Y6J5IwZ!2HHB#|B)ev@?3V(2%dZMX`>cH7gedDx;8nUX2
zIt(wPnmyc3t!d7pzT&W{;#-obrmJG99`JB#@Ph!Vf0Gy0p6x<ab#$cuQrJwrFmFzc
z95AK|G_IlUPt~R>*s4-%mn%|Hvochd+jQ!_1`+DBcrq2YkwBG|L{rti&Wot@Op8cV
ze-Zf={$Av+@u*0-@UV!*yT>9QI|oFvN_s^|emx>Nt1pUtC7c!6Jk%z#`@~U^!OTVx
z-mMKHDywQljDJ;#Z0Ii%G1#9gvOF<eWZse?a-E(alJz-KMB{R>$Uud!h;N{~$e5n9
zhzqZs$i<<JBGeP6B3>EmL~5LLMXt$fh>Xsz5}CRsCo)|tB{Ci<D$-|65jjX9iA0WK
zMHElNMIPkN3CFrj3Zs-h31`i}5uUm8QrM$@Q21o@1L0pLeZqP|H-rO5FAHa%>J;9Y
zb4s{+>v7>?#U|l|xqZSmw`zsOcJCB^6jmyny>`2>0$-N!xgnOY@v$V~4t9*NjBS`O
zOFBUK_JpS}>C!e~qf!T9e{XAHhPt_M7Q$FKtzTa_vO!DOCR#;!nX!WK7+FTR_Jz2x
z`Eg<4S8RUaXd52kuaYQX|4%=KZk_)wBwIKk6z(=I)U@ig(9^l+LO*Xj5+d*F7orB;
z5)xS5Ei{km5_)$3jL^}2twPZ;M}*{!4+{13*9(OY?GpNNq+E!RS|~JOnIq&(OA|Ui
zmLfFY9w)RWBSI+LE=Z_M%17w%M^~Y?b526X^K69boh^mZ<<<*r{bnE}eMv{?S&^Dh
zzS~NnRV$YZbxlhMnRio#E|m!gsdy2Eij*-zFXw(y<gd?Ayeq#_3Vl9Mj;fAPx_%B*
zx^Fz8T-b4s(&T%alBaf!;yQnkvh3zr%99=Klq}yC%5t?sl+!;OC~I%jP)=1=Qe=FJ
zDQPNsl>2k(6!B{eieq^KCCxL6vUgPo<<zt<<@^<Q%9&zk%0X8<N{;*{irY6+id@$^
z%FBFRO6e92ik6HL<>p5@ic^OaWgt_OVromF92O^0kZ-V*&8=`s5pz!Pvc;s}JIW_P
z^za)&O4Cb0;rKy8UZV$s-wAz!_a0mqJWzjGFeJ27aJkMY!G8F0!I)cz1+hE!2^M?R
z3i7VnDae>A5q!~=FQ}KFDVXKR66}^t5}bP*Ehy6#D!7j6FKA=#Dd-@uO>onoy`b&^
zD?!o74T2wajRa32^#x;lH3gUNP!_!5DKF@&xJ>ZNS24kuP9ec}S$u*HHh95S8d4BF
z@<YI?c}gHB?z6z@weJK5v9AQa^*s}S?|LYJ^tmfAz4E5O%Wqc%E_R+5D9bu6;IjFI
zfC#l&pl5i$K<J@80_f-}figX?ILHEl?KiUozL&8Dwzwt>G|R>cOui2j&}a`3@Mm}l
z6qvdQ9O88p=(uk!aACK(z!^Vdfkve@0{N3#0zRE80;-t`0$(=C2ppo&1sn#21t$0M
z3*?3H2v9Uo0%fy5$=FNZ$&tAe<X)R`vJ~|-IdJGXdEbFY<OgB><R6;1$kZQK$qJV*
zkd^b!kQHoO$u#N_^8E7y<VXAK$Ol7rkwY}f$;)R8$OB#3<b-Svncq5vTuX@~FMAqJ
zuC5Ox;{(0Pp~|l0E8iT+0%tdqoj4Zc!VM<mbG!!Rp#g33bd@R@<Eco-%gK@v@9E^v
z$3@8Z63FBu1_W{{5=}O|KF>c}IL&{^;S0aD=zIP*L$CQ0_Yd*U2S4UdQXSxbH+hTS
z=4>~AGrNm_-n4_?l+ebX)^~)zz2YGM^KJF~KP0R9`CpgwiykfnzlxQ^&!?HjKRcbm
z|FkoX|3q2@KWjq}zY)=gf40w+zp=uJ-)fr;|Cod&f5M0f|IdR4{7IoY{O?uO_#Gw{
z`A?jY<;O53_-&1;{3RFx{+=5I{%?h7ei8d$e5xWdd~2V6;ak7wJ>NQ?Q9jib!+g~7
z$9z*q2l#G8_wrR}_wYH+cJUF<ckp#^+W6c|kMe!THS%TOs^=pWSM%lDSMbdX7x4u?
z$>F=UJB?4$E0r%)HlD9#EQ0Ut;UGTIa34M+H8(!@Z%%wMr)>Bb$(DRfgY|szu(f=C
zmv#6ovefvNTdd^!PFT*@bz6duT|(v4b`anj5hn6wKSuLO*Zd-#aGxRRNq;4s8F^1q
zIWS794jd-UD?TAPe;6PgYUw3SMD>tVG%u3;raDL^r`t$v$wx_d)-;la=j%ytx~fTI
zX%(br>x)P?F}b9cYiXpsyi}6wrg)MZDUvjLCx}#A;zP2scO!kJY#|jtup!Crv?R4`
zT~AUMTT5yl)FIJp)kv8hD@m`VmXp@Jlpy8prIPOW3Xq6$M3UhcniSIbi?=XnhPP4i
zD{sg6d)~{<qr8{HhI!8_KjCfqG{9SOtd}=3s)yH9{UWd6*ACu?t!=#Ju}68$wHkT9
zPS*2Qo~-6oOQ_(ztW(5mHJ!tI=X4scc~UCx8Qpl^WwQ~yX&phlPm+Cj74_YCqvo7=
zkDs;SeUoCzE3#%i@7f;*ysqbTcw<u4csXlU@@D^#<;^@N!JCpw<qcXRz`OYefmi7q
znirA!i`b_>L#&+pLbN~oo`_EwC7#k7Cc4c&CeEE1AeJQc5+!wei2J9zh_a_Uh`SQn
zh<Kf&#K@_G#5?WvM7g+XVw`3LvGZ#o@#l#gqE>Vo(O)f<So9hEq-;wB@p^a=@u`vz
z@%4LG;+rNX;z+O!@qvOR@zNU;;(>z(#B_fhqVsY!;__FD#PJ4M;$bfdqL&nvNFE{+
z&+H};x4EK;UqycrG9OP9_;-FGlsUa8@Cl6)(g%hJpGzJSoNNXN?WA4;vA3Jxn%_m(
zZ_z;*!?qEmyN?hYG7b{h#`T2#uxi4k^W}ucsfC0$dO3v8(;UK=lPQGvv2lbU^$5bv
z&w+%NquzvqP*;Mlq7y;$&1S;S{T74^J|=`@X#;}tkT&6IjVgh&O_3l)l_i|HPbX|F
z6CvEUArrQe2!sbWQ3R{pd7g7-(>%*jUwE=Fj`O@^zUI+cGsKfQ^N8ox$$lPU>@6NM
zwQioIj~93jG@aqO71+u%zWfLeYUBWqa9thGGPhkkD@4nAmOm`up_ga#@Y!;BW_eS1
zhHk|2bY_S1RICr=@rQf!sGWD=nM`)%Y1P@x6Y|ZRhko3c=UUhro-jpi9>SOk&)&TX
zJX)SIJQv03JZ6uDdAck3dDhwS@Ej+hcqDHA#AjrG$G<k2z^{Xi<IB#y!oNs-j#ton
zgb$gxi$8eeCVnvJDxN5J0k8e?G=6LC34Fq~W_*$G0eoHm9(;3Q75;=}8U6&O0N;Em
z3t!J<<BRl?@rhG0_-!Y`@H*iEc#@(Qe)#n^d{eyxKFZA+uSPS+kKZ%G*A?sIH*eCy
zPh(Z^)tBY*x~ygRem!x#@01XJ;y52ZDGZOFlSkqcUj4v*+%tvqaQTe8Df|wn)<1$P
zEqI3eVEzzig1U<<yKn>dJoySvR{K28cj6RoPxEoyy?`bhN@hP!<#{d6v1%tS&Y=`n
z%(or4|3)URJ(GpIXqbfSo&!HOdNLGuDas#rW|b%I@Yq&dWrIDA;bw(%r*6RM4;bPE
z3iWWW%{6f+kjl8^^DA&`lcaG!G{kW2A1Sz?LnIu{7l*qnfxrbmp2OnHC$amiKVkLp
zZ?V0XUt+g02eB_#KfwBZy@P#q<T}<Z@G`c4Str)`*-7k?9mlW~yTjOc;y&y^_ipS;
z&JHX~zXW@GG7n2TmVtE-W@77P6S0HOqp*~!5bOqfKWsd&2e!V)8QaaV!;a~1!lI^3
zvEs+pVO4{5vFl_tu$IqPVQqKHVeRdtur@?dtYx<#b{(4+tD=X+ihYA&kw<4SV*%eV
z-O?X1^-sqzi4`v}mYbhqX!!e>kxRERhf=R$g0(MU<UgOqyg1a30lzSU*+4&p`Szdz
zv%9zkV{BQ889^3f*qyl;YC<~Zh$;hP@Gc&6V{atJ-YppONZ1$S+~<b5pSuNPZDNbL
z{KFEXd2&6bA!03tps*Sf^->KpP`whP=C~Y_Pm;vE=%HdXIRcn;JtF4zS2RZG$S?F(
z{~2_Z<X7~ANAJ<3(owX@#$j|E>Ir&p=K#7lz8C#Xr3WqYwhOJ((1EshX+wulj-uJU
z2hpWj_2{~F)#$_1<>(W~3(@VtIp~uzY3SC$6m)Y%9J;|e0$qU(LT7e)qoa~s(c9FW
z(CfxGqnGWoK*QZk(9eVn(CxRi(RtabXg5Pe^r{&d^!MX*bXTwlI#Y&>HXr0cV=GYT
z%U1KKRLnF={lWz5b;3BRLiIJu`0aDl`}#+yvTgk+9l=|uM>nsc;xjIw$OdOnhbB*;
z)*fv}-37mx<SAK)`tYy{l~7!Unl~>%rNOgNs17zNEjk%BuNaF;7zsmttPVhVIe4M^
zi7qIks}87UhBZn^+Z>hp(FiqkKp$o3p@rHbqJo;cBad>(S%zvd6i5A<7DCw`=R?&6
z;ZYx?ktm%fKai}_DdZK)&qyrt9n$>l2r?_?8S>J~hse2+KBRih4P=1B6=W6hJo5UL
zQ^@bB$B{BxO~_3j_90{T*CKbg?L>A6l_H<?<|C&wGm(_FETr;OBGT+=G}6UC6d57m
zk7PgaKo%8lMb?<vBOB*8A&;LlL!J&dM0U#QA-kSyATL%bA-k+sAUiSA$TR0fktgCQ
z$V18`<epJ1vaA-4%y61R#F8cvKHVP?o0)GAdfG1$%RW9u;1AqKd~&;k=oh+<XzRU%
zD9=2Hh%o^F^U-7rLh;BU1j=tOVo-cH;>5j5ME3S##J2T$h?PIm5p%5!#PyH_M5Rm=
z!ux43Vr7{x;+v&A;w-`$!S1j{tdHJ^z$%&|uDw``$f;V5*kG%UK;c&*E_5wNBqvHD
zG*oGb@i75J{T?D>%N7iRzz0K|@1B82Fu%g3v_HV_d>Dl@_7B4q-JZZ7Q0~Fmw|e1<
z89nfR{fqGAuN`oyrZ)Ih@1yV_(MCA2zaD-xw;FC^R001yT?j8amIGG`OoQK)OoazL
zjDsVKBH+8tg22yddBgkKUEzUYPVir{Ht@<p3;4=%6L{A~1GocH2R_!J3Qvw!gcB8I
z;k#eZ;mTDa@bflgxD}27e|iB04@#JaO({>q(nlv?e6{1SYRA_wIo=`Iu`7>Yda3=e
z%Nn;}o5rug?l)Y3xotZGdqr-Ag<NljePJJfC9bZ6&3~$bWgIMn;XMjqg~Hh|f!l1@
zj?843s6i~O_FEWCx;X&0-^UBKLd*qrxZeS`D$g3$Vq^|en=yj59@B?u1!}=gN~*wC
zKa_`^DO?8AHxq}Q`zZu7Xy=2S55>dQ$s%FiXc!CugAxi}53a;(NEl4$w`IY+ctOB1
z-N1|t1s4QeAD9tvTp6Sw&@MnjGT|V<(g7+!V5NW;<T4b<uk(j2D6|h$xf047B`#R7
zIKV;R&{)U^4%-g^g+d2~#{xF?3&geu^^sInz()RpbXf~18w<H!wb0~S$f_C!xx=Bd
zfdXp!K^h#lb-_96A_OSZH0T=|t^kTqG4N$T!Po&d466@XU}5)xD-(MdP#M@C;F^kE
z3kp-PF2J4)!`VR9QsD0Z;549o9{e}}JW3fj!lMp=JP$ug40i^ogs0$wqT?VVLIy@q
zg!mG;>ID@+SOq+yB)KY*Fb|QXaC!g`GAKeTq)Ouq7gQWU4|D~!jO&U>H~^K(a8(iv
zmka5#I5Plv)J<?Da(j}B69$9(-4o`Yo-DM*S}6L{78`dJ)I-SN2+)$CIE!rohvL8m
z5gH)Q9qL9Jt`FpSsHju8I>`BU$an^Kjyue7sCox?Tqpw2V5qZP6-{UZHBjfcWE^25
zRJW5mY9iqVG$-e|DnCIKD!s7K3POeg%`emwX>h?2A!Zj&3FJXfR^jCVmDd`EQpPV%
zw=UGM3RguCG9gtJ4-Eqv^THIU;eSszjvxt@s&iE$fdlnYW5FpxhT9KKyfSFxcR!jy
zIUWTqGVUd~ptSI(fQ1B)0=<G?q%VXO@CYl0E+D}%pn%UF2ERmya#Fy=-vuhdFVmrp
zZ-Vq9h<Ak!H4+T6eAY1dRXQ}7ai|m;4ZM3nmjxC1q2a)L=+JQ110idGYVaF$D4u;G
zJs$K2-b;t3sR+`c0mAzi^l_jIKvBH~>~}%94I&m??cl0{aC^8KG%iixivrDzIH)aj
z8!(YD3KRrT$S&x=V8Rt34>vRbS2Uo5Wr4^GENH8WK(&4$VZ!_X;Xc0q(2N&p$$w~k
zFyRiMz(@1{p#?3{>i^Kz!KkUwDBmJl|KSxc@~(l*Lf=?0YCSagd4VVY&`vMXK7-8f
z&cR{S9gsU|K?Ilw?jVL1c~oHg&BMZ|Jzy^2`vevL;bB2`VX%gOc#<&cBTyTDP{{5d
zo(jm);P7-%014_64hAQ~my-kuNRk-I5km$O&yN9NB?}`E)&e7#Yhf6Yq({&vSO|g&
zTssc*5Ctay8z@1;K?z14(8R&^!Y*WZK`3%7qM?d-KHw0_@Cbrxi<JnxzkLJBY96p=
zaxjR(3#>SZ^4m&MhOZ+obOF7BXdy_33&0IAJB*1?t9<A`R0QZYKTx5*f|`&@*8G<$
zkedbvqg4a-1oP71Fa%GDF=&+nhg%3j&V-~v^D1Bn!rXeG!w5hSS+Ikdqb~6W>@;QA
zI^r5)wjt?vqfpp^1Qr_zV*#NJ2l7zV{Yly&2Zz}}U<?EW`wF+&1LYtxC;-<#3Cuq*
z*+THU6uO7~Ny;DxhuJ{@c|*V=DG(X}K|@|;C{T8>5xa#(%z*{efxsFFR0l%m-)0Eh
zxn>B1f14qI+K1Qx{-o6)2Zz~10JVgK8eQ6?{gQFn|EUEsP@fR6k_G(jxMXSZVmWGY
zS^yV>>pw{yWDzjcJrF`1ILz@Ms_LG9h%gv*vPglhfwZR#^*`Za?f;$mf5W#pXaup)
z&_APwrfF$fs^^0P0RdBkuJAb$FANS6-~xdwE31G%_7QQ>K7J|=(O%&({t?k(W^v&@
zu|W~xF)$xJ*U0FIfM~BUDgU5QzZfa`#MRmgt^wh3Qn3*cp)pck(P2`4VcveezJ9*0
zTFRPI>Z)qmQ5vqmt`r^-?x*DE<sIZ26z&rm=j-Ph=H(L@6z=zb+HFiy4D9zvEPgix
zgMs$J|5zHU=@Aqj6zdVCp{DEu4cNoi&)+L9G}a?FDbg=SIS`shkC<3r@bCr{u>4TH
zFt6A^pe;-;dSRlGJ^FB@gcQ;n{8xvTbYy~*jEsC1(o+g4EhQ<96qE`^hAJanrI5>k
zDvgYnLh>sk9i)&-kh%<+xCZGgg;anPaG=7ygJSLc;{Bpy{LDhV0_<R0{DJ}kV`FSJ
z)I7A*)M1e(5iw?7KCuzeupoc`Scn4y{r8B4S$ij`!;I{#Jgkfy%suQatT#ArGO}Cf
za!jmOY+MX1CNLs8RtkC&jR{KjgU0yBhaK#9yPN#N17ZVV;b57)LIDW|e!b7k%mL=%
z5eMpNsDpMkSUXCYsHsVT<y2N%SWs16HC-wBXunWDuNXfCDHqTQmBm$8(o*sUf#VY>
z73~)v6a&IWN?lV`Q&-zfN-4}IGS0vU^vN$#DNG0Gv4L@6-T?i9-9Iv3ODQH&$yZGq
zvV=x>#VUbdF$naE_LWi!@J;ZF_E%DuQrfH`rQ{zTp%fDv9pnQjp+R0TLE!<w=+BK)
zr5L~8@d|9dUa?+Fb^k~upNR0-XfUG&5&r(%ajI#9aYAeD1E$y`+RHa65egMBjp06i
zP`Gesi@Ok!#tUoa;N=|(O_&`tVLlNt9{vmKw6JvQs+y}|z!{j|rNOtv<H87Gkq!w#
zzP`XsXapF;!Ub9{6Ft`rL9ym>-mYM7m0}|NW5MwKJWQ<YE$ltCl-Jwag!?79E~u_R
zakYt#2nK_Waou2IvLq%PO-xMf?SK1*-2PtG)nKr(znis*jfO?qfqwqx_(sG*Ly8NJ
z2?_}J^Of=elmGX~)YMlm)HaFm^S85#@D1`0@{0xm_D_X>hVsV|)cBu(`VZ^E^e@!<
zS5c%1)Un?|{I3FTctc}=dhw?di<4<&=jRm)Tj>0sMg7-mE{67!y|!9SSDm|Hzia<{
zJ)y0*WUp;A^{}$A2OH1C9LAlr|K;pd`EN(iACJ~X))v-g3y~5Hh2Xz>>jBi?Tk+p#
z#XlV~vfJQjWoqr<VQOc$*=}K`p+)}V-oez~!NbhRVw0nt>C$lgeHJclmTOruG0=Md
zakR<QdILCYemAp(v=Hu#({KFWCU9YXVIVy9q~xI!#bM!o0d6l+z`2wu_nsjI0@=qe
zCMF^}M&bYWfdeCg+uARXz|&hQiO371F1aN_cSIu+e>y4ynTaTb!;GNk5-;fX1a5;M
zi#GXvPFd-|FuYhRJc0)&fTF;K;37yWoCX(#i^0X=5(wy><v-F=8wxh@YbgN<-FKEG
zB=_FEXhQye`dCzfhJp$G(Vz@!VH}ZvZ2#Q#ArlgY`PVqX!!}H8kqho#aG)<uNEmoW
zSZV+|H2&WS4*1wbWdV^e++Td$!c)^iAwT3FJnk<^NErSvJ|1SZSS|(e@r&95B4Ip#
z@p)igiwr}E4<4qMBqWUR7oPx&S}X@s0|(_x6B0zlzsF02u@?!T>+prBSu{ZN`R}*^
zZyd0)#bQtq4)mo72_r34L47bOOA-=BUZO$%!OO&wg#2r@kuZ@Zr4XOC(EoqD{#o4x
z9`c{n=IWw<)u+P_0t*y{#Xtl=Je^s>Sn&Jb&MMhhn5^%AyBRDw1{OB?5*<1<|J#jm
z31#8rSfWG6&0kgii<gCl{-c-w<sgIUfwA$dg25sIB0wm_LP&?f5+MZdC#evEC1FDd
zraA*c5C=IBf~DLJA(%pF*C3?9YbS(q;B}FU(B6b}8icYi*m4NL1vI%}SK}h|W&!a`
zxoFA7EnIZvVh|U@xtPMmG%n_HaR(P`xCpH&<o^U0JGpp+i+8#Bh>Js99OdFP7w5T%
z0s#W~<KZGd7lpYf&P5q6s&LVUiymAI=OTlP+qqcH#lu|e;NlZ5zU3nH#S`ks!q-)R
z%fJ~1={j6A<Dw%MeYqIJ#WXIKaIu+-x4HO?i|@HO$3-6S^bfT|<DwQ9jk#zIA$ZNV
z<DwIU%V4k|E`~!0>L+n^CRfkp>d@yKh+o6CALQ!IT>TVRKgZR3xcV)w{*bE=a`iE;
z{vJZmFD2CP_H`iyaqYm>Js|{fox;_#Aq4xNfvdMb2=>W!uKoZ*upcJ4`aFbSKhQuM
z(D>va1e?K#t6M_|_SZJ9?#@LJRtx<C)faGKAAvIHyn*^F#YI^zuH>Q$7ol&65D)rd
z0O2Ms+Hi4U9|5}ySBJhrK)i*01Tc=PCvlO(#Y`?1bFrL@wOnlA;vp^`;bJ=%p|cZe
zr;CeMxOj_;eO!FV#iv{x=i(<WPH}OTi%2N$fnO{a$y^lTBJ?2@DwpS?Di<}m2z^+E
z%FVgBurGn`z}2A-tx$O&7bCeC%f%EfvbYF+h=urNT-*gAh^qz&K|C$&V-QCtARWXH
z^nDrPcXIIxgn)kwLcqTVA>a=}2>8&4U5NjQi&GGSxP!iRFPy*7z65bbf)K<P^jA9&
zpT<Qg2mxOnLJ*&-5CZ;c2mv1h&8yTu@dng|`it?nmfJ4q5)2^^KHqW6VahQ{VX<D`
z0Ar(nW8h*AyvN4El%ZEln6h^a_~-y$iIpLv@_*i%l%pdcqViw&Ht2S@ShVCWxNv{_
zFLvlwxM=>%)548(v22N}|H;0z<-c70zqG>b7#OFopLbjUcr)>j08_A#_wx1z@BF`K
z;kP9;!e^=K1wIS}_;KgyH{(Aoq0kp0u17G@Ffe0bVSeEKabb3U*YXEnpa2QHIVgL@
zg6{y{ak0Sd|K|ifF@fd&^CYbKS4|Ky3rQMWAs#qV7t-H6s0>OgfPm2ZUwNv4^LM+@
zxwDv{ScDSv>;OF#8v=pSpa2494iNf#5QqZ_)E;Dm{4MtP3dsLaKz7le56J(Ew@_iR
z_y6#qXN`aJfW{Au+_dPg6zKor2>?xMk@b(iqkr?%0nhM1dEI~Wq5*HQF;KRcefBpm
z9`K-v;HE_$^eh8P{!GOcCeYYi5`aY>6__F3V!8qj8-H-7ET+XW3dk&74_QG3%n$?x
zv>xCnTkr>U13Hrz>p(sfQ3#mT62oFv`!8Ms_^h~LaS=hiMIJO=OWXAYe;>*QJg8l8
zwEbz<^e=zs!NZaiC|^vA{*3<e_lk;GSYF5<^cDim3p5Vrzx+K1{+5KnpZ-DjlBNCo
zw!|OwT)gNn_%DASfj{VevX~aL{(t#Hfx{i@57a+!>-ggjT6U-ow4b2Fz$0Mq7Z(-i
zP#Gkgzj#65<`Dtxi)oPuUjP4$2`YO8c+ehPOpC7b0B`AdiJ*Vbyg>bf&XmRRLeI7!
zJR<+p=R?4t=a<C<wF@O^4HwTANEZkGnidOzzL<q@NqE2vfxkXrkOFq-ISFbP>Ic-f
zrT+NAxp5QN7Sp0X6&+O#sU=BGbG4SPrkbXjs+1J?1JduSnyRX{wzia%j)txd0FXR+
zSf-oIe*cBRZ?ABe{GWb8mOinCR?xrCN_m(xOaivLy>$}CBARth^V@XJQ233#P+my3
zDVxKV?V~;hWf6RR;OZfISHJ?cT)>j!dC8MzCS?Yffi3&>eg2oc+3HSSP{O-VGBL(p
ziM~q!I$=S7JGS}rFRjrrJh0#wEW=~43yWj^pYRt8d>dko{rbha4Wu1N4Ulvo!9Z+*
z=m3!bg8ntndOttU8UWG(q<;P<D+fq85Xbo+tTjMnfbh)Eu_k`bu^#=LWt|7I|K|*A
zJCK;4)2wYkjDCJ+$phj0ImMd%F~u7EG0D38;~VQRkdhx?S&2Wsusnd6{g_~_`tg}1
z_~R36cJ3qV1(0iVA6PAO?^%^|<1EJ9JC^U<TbAYA8<yJK7>hbL%KA0?nl(E6iq$(i
z!fKm+$*P`x!Q#vgvjS&_Ses{`v$SWQvFNjdEY$21*7(e0R{zW+)|r`yth$*8tgM-P
ztgx8@mcvXxOMj-1wQS}N3qNz4^?CXh>*4fG*7@n{to_s1Sozc4tmx^htgX|RS%%Y>
zSSzNxSfuF-tjX`4tikW+SeL(dunvDe%_{kRik0}io#p<$m1X+<IBV7SV=Te%M_IE|
z&8!zwhgsLA4zXIM4zenz_OlpMds)6y^{kCkdsymIyIHiUY8Gs&iZwR5gVj4(!D^c<
zV^vR<u+k=rSV5BoESt%Emd<1@OJXvcg`Ui0z5kZR8u-R$b$ny8>c6G3a=s<8BEBWC
zoW8}e48BFPWWPnS2;ah4U%rO09)AsDb$tzB9sKIcD*Woriu>xpa{cPYGWoiVrTEpE
zMgHo@n*L(X8v0_x>i%NII`U;BtNe>OE9HwR%lnH7%i@b6OZAHZOXQ0_Ykp!i>-B^d
z>(+!it93$!wQE9&#hFlK1x~DBZJv;2X-`PA=o1nw)Pxvo{4<r+|5=E2=Cc5+?lT`N
z`!kUh{u$45{ET6(`HW=Ae1@?IpMNsHe41fC{xrqx`t+4~@Y82z;inJGxKD4HuAfGk
zCZ9%_il2s<<WGal>5q?@Lm%%mdp`CvkAA$vtoV47nfmb>)92$Arsc<rOtp`lOzOuD
z=C2PYnPVSXnYTZ*Fxx*gF>5|FGSffoV+MbyXWD+)&0PJViYfJ>f{Fc5%KZ4gka_=o
z9`oG$Eau+#>CC+MEN1lk6z10V2~5NHG0YY3BbcQ3A<W6~0OqrCALf;D4`$Q23$t{5
z3o~ilp6NBdnQ1=0k*PAifhjz0!u<Je9rN`&edeuqI?UF0>dam5l$o4&ip-#Qa!i|d
z(oCIqbf&~R8WZ!5!u;@-pLy>sk$Ltlmbv#Wl9~7R7bEKJEW`Qj6vOcC1Y^b94-C@V
zH;kz_uNcqX3^A^}dBSLV^MFzI<}M@oO)tai%{7L_o68K<Hy0QpZ#o$BW9^L5v15$h
zv1Ufw*g;0kSOX({Y&Ro#Y$wBRtel}cR>Y7R%VXfiG8vyn*^CFHDU9=@@r?bWQH+Ao
zP)6)%0K;X}n_)8Q#!wt}W{^ki88fe~8N;tF7}s8#Fj`)(WmLY_WiVfBGW=evFsxoH
zFf?DwGQ?j?GLWxnjCZdnjQ&@Aj5DwBjQUq7M$W5WsgbW{Qn$SNmb&iM$5gpjZ&OLH
zMp7q7o~I6uJW9PXGLYId(wkZ~axFD^<Wj2l$hlODkyEK^Bga#zBTcEWkpro3Ue=}F
zdATd~)XVbJ+LuMCSub-_!(OJRI=*D2u6db|D*G}jmGCk&_3I1&)Tb{zQ!l;PmU{Sw
zLu$zj>(rzd=Bb`9j8n~DtVvaUp`9x7LN)c*utMtCuuSUhVS4JxVUg6`!{pS=VM1!y
zFgn#?cs^y#@N|mo@Rt<A@OaACq1P!-hlWxv4LwddJk+03I&>=~Y3OQ-*U*I&i=i_q
zszWDIs6)*uu%Z1aZ=UZ-x$}Hy%Bkn2DSMvhr({3RNC|(=OmTXikh1o9REpg5;1u5H
zJ}HyW+)|!Bb4t1TY;#KUGxL=4XT~Y1&-7D#pJ}FSdZv`3@k}m7?3rW=@)<2<d{7`|
zV33e<b`X`)F!(b$Z*VF(dhk>7w!t^a#)B`C6$hUr3k(h<&pf@A{Nm}=<m*p6laD_=
znOya>C7JWIF*)dIeX{M-UCFvnOOvIa<|pHyW+YEMVI)6#5|`ZdBs{tCNkDS(6OZJ?
zC(g;9Pi&IS!4FNVJ~2+FKG92tJ<&*h^LS-)-(%V2(~rfI>mCaw=RD?3j(m(xc78mc
zWcYY0N&fMtB=Y02q?t!UNiQBfO1l22FX{NBYe`j)x{^4L&LjmrI-X?v=undGqxvN2
zM^#BYk4lriJj_da@-Qvw(!=DW!w;jAN*@L%B|r2|@_7jU!J&tCNg59=lf)hxCm|o|
zC5=B&PrCO&G3nfcWl8%U(2}-4AScB=z$dvqfG3$gm`PN6Fp((q;7#KE{o%yX`;QWD
z-@lW1>V8k+p8FRPv+tiwjJSU^(fR&?M8o^L6Xow$B$DrMPn@}zk@(_XYT}K1F^MPc
zg(U8}=be~-Z);-6J=;Y4d*+F2?inV^-qT6sy{DWwIUtw#Y=EBFJwQo3IzUX^F@Q{D
z4a_D44ooE247^QPJusXgJ@7CAKX5zYOaIk`C;jIVF88-3H1#(nl=n9zr1n=O`1Kbj
zSoLQoX!kP{B>LkLu>GM4pYHl3Ji5Cr;o@D}ghO{XB$VD=n~;20E5YaPs)UVqWfC;+
ziYCzS@+YA0ViP|0&Bs6Nn~cBEHy+>E_cFeu?{R!m-<^2xzV7&qeVy?deXa50eTU=G
zeRc64?(B$vaHlZ-!kvuxgLhKmi|<6mC*28*_rBvEZ+XWdUgOTjc=0<%@#s6N<3HY3
zj(>1lHvYnGvG~T@<oJ@?*!bkzKjXY_e~a6A`(2#o?cq53?FVs~+qdFA^<Iv9)O#kb
ztG6ZYQ1AY@(%$O0l-`m!-`?yvt6oN&c5h6aWN%O$uGb@O;+A9FlUp0(F5fbWYrdru
zS8+=zj(JNaF5ng|&gK?hobD}D+_GD<v4mTnW53-TjeU0WX>9k+yRj`ddt!Iq?2P5y
zJP{jwvoY5GW^L@6n`N=fZ|265ZZc!1Z^XvFxDgzC<Az6U>kY@)nj4m}nKuk$!*6KC
zI^S3sYji^@R`G^Vtl$ko?2qfP*wO1#F?X(y$DF=C98-V&K}`Pjn=!H1yJFm~x5t=W
zZ;Da9UKc~VUJ--1o)`1}8Y|}hwYZq`*MegjuX)6jTyuy?zGe~Qdu?ru)isS6?Q8Ne
zQrGA)_-g_&Uwg1IgFQc@ul7ttxAcrg@9cRRoz~MA9ny0(+Oel2dTmcjw0zIrXmZca
z=-KXq=vUoo(YL$fqfd2*MAvtFM(1@qM#pwrM7wpbjo#3$5v|(2B3iUtJQ~?ej{a~J
z9sTg?Y*g3Pk5PxOjzpDTeHg{KdMhg6YFCu))%Ga8tB0awuhvG9u9il9zmgU8;z~-?
z%_|X6ZC8AwYOgp)<y_em6@A4h%H@hyl<5_PD3vSpDB2Z)DC8AP)ceb`kq<6^jO@Dn
zGV<`{2a)BMZ$>gMUx*C2+!|?n`Cz2}<?6`gmy06#E~iJ%TuO)>xfBxFd&wj6)Fu1K
zx=R}(^DgN}#$Hm1biX7MX?{sKQvDK7r1+)z2+XA~5uY!PMm)LrB;v}&-iV_YFGlRV
z*dCF7@lZtA#hQpM7mFi|E@nimyqFLnbTK62SC>b`+b+9^fiAO%&Mw`E#xA9Z(k`ip
z)GkVde-}2wrfV)-zw2Z8@~)TRd|mg$XD(b1AGvTY{Pu;G@Y5IehBsWO3@^Bl8=i21
z5$<&%GJN9&pK$F9Tf(I-ScdalFbJPKuNppdUN-#3d6Dq8^E~0T=YNLfp8p&cbABYu
z{rrP4^Yb^t)X#T@(a#?X!=B$8_NB8jY_Kyotfw<I?09EHSWTyQSXQTFSX8HZm`kT#
zm|3S%m};j~m{_M^7^V{w_W9gQ=+krWL$98D9(wHD-O%cDS3)z-oeGUScPP~5TurFy
zxuQ_jbDU7IbFrc5a{-~B&u$HUdUjLj)wAnDkDXNutv)Lonsrt<H1aGy)aC44h}qeX
zA!=ubL&VPxgka8I4VmaT9WvN)IHaeeCgem%QONENPDoBiOh`<Je~4R$bBK9|Wr#+H
zL5M_$N(jC~I^^3K!H}Udn2;N1ri0thybG>7GZ>tI=5}!WnTx?*XIg_do!K9(b7n{I
zvNO5Cyk}B^r%#6kzdG#^eCM=naK~wr;Qgnyf{RbD2u?Xo3-&)v2(~-@Gsxidry%*$
zFM<S54+PDhx)Sv6)XAXxry7I0PVEY6I<-A$$0<fo+Np@3uv1<^&Zq2y)}LA*q;g6-
zNc5C^5atvuXyPOx=-J7if!9uc3~W6)9JuG?-N3w)mjmNZwg-BhJP^3)<j%m=CvyX3
zPNoF%oeT|}ZFdhGZQmStx7{$Xvt2!~v0Wyxyj>`e)s6`aY5yLurTs1VS?wnQ%I!A;
zXziT===P%l6K#6}2HT1QuC=8Fw6(<q>}m52$ZvBDNN6()@NUxyux?Wb&}$P7kZU6Z
zklTLv|7`u>|F-qH|NYiG{uf)j{F_^k`|oUR@Xu&1^N(!J@ON#E^EYqx_t$LQ;xE~1
z?oVjd_5XfC!GGk0sQ;Z41pl)qe)t_c@xia`#4|tEiQ9f5CocGHIdRO-<V2mH%83#`
zu@h;2*b^~+Uyu9v4IOvzyLH^u@APpkzkSE${ECkY`=uVo`UM{U?(1;;jjz%1$G%F(
zulv%Dcle@@ANHL%R_*)zSibL#V=2BTkA?a+9CP(8I%egYa?HRt;FyxH!!Ze8!($}h
zRmbLiXvaSJppOmtOtjqbdEV0HbED;$&#9I=pS>-`KE*9;pVXEppP&{mAIBD3AEOo{
zALSM`AF&o`A8ZTR=i5=Z&+ySN-n~a(dY?Jk?|tCtCGXOsC%jol8^FKFTk7q6G|k)e
zXq315Q7><aqqg3JqekA-N7TGu9g+6FdxY$L{s`Q=>BxlFjw8cf8AtlOqK<TVxgR;^
zweiRvFP$SrUb076UgRSYUh~cFUgOQyUXPmBdR=W+@;cE>_o{8?^~!Jl;hEU{-qWx7
zsi$4@P0w}B9iFS24|~#@t2{Byxt?E}5<Q2T0zG@1ws@Xx+ThvPr0rSJB<GpdB;*;<
zgz|K4`sQKLG~%J%G~glIbjgF<blhY9aGl5a;bM<Rhglxohr>Nu54(HR9k%i)JiNvu
z<?u?6z{8>*j)!?XOb*Yus~&#iPCxw6op89@efm(l`{<#4?gNL)+`A5?xgR|g<z9Wr
z(>?c)jeGo|b?&~0l-z9(iMy{mL~vhqXx2^i&|5d`p+|0$jXiE7jVImu8uz=MZ!C9f
zYD{;lYK(HrZuE4EZQShU-MH4xrcuewpi#_iWh0Lpt#QT`+xW)y+rbB}FArXI?K{}!
zdj4R8Ytz9J*Q$eT*X)Dgu5kz5Tzw91bhSOG=eq8og6pb-BCetbF|N3S-(02+jJUiy
zaMz{(K$lC`fuk-*5A1fSIgsy?cOc0n@j#%9{{bf#hXbZA#s@T9R1ZkINFLyK;XN?F
zZEpYjZEyEK-S%+*^=()8pW4>CfB&|I{pH(=_or=R?vLCSy5D`9%YLhE7W?(L>Fih7
zwtT<HHp+hVHpKp~TR-o6v2|!)-`3uJ=eM5S*Sz)czFk{)?#tPly)S-i+&<r}KKtyp
z+U+ykYPe5%tI9s{t@M37TZ#LoooDxsI=|g}&-vlri_YD9Tb$eX?sne0H{ZE*Z;~^6
zZ-8^eUPov5y~fU)_NqGT@0D;?+)H$(?w#3!-8;5rs^R{Y*A17q3^W|ua;c$q%khTo
zTk0B;wiGo4Y+*DwZV7EL-r~}ry2Y}AzD2izutmOM#z~}M)CtpY&uOy$qSLGT7N>#w
z8mEi(c}~ab6P)Vm{hW&G?VOnPhE8GiN=~lzqD~v@aZY;mla31YBaYPiK1XbQr{h#z
zljCUJPRILonT}WLq8(f7JRKYAtQ<@0^c*>L@{W;pLXMtw2*=HJpB&cK4LT^*-Eg4S
zopK=7?Q{6Cr^I1=57Xhvo)Cu{dz>B4>@jsXv`52X=N>7CoISh_343Pk1NMyBJMFn=
zZ?@;6z1E(i_RIHF+f(-B*rWEu*?+C|wjZgrwjZd~x4%>?Z-1gz$iAT#VP8`F$&OPy
zXctv`-Oj7F-Oi@A!OpO@$WFC3)lRB5$d0ep(eBr7W4lkgRqTd#i`(7VjkCM3d(yUL
z_e<M7yKmbT?LKSE+}&s!zPsGkeK*I}dUv?(+TGi1m3MEjmDsIeOWG}E`>Td%`>AHe
zW~k=1&7GQln+r7;Y+7oXZ1&Xbuqmp^uwmCk+C<j4*?87i*x1x)+Zfg?vr((zvyrZu
z+f1$*+l;8WxA{wT*XEbi&6@|Rt2SS*&fMHu9kqF1wfpAsYRk=;)!Lims+Vo{tLEG6
zR6Pg&8IUn+o$3MW71bB4snyNa`0Ab3GrKaZ-|dRDezMEe`sOZk>$AHwt($jATkqb*
zYhAEw#)`S?wN=EfyH=jNI<0JW9kMdoRbi#Ri(@6TE6hr8*H$akE>o+?DmAOoD!SFf
zD!f%s)#RqrRWCLjs=BplSJmlF`BnQirB)Sh3ad)p<X#oHX>*msCc~<Ao7AdSZdz6)
zvPrNCxd~PEY2)P1CmTn1c5i&R^TfvMJ8L&~?9AQRv@>pF%}%e41v@uwWbRzOF><Hu
zMz5WG8|`+^S(@w|v((zzZz;F)yrsy_LzeiR6_&F*IF{o(LM@-|aJIa?!^E;{hl=I#
z9io;EJ1~~zJ0>hLcRaI5*m2Dwa7UZPwjFycHtxu?FxU}qp|ZovLTZPVg}{#07RVhk
z7L%2H7GssO=8q~z&2LoRH9uE*&iqJaqxqi7GV_v3rg?g0ka=vSqq%>jp}BMAN^{Ff
zVe>VW2y>;%4;v&aA8jC4UfzJLJi1}BV%LVTip&j<D<U`CtZ>=TSz)%Jr9y2(eTDdj
zvI^XW%!;pO2^G)Hf-0_?xm2{7Syk*YTUU{1rd|<eCR^cYCS0-63|FCTHd`)j_Mx0;
zHdOxI^lte})63<(rYFl!n>Lp3HQiNSU|LX~Xv!-0F^wv>HuWvnHFYYNH8n5iGu1Dj
zU9VLBYQ0qXo%I6c9qZBM``3RjD_;MuEP4H4ncw<5Wj5<Cmg%o=D_g$)U>X1Vs<Jtg
z?Pae`SY>@CQDtXMe9QKmY$+=?u_#M1SySd`qEcpKvaC$sgi^NL1Y5>$GFv)p{Gs%<
z@o;IM@jz*Zad+u{<I|-@#!aQk#<ius#wDejjWbGhjT1^`je|=`#%`rEMmD7*Mkb}V
zjkHTo8!47H7|}}$jQC3vjF6??MpGr5jNX=L8x5978}*eCj4qc<8J;W|Hat{v!*F*=
zyJ2z39>esKT*HKt7{lNacSE-lb3@w_b;I=~bVHpItl`R%iFFbsPuB^QTwRAQIks-5
zc-Ol3#Tn~{i^JCq6g#i$DK=TxQLMD?XtBt;`eOLHisJFLxyAR_rWRjV8(Dm4t#5JJ
z+AYP5wHu2A*RCtJTdPsLX02SY+*;9M{<WmySp!7zD}$+`+XnB7P8&QcYB0E4wB6up
zQM|#KB2R-OMHUA2MH&VbMRbGQBCG+UXktxN(bF}4MOW8sEoxa~RaCXcs3?7nR#E60
z#UiIQ5=Dk<1d0^bV2UVfW($Ane=Ho+A1S=6|FH0^{>{Su`WFfd_1g*)^&1Pl^=k?@
z>6a90>1P&7>L(ZC^}`Fl=y?|o>TN0P*4tRvqGwoGrKee#uBT8Ksz)z$(i12&)WZ}i
z=*<-f>U}Essr#y6RQGW~pKfo#8Qn_-dv#A0Y}ainh}W$v@X)O&u+YsbP}gM^i0j4_
zU~~fuKCN~uc(mHK;L>Wdf~M8_1r@7R3z(~y7X+>rEwEk9SD?QdRUo^1W;^fdkK4cN
zjBFp)d9?k8PVe?solDzmbWUy0(rMlvp;N!zS*LQlu}=Q>l{%d56rK3(^V%WX$Fx1S
z_h~zB@6g`3eXq9R_U+nQ+vBtqw|i(yZ8z5z+ODR}vt3jhwjHHCng2m+JpX~#aQ+3Y
z`}vJpH}gxiy7E)BPUib+HRW4r)#qz#Rpv`-ZO_MPrR9IoOvrz#8J2%V(>wo&rgMI!
zrgc6`(<DDoQ#apMQzc(db9ugurf5D<lRtk_1C#$;<40bP#zfvRjj_Bcjc0jj8UuMD
z8rSn2G%n;BXtd|aX*A{WY1HRUtMABrp<a-8Lp?pORXr)MMm-`gQ{68wT-_yai@I%|
zq56hAd3A$4vbtv8teRrph?-R1Ej8i1b~R#Ntr{{fOKm1MLhVzov)b!iBelU?MYaB1
z0kvznbE+3|U#Yg|_Nq4Lo>XnftySHbo2^=u8>yO^yHzzc*GM%wS5Y-6S5Vb6cTUAA
z_mzrOZm)_-Zo7(JZmo)1Znnyb+z1tkTxS)bTq6}iu7V08S3qSZXHNNZ&WQ48&MoC<
zIqk~#a&{}<%*j%|loPIeCTELsOU^pw13B`_yK~6O<vBA-`8h9@(sFJnCFQg#Mdnm1
z1>|HXx#xr`Ip#PjZOSoFTAw4Qq@P1lQqTFmN+D-xl~m5PRU$dZR`KQRT!qQutooT9
zwCY>7-KzK5daFjVWmY}OCamhu{<`vd_Tb8{>?<ozXCGPFl3lU#U^ZiAZMOf)ifrqZ
z1=-pwGqNRDre<ST#%6y~49R|^=#$;0xGlR;(Js40(K0(p(J0$XQ8(K{Q7v0tQ9fH#
zQ7RjuNX;Hs;L9FRz-FIS_?5L+;d@rT!l$fQg|RGGh38r86&_@*Qn;NZq|lx9Q~rF`
zYx$E|z4Ax1+T{;q?Ut|2%95|l3YRa;a+1%=S}V`Yl9P|mBFTqmO|1yX8d~9z)w5zt
zR?CXbSvyv2$YQN9%nDesI&1R^)hwMA@>!BAq_eOqXjz}+$XSo%c(S_W5Lu0KbD70*
zUo#Ws#xp(TUS*og4Q8s!-Or@T^=884x-;J_KcCsR{8Z-Y<;ODXmN#bREU(XuTwayw
zyu38iaCv^F{POfnzU8Tz-(}-6hh)Pudu07HTVy>lcgQ+tvSe*D17s~TH_Mu2>d5M6
zO3G?xVr7*wKg!5uK9G^jJTF7dJRn2PER^BNjF&-Xy372?FqN6iP?GtWAtW=F@pIXW
zjMvMaWb`f@$Y@)3E2C!F)r^c~=QBc=oz8Grc05CW+2IVCWqUIS%XVjcm9ETqB3+bm
zNjf*<uyk5RsdQ>al5|{#mvnfBg>+zsnzUC2RoW#3Chd^%M#?&)PijNPDJi3jJyQA^
z*;1Mr;Zn*OPEso})=EidESD0?;FS`}n3N=C3`*iMu1F#>nkDDb%Ooe$QzSp7`$)b`
zx0D=7SC@R2PLq6?4wvjpe=Bh#y-(sw`e}*t>2(sP)3YT`q(?|Jr#nd;NM9>am%dzL
zS30jmdHN*1D1DHgn|_6!p58=fq?geX(v#^?>E86vbPKwFx*FXxol4)94x>A!zY*V@
zen;FQ{gn9n^jh(?=~?2d)5F9y(jCQ>($|Q~r^|{jODBla)4zy`q(2c8NWUmXOg|)s
zO)nOMrzeX2Nb?Z;p0+`3B28KBeVVY?SlUm~7iq6V2h(neK1^#By_;4odMhnWv?ncC
z^irCwXlL4L(Nk$sq9@X@qDRs`(Hhep(DtTv(rVN8)2h<8)5_CgXhmr*w7fK9T4tIe
zjh#lOrKC+$<I{$zQE5HY(6pn}z_d!LPa1>jp5{y4nzo7RkfuSkNfV`ROhZu3(%y;~
zrS*vzq@5C3owi3rBP~lrB`r)uG0jm#E^Up7befEacp8rgHSLSAVA^A0zO*i3p0q|`
zOj?mJJS|@MC&x{AhGQ!Hjk8MlGe=PPJ!e*EjPp`xgmYbJh;vNn31^4U0}e~5pW`od
zn`0$(ouesql_Mr}k%JWK<h-Mt;oPOPb52u^bM{b<aIz_fIN_B297jq$XANaHM}|_x
zAy6tfUj$1yj|B@jU4prsgMyiyLO~8EUXa0Y6HMl;7mVku6pZEw2!?ZJ1VT8&0s)+B
z0zRA;0S`{4fGdX~;LPzAaO7+hu;r)=SaE3JuVCQ<W}G)<6V4s-I?hS*8qRL=YEA}O
zixWat<JggvIlAPP9BJ|j4vs9#`NS{HdB9KSbb_A_+{Z7%$>$g3MDz1=w(|3G4EcFD
zEBLV-5<ikN$p_;+<NL|J!Z*uq;``1n<@?4?;+tT5@_l4);2UQv^SxmU@x5mMAiZRd
zkcQYdNQ3O-q{r-?qz7ykX@Kody34jA-DYc&ZnDKl*VqWsRrXun%j`bhF7_$jPIfKt
zS#~DxX?7@YJKLVOm958nj4jQ3gpK2EVt*nwvL6r+usex++53p~?0jM^JDOO--b$=u
z8xnW0R}d@MBw{Ihl2FVZBowkQ6Y|-I3AyYNLN+^*kiqsKq_NEiY_<}C$)*re*mFEd
z?3X+V?CU&n>|;DJ>>WH&Y$i_x+m9!Vy@@A;t-%w-rtt)@VLX29F}x4^Hr|Wfj`v{K
z;N95ico%jsek<D+zlFUT@5GkGJFqc$JN5^h4f`H$Gy5#girs+Q$j-r8up@BhY$u!<
z+W@zoEsHZ@6L3cCFIYqNW9(XX7uJA%5UbBF#Okr*u&dcFSRJ-8R*S8G)nxNy)!E-M
zYV7A2RrXbkGP@b0#4f|EVkcu1*`62$_6CeRTN$&0ErgL{|3J&KN6<3t8|Y>1<7jF2
zPP7!8g_dOdp(WUx&~&y2TAVG47GuNFqU<*)8v724%07t_Vb`F9+36@Db})*<wnYiD
zSEB^jl0YyhGW!FPpM4L>$L>Iq*!4hiki6^&B$4d|!~jWP%OZK$1RxU#Jo^!l3kV$h
z0FVL%mK_Vk1%Y831Cd9d*?d5z;3)PpAXk7i!IA7zAc;Uc;0U%E5G5cKAagJ{`z4U;
zKw5xQ0$~901+o!{IuII=U#wZyXVweWZB{#L2P=+c#gb-yW_B=H%yrCJ#xaIBgO714
zbzACmN@)uC_c)S`ldmONCiNs5CblKWBoxMfi*t-S5le{mh-rzQjWUW#kGvQ$7p@xa
z9aa<yzFh|Y459_82bu+J@%Qly^^Nk0@{aHd^mO;IabN4E;QIftc9+d<ZOz)KlUQbE
zW=7eTnHgkRV9BzWnVBXi%*@~wW@ct4XN6aonVI38E6?7w_j#+%`E+zu=@&@dcMnbV
z2w=XaU!<+?8BOJNV<-d2XGk-M96}=gE^clI4eQ^2s1=z%n$I>m8WQV|)XHkytCv*P
zRa`04mZD0g7o}mg6x8RR&g;&-k<HI~m?2Gnk}6Gkn8Z)K5l@Z#JEk>yPb4N{d02Gl
z_~8CQhJgEiWZy&H7_WsM0q#!MmoCf!Cy-|!{`JfG!};C$)%n@^!THYl%K6;+*m>W1
z+j-4-*?HD^%6Y`O&$->X!MW18$T`P3#W}_~*lBm_oKh#-Np`k5tDS|;bZ4~F-|6D~
z1V4puz<<LB;7#yicp5w$w!%`l2X2K+;WRh|c7fkQx1m00C$tQj3Jru*5DjXC&`>0V
zf?k1Fz=Pl_a4HCa5)coTfU%$}_#8M7>;UEgLjeUq0E&P};HTrR<A`IqV~j)NAUZIP
zP{$|x75fhREW5+buvge4?O$zIY+G&9Y(^W&mS^*^J+&UOF0{f{hPBulV0~^mYME~V
zEEG$g#ocnpyu&=nEH~GiBh7D2$4qlgCKJ|_VESY{Wt?v`8{3Vs#<zwehM5MXp~ets
zxUb)$AFikAGxgter*w04N?oPSOLtAXLTlBwXhXF3H0v~w2CE6z+*hwxgX%VQu=<v2
zh03I=Re7o|D0`I>C0hAKaX>LjK~h92?#h?Twek}APuU^aC>cQ(D!V3~ClyIEr7tBL
zBxXsu<cD~lc(Axx>@Geb8YAiy`HB7(P85=afx`2G$pVrfP;iz%fsg0=@=x(b@mhH(
z-a)RDTgCm#*}~Ctayd`gOV~ViH2X4Z603vd#@f%cGcn8;j3o>XBb;%TK9XKX|3X_w
zlhWd7mwLwbH1vF>uA_>nQPi{D!@4WFUsD!SXcS+{0Wz|FpM0ZhLRUlAN78Z<gXBZn
zN7NCMh!+XN2qlEa_?h@N{MXJEo%Bx6&h0oEE*y8X!`zY5aUMGei^kq;AKhNo{-|wA
zTV31B*4eEst?ygrwRE(6ZeG-kZ~oS_q>0${y>Uq+vGH5Ok_JM<*ZPI^xcX0Z^Xl5_
z-qy~pZLED>Go_}g=0Ww?YE1R@sv%WbRp%;gmGPBFD^wN16+6ng<!<Gx%1C9OOM6Qj
zN*|YuEh#9uTnrS)7auN?75Nmc$51d|3VRFd3hx&TFUTtB%h%-x=WjvN(BJd^%B#)0
zmpe2!E%$hiJjXj{O*TIJb=IV;!mJCKrp(aHEg95|Pw6w#OVh8U+0r7?wx`lkKc~z{
zDNVVYY)KAH-kd~9dY?Esu^{nmf+oQ?VRbw<{%PEZxYW4Av4Yrsv2$apVy;EoqQjy$
zMUkRjM~;omiaZt}iWm?vFT5)JYM3P~IBb1rXXvw#5h2MT`-9oRUxTIx6$bqss0{Q7
zTpUmraMR!JAL_rsuhZ|T?=as)-#tEbpO4;?ymP%zc!|CGdG&ghd0zC;dU$&*b8m3J
z<>qh;b=%;IbA5suf{I7&bfLPu9WZV{#(=~9x&6QQo8GVRzrO$fsRIB1y#GR~$^W;X
z&i^+*kUI2#`;Jtm|JygDYX3idMXJ~T_Qm<XeMTzV|M=wm-#$A3#|NbT{kQkd|M3o~
zivRJ}`9Izuo#Q`VJOA4&q<a3xOXq)k;rx&1NL~GpXU_k4>imx<&j0opsl5Ms^j{u2
z|Kox4Kkg%S`M&esf4Pfvu7BP6<2F*U|8?uX+;sly#vj+6|8Whe>DQcB|G47(kAIy1
zy8Oo_=f5ugal!eo^M9Ok{_E@?e>?wm=8rz-zfS*g3h5N5oF@?{{y6UZ*Rem2I*%e<
z<X?yXIOII!Jov`}=K<&bKlUMAW}kB}V$UDDox7d8{@Cf<>D+<X{>L`wHs{tqwjf=5
zGh)*p8=V`G9<{-_9<lC^wa&H9HHg)Jta7eGI@n6*3dC~6GQ`q9mN=I<7b6xS79tiP
z<|F1I<|6(=^!_mi>3_2kvk)^8GZ51e(-2b;Q=F3#lMoXT6A<GO;}ByJV-TYeqYxvV
zBM`$8!w^FeLlA?VgAfA||GtnI;)I+a0zfzrc7)AoMOYAKgvn_{7!Z1-BkP=6gvO~x
zs1Qno!YN0{5K^ZEA$E!oLWID{NAM6_CkMfHvJgxJ!%0WboIMDtvl~G{keyu!l9Pxa
zIPr*1Cl1l!#3I^}B+%w;b+#ayolS^FX9J?%S%;`~)*z~#RftMw1)|(p<}5{&IExWQ
zP7I>ZS%AoQqMdn&TxSj<+nMFeL}VZtBi)(iOm(IplATFNR!ejyIO7p<&RAy*BH9_{
zj6_5@!<}J>P-loU7!l+QbOs>&oqkSVgpbqP>E-l9csSjiZU|Q=3P~>m5dEF~oWJ4U
z@Gtl$`~&`u_y&K4zrddnpWu)12lzeW9sCx41HVSRf?vWf;OB^ENcMRGKZYM69>Ndc
z`|v%)UHA@s8@>hKMBIR{!`I-e@D;>A@MZWCd=b6?pGTa7&myVm4BQ8wMx26A!YAP4
z@G<x(;s|^gJ_H{`GSz-~A7U@O2i^_uLUQU3cspVnycOO8Z$=W=MtB3f9$tr73$KA!
z!>izx@CtZ2ybNB7Sb`+7Mess+0X!d`2hWB7f_vdPh}rNgcqTjpo{r?TsqhqdGCT>M
z2v2~=!{ZQR;W6-NcoaMm9)YB}Ven9R2s{`b1P??$o-ho-APm3`*bdu}q-TXKuo*VN
zM%V!BVI8c6HLx01!Ae*G%V8Ok1SPN-7QsST0P|rU%!N5H8)m^wm;uva8j=&Ka5qeW
z$#54;f{8Ez#>1U34(@=la68<Fq{tSy8E%9d;Ci?Y$>=q3HCzQ(!WD2iT!tjf61W&H
zf-!I*Tma|8XgCkfg|p!-I1|o*(~<m{3a7xya1xvdC&2M=92^Tr!%=V~907;JVQ?st
zPlMqgI1mni{a|0%2lj@&U{BZsc8A?yR~Q8kfcwM!;NQ?M=qL08`VM`AzCfR$PtZr`
z1N0tx2fc+}L$9Eh&<p4}^bC3mJ%JuU51|Lpedr!^7rF!8f^I@LpzF{z=qhvtx(r={
zE<zWe^UyiyEOZ7*#iyZD&`Ib7bPPHQ9f1x*hoFPderO-G7uo~uhIT<apzY8$Xe+b@
z+5~NcHXswqI%qAl8d?RdgjPVyp{39gXfd=1S_sXD=0S6zzo1@dHZ%*G3C)0}A$fZW
zG#Q!%O@PKj<Djw7XlN8P5*h&whlWB!pux}}$O*v^1c8tPvO_k=3Yj4jWP}Wm4$?vz
zNDV0=1tf=LkOUG#B1j1FAs)nqI1meBLJWuw^*~gp8zMtp5D6kec&HP?L0G6AYJ*y#
zW~d2C`t?v9R14KWRZt~V0hK|ePzh87VW2{&0GR^vpj;>$%7QYXbSMo<g_5BpC=rT>
z;-FY48j3=ugm5Sf3Wb89ASe)-&HNx=$Q$y4JRx_;4RVECpaD>S=r{Na{0V*szky%D
z&)_HU1Na_%2fhJcgRj6B;B)XP_yl|mJ_H|t_rbg19q<--6TAUl1Fs_U$7S#mcmX^Q
zo&)~|&w!`FQ{YMPICu;^0v-krfd|0-;9hVKxEtIF?f|!eTfr^hCU7IT9$W{m0aqil
z%L;HgxD;FhE&>;V3&45cT(B3M1I_|xf-}Hr$Ye7aoCHn)$Ae?RG2m!$Bsc;b1`Y)W
zgM*MV4}%~GfOgOZT0t{t0u7)Z)PfpN1u8)~C_`o<F(?EDAP?k%Y>)*qKsrbRsbDuq
z2D?BaNB}!Q9Eb(m!B(&ZYyum>daxF(0jt1DupBHy=BZ*30~Uh$AR5dCbHFSx6HEuw
zz!WeUOav3aI4}l`1|z`;<T~+CFc=I113-V!7xV_bKo8IznZ;1x0I)y!8~6$Q0KNfV
zfzQAv-~;d;cniD+UI8zF=fG3o3GfJb0Ne-e0(XF0zzyI!a22=$Tm~)y7l3oXS>O!N
z2b=;<0LOu&z!BgOZ~)j3>;?7!yO1ewJFpel0&D^{0PBIZz-nL>umV^PECm(=i+}~d
zJYX)+3(Ns#0W*N<z*J-=p9D+*#sOo2(ZDER1TYMl5eEYUk!A@20N?;@fCVrEMnDhf
z01co5lz<$N0un$32mn671=s)!U;s3r2j~XKKo>v+@IWWf0ki|HKnu_WGywHLEl>?q
z0Tn<QPzn?S7@z>i2l9X%AREX8(t%VU1xNxCfOsGlh(;#U2p|jy0fK=*z#s4hd;l-N
z18@Ue0T-Y@@Z0gr@x$@W@x}4k@zL?#@y_wa@yhYS@!av$@!0Xuao=&zamR7Xal>)l
zan<pU<C5c|<Gkan<BX%vamsPRaSWMx4?7Mz_B-}E_BeJqb~v^<wm3FBHagZj);d-@
zRykHUmN}L<7C9C=<~!y(dL6SJvm7%V(;QPAlN=Kr;~iriqa7n1BOJpVLmY#UH~~38
zhr?lWSR5vY!J&6(9cqWtA$Ld}5{JkkaPS-)2g|{9&>cOFZU@;xau6JN2hM?Yv^iQF
zO~`3Ty`$Dq?WlB=J4zkJjv_~)Bj1td$Z=#jG8}1+R7bKS(Gl;6bwoQN9pR2JM~EZH
z5#aE1_&B^A9u7AL%HiVZ@Az&1Y5#8jYX5BiXn${iYky;ZWq)CRW`AOTWPf14XTM{=
zWxrv+X1{9x$9~Cv!G6yEx4qAP%6`Ir%zngv$bP`S&%VdL+rHDj-M-bn*}l=f-oDnp
z+P>1h+`iPl*uKy{-#*vgYoBeOX`gPNYM*SMWS?LkXCGr9WglT5W*=f7gaj+d4%qE>
ztKDoj+Vys=U2Rv|<#wrEY!}-3cCMXmXWHrZ9(%W)Y$w?X_D*|;z1`kwZ?-qu>+QAn
zYI~)<++J!gwqxuCcC<a$o^8*xr`uEQ$@WBhygk+)Wsk6j*+c9>_5iz|-N)`__prO!
zQT74$e)eCsAGU9{FSbv%54Lx<H@26y=eDP|$F_&I`?kBb+qRpw>$a=5e{7d*7i{Nj
zXKbf!CvC@VM{S2~2W|Updu_XIJ8j!-TWp(b8*J-rYiz4*D{RYbOKgj5^KEl&y|&r5
znYQV+skX_siMH{!F}6{*5w>BrA+|v_rwy_>Y&M(4X0jP<I-AC(vdL{yo7g6_@oiii
z+s3rfY*ZV?)@38w@HU*S-PUSrwl&)7ZMC*4TZOI6R$?o%725J`xwdRurY+r;YD=~y
z*y3z4wkTVKEzA~d3$*#$d~Mz~51X3}WgB4YXZvOSZvATgZ2f3`Z+&BZWqo0NW_@CP
zXuWT}YrSo~X}xB>V!dp=XgzQJ+uCP6Wj$d%YCUW{Xx(q!Yu#ntVcllkV%=z6Z(VC$
zZCz<yW?f=kWL;pLYwfkpw$8Lpvre&2vQDs$wT`xqv<|lpu?|9FGh}sGZB~obWYt@>
zR<%`Wm02ZLkyT*jTG>{nm2Rb4Db_A4!P;r<u(n%UtWDMiYpu1~T4^n}mRO6dg;umR
z*P3n3w5C~8tVz~*YpgZe8fgu)hFF8F{#IYBx7EYyW<^>1TYp=ATE1DnSUy=kSl(J*
zTV7h8S)N!PS?*izT5elzSgu*FST0#ESk76_SWa6`T8>$cSPohCTlQLZTXtBsSvFfX
zTGm_ESXNn9Se9BATNYa8S^l!jvCOngw@k52vP`gywT!lmv<$Nhu?(`n7SLk1SS@CY
z!J@OMElP{rBC&`p0t?r|wlFL-3)MolkSur$&VseHTAD2lmO4v~rP5MvDX|n;3N2_$
zt|iNoVM(<lTM{jCmKaN<CEOBf39<xOd@bG<4~v@xW$ADEZT?~YX8vscXntpYV}50R
zZhmThWPV`2Yrbv1VZLU*V!mX)U_NU;V?Jd*VLoa;Y(8M#XWnhzY2I$$V%}t4Z(eI&
zWnN)kYF=z!V4i30HP1HBFi$g2HcvE<GmkNkG!HiqH4j3@8_?`9Tg_&(!K^c@%}TS(
zEHMksd^5+)GSkgeGsR3Y6U;a>*4%1tHaD2-%+=;fbD6osj4>CO^UOKsOmn(9#hhf0
zH^-Qx%;DxxbC5Z}>}&QmdzjtKF6RE`U#9P-ucl9?52m-K*QOVyXQs!d2c~<b+oqeQ
zYo;rvOQ!Rtv!*`NDbsP&QPUyQe$!slF4GRvR?}wF2Gd&8YSRkSGSgzy0@FNGuW7bv
zhH08<vT1^8oN2Uaq-mIGuxX$PG65!=$!s#3bSAY)X_A>FCZUOE;+U8wx`}Ecn@A?S
zsl(K6YB4pL>P<DKDpR?s#8hM|FriI3rc6`1DaDj%iZ{iWB2D3@5L2MZ-{fQRGP#>j
zrU9nk#vjIS#?QtN#&^co#uvtC#>d77#(T!w#v8_K#(#_#jpvPj8&4Zg8jl$d8xI)w
z8Fw3Z7`GWW8#fr&8CM%u7?&9r8y6Vo8GDVhjMI%%jgySyjbn|YjKhsXjf0G^5kU6o
zS&T-b-l#zyz?B&#Mxl{s<QSPonz7qRHWH1UMy#>T*lcVt))}jf6~<Cyv9ZvIHs%<!
zjOoS{W1=zM7-Nhyh8aVQfkr>0x6#w+W^_Ro)crDiH+(UCG`u&wF}yT9GdwXoG~6@X
zHry~=GyG$?XgFv1+i==&!f@1Z$Z){0*Rad5-LS>5$*|tA#<0?`+_1#3&@j)?YnW}A
zVVG)|WEgK4YZzr1ZWv-1Xn+lX!DcWU3<hMmok3xc8bk)ZfootH=mx5RY#<u&h7LoU
zq1n)2s5Mj@Dh#EDB13^8&yZutG^81l4GD%=L$o2n5NZfA_#1o-o(6XV%Fy5NOaEQ}
zMgLL%UjIh_QvXc<SpPtOSASc7Lw{9&S${!)R^O*TsXwkiqCcqLr{AsLq2H?Cq+hRJ
zt6!yGu3w^GsGq0r)z8vT*H6_?(vR1V(T~&*(+}1=^`PFax9UxLy<VeN>ScPdUZCgd
zS$evjs;B5ldc3|v-==TYH|T5iRr+#0vRhG~ug}$I>ofGJ`Xqh4K1Ls@57P(h1N6Rn
zFTJ}SrSGr*rTeb?qWh$KuY03=se7h-tb3rltGlJUuDhbUq&u(sTX$M_LU&YmNVi|N
zN4HbAO}AOMLAO@7O1E6MM7K~kPuHuPrJJssqMN82ryH#sp&P0jq=R*U&ZaZ#3_7h&
zrIYI<I-!oIW9t~Y9vwwT(&2R-x;9<2u0dC;tJ0P0N^}@qzAjgnrAybP=n{2tx@cX5
zE>st!^Vj+4Jauk57hONyPwhADXYG6K8|_Q&GwoyT1MOYyE$wyf740SMdF|iY)7lf-
zquN8-{o38y9onthP1^O^HQJThW!lBs1=_jVIog@pY1&EJ@!B!kk=kL}!N{=)sI_Y?
zTBBB{RcYl~iB_oPY1vwawnt0RlC+&#thQC#q^;N1Xe+g4+G1^iHcy+a&CsT5leF>L
z7;U6BR2!uA*ZOEZwQgD$Z9nY~%~#DQ&3nxo%}dQQ&121d%^l56%{9$Gnv0rqnm)}*
z%`wek%>m6`%}&iW&1TI8&05VW&2r6R%>vC_%^b~4%{0v<&3Mfi%}C8K&0r0z0W>y^
zSz|z!WGXc>jaVbla5YQ~P1CLE(hxK_O`E1!)1ax<RB6gI#hOA5T9c#6(4=aTH1V1k
zO@t;?6QuFi_-H&du9^Xw-|Fw`FY1r#ck0*b=jtcwhw6Lk+v@A;E9y(?^XfC|Q|jaD
zBkBX{z3N@+?dmP+4eGV(RqEyH#p(s>x#~IU8S1I(N$T<H(drTEq3S_uNbOKt)h4x0
ztyU}4QngUcQ?u1{HC0Vk6V*6%yShc)sIFC4sms+R>OwVIoukfBr>c|G@#<)GggR6m
zsP<EPt3A{xb$|6Q)i>2=)d$rZ)l1bg)nnCt)g9GM)m7DH)dkhxs?(|ysw1j{s(q^6
zs_m*Rs*S3(s#U7xs>P}Ws=2D!su`-Os)?#`s?n<9sv)X@Do|xtSyTp<R;5zORAQAt
z#ZfU;G!;cfQsGrtRjaB=Ri~;}m8(ir7!_KTqsmmJs*+Uks%TY&DpVDy@>6-K+*K%5
zKh;m=H{~bgd*y583*}SgL*+f?ZRK_473D?cIprDUN#!x+A?1GM9_0?@R^>+JI^}BR
za^(``0_9xg9OVq<ROLkFIOS;NaODu>_zhIrm1d<usZlDGGNnk#SF)81B~?jQ5|ub*
zyRuo?psZ0=D$A5b$^vDsGE14JOjaf+W0aA~P-T$PPwB06SE7{tl|L2V6rU9D6|WU9
z6i*Zn6?YZ46xS91C@w0_D*6;B6h{>Y75fys6x$V>6&n<56)P3X6pIw|6}^gCifM|;
zit&muiV=#Tih&A9VOLlb28C9kRLB$}1z*8dFcee;SwT?X6m5!TMZKa%QK2YRU=;a^
z97U!gRgt8KQ$#Dm6(NcMg|EU>;ied%_$~h~|04e&e=C0}e=2_@zbC&fzb?NbzbHQ^
z?~|XDAC(`H@00JAZ<lYDZ;-E%uaqy9FOtub_sVC=r^zSD$H_;_hs%c`$CIGkCO6CV
za<yE6Y?2hpxyX80nw%mh$vfp(d5gSJUMsJZm&uFd1@c^Z7IJxUl004>Esv0g$OGiQ
za!<LNe1QCy?7Qr<?1Su$?1k*9?4j(Q?3V1B>>t?$*;(0X*>Tws*#X&J*-qJ3*(TXK
z*=pHx*<#rO*<Z3*vgxwPvI(*=vJtYOvVk&CW|x^|2AM{tkV$1i8CS-V(PR`EN!BUD
z%35R%vRYZCtW;Jc%a`TIGG(c<L|L3HN){#ymif!PWgaq=te@<s^sDrv^qusT^qKUr
z^uF}A^oI0`^rG~fv`>0MdQ^H)x>veOx=p%Cx?Z|kx?H+Mx<LAubhdQ5bh323bc}R_
zbcl4I6qMSeW~pAPmdd3PsX)q+GNnCIvXm&rN!z4N(t2sNv|L&uEtKX-v!v<LWNExK
zMj9avkp@V8rJhn(X@BW2$v4R-$$QCb$#cnL$pgt9$qmUB$tB4-NuT6|<f!DJWUpkW
zWSeA@WSwM{WVvLqWWJ<VGD|W|GD$K{GFmcRGFSpj0EtzCYyy@jB{GRf!jrHhbV;{_
zB<Yl3B`uN$NsXjJQYyhn(2{IPx+F!CAc>JgNJ1rn5?_g@#8omt@=N?p{7L*y{9626
z{8)Tnd|P}&d_{awd{%r~d_sIgd_cTMyhFT2yivSXyi&YWyihz(JV!i3JViV~JVrcH
zJXAbT42o@HlUOfSi{)amm@j6F8DgrqON<v|#Vz7Sajm#gTq?$h(c&C&hB!r>AdV47
zh(pAIVqdYR*j3zL{8RK*^hxwi^h)$h^hk71bW3zy^pEI*=x@;}(J|2>(LT{`(RR^h
z(R$Hp(Q?sZ(R@*_XqIT2Xp(50Xq0G}XpjgJ*+mwSL8K8WL=ure#1Sz>R1sN35Os)J
zMUA3bQKhI<gb|@d*`f?liYP%8BZ?4(hyp}DA`cNt)KBz7_*M8(_*VE*_*D2%cvpB+
zcvW~wcuv?SJRv+HJRsaF+$r2D+$dZtTq#^CTqv9?oGqL#oGctK94#C!94v%|4xv?O
z6l#S^p;Raoa)nG`kB}@R2s?zW!bV}Ouu@nm#0b&CY+<@ESr{*j7KRIhh5kZsp}WvU
z_*?K@@LBL)@J8@L@I>%Ha7S=Ma7A!Ya8__ya9nU$uwSrSuwAfOuwJlQuw1ZMFkjFs
zm?@Ylm?#)47%3Pk7$^V*Hi1!~6(|K#fl$B|Fa<pVvVb7y5VQ&!1+{`oL8$;EKnt=3
z>4IcIydYW-E(jL*3%mvH0vEw={&)Uo{(Jr_{xkj~{yqLJ{x$w({(1fx{z?8({z3j;
z{!ac@{zm><{!0E*{sR7A{8{{I{7L+A{89X2{6Tz(Z|9r&dcK-3<BRw_K8sI7uCXEV
zar`!Z6TgmM#V_S!_-KAMKb@b<kLO48!}-B{f4&#rjX!|@i}#K9iT958iua87h<BHF
zlXsPOiFc0I$2-A0!aKm*&D+k~%v;Y}&0Ee}%$v{a<;~zt;Z5L;;f>%8L4Ga)cov?4
zr{O7h5}ts^;n8{BJQA;y*UoF^)$^)&WxOI@J}-xt!As%A^P+j-ykMR`&ztAY8^HU;
z{l@*oeaC&pead~vz01AHy~@4BJ<C1KJ<dJM-Ot_4-NxO-UB_L;UB+F+oy(ogoz9)i
z9nT%j9mXBRg}8REnXBWfxH7JY%i}V+JzO%E!0q6+a2vQa+zM_9w}6|=&E%$X6S*<m
z2yO^Bfa}9`=elrzbG~yvbKY@Yah`D=aqe+$a;|bNan5m0bB=QkbM|v~bGC6dan^BG
zah7rxa^`YobEa`7amH~*afWdQazKuaW8!EzN{*Bx<Zw6)4wciz>EyI?nmP5HDoz=v
zh?CFB=A?6yIq{q*P8cVM<HzyjxN`b)ezL!?Kd|4hpR*sc@3U{Sudy$)&$G|4Pq2@$
z53qN$x3f31*Rxl#m$4VI=dx$Br?V%s$FWDThp`8;LAH%;Vr$t-wv;VkbJz@aH=D%n
zWVf@M*mdkGb}1XfMzgcnY3w9+96OR7$_`}vuszr)_HWjA)@Rl`)+^RC)<f1^)=kzG
z)<xD?)+yF8)*;qj)=t(|)&|xZ)(X~Q)_hhkYX)lyYXWODYdC8#3u4(>W|oenV#!!S
z7MI0jQCVFqJgc46%&KQqvC3E&7MhjKN@FFl;#iTaP*xzzhvmU?Vf|))XMSS7W4>ZO
zWj<uyVcuX~VP0VV%{;|C$~?&2!`#8#!d%Z>&0Nl0#GJ>R&797h%pAuY#T?2U$OM^I
zrje;(Dwq-`pUGy@m=q?F*}-gOHZW_L70hC00W*i0!AxPsGozVd%pj&8)02tZSHt|l
z_{@0Ec+Ggmc*MBNxXHM}xX3umIK?=|ILO$`*umJs*uYrLSk73)n8%pSn9i8Y7{?gJ
z7|IyP02o$=fuUh27-9yW!D7%DWCnqOWwbEr8P$w(MiC>Qk<CbFBr)O`k&IAA0K<pj
z&TwJ;rhlV<qQ9lTq(7lQpx>rnr(dR@r}xoM&=1r1(|6Ig(Kpi9(pS)z&==5q=`-n5
z=o9Fp>BH%R=n&mTH_^3pC0#-n(Aji4okAzlJLs+S26_#>oL)@Nr{~bq>B;msdK5jB
z9!U40BNyP%f6>0tKGNROUeKP<?$d75uF)>j&e8g4$7zRY`)IppTWK3<YiKKIi)r&{
zb7<3PlWF5<qi92E18D%wN;A+jG&xN~<I$M39$FU-Piv<&)9Pqdv{G6jEsvH-OQj{y
zVrb#CV45Gzljch6NBhz9x#xY)tDdJl4}0$P-01nI=R(h!o)bMsdiMA1?%CF}sb_7^
zik>As^Lu)GX7o(y8Q(LiXIRg`9<aySW9ZTJ$a};+ydG9hPfu45zNfvXxu>qDvZu7C
zuqUr4vnQn|p(na0yeFu~x5u*w)$^PBo%)ITj{1`Ng!+Jbn|hsknR<@eM?FqGOx;J_
zN!?1_KwV8;PF+NuN1aWbMx8_*OC3QSLWQYzs+p>zs;E+`fXboLsT3-a+CgohHc+dn
z<<uf7nwm{bqb5>gsS(s*sz23>>PqcT{n7oo`+fJT?q}T(yYF=0=>DhseD|5|6Wxcq
z_jm8=-rBvfdrkN9?#12nx@UJ!@1E2>7I_?fNH^SV?>2Yqx|QA1Zb3J@o8C?7CUkdn
zw{+KcS9h0nW4h7ZS>37K3EeT>;oU*qe%+qksP2B<-zlFc?<g-RPbl{(w<*^smni2b
zrzyuM2Pu0gJ1Cne>nW=!ODPK}e^F*qrcfqOMpK4S22wzZm13Z1C~}I3!lf`NR0@gG
zNok`rQfep_lwwLgC7Y5?NutD3A}Apge~K5yjnbd;gZ!ENp8SgZl>C5vhkTuUnS74i
zM?OwIMBYo@N!~(UPhLe{MqWt%i#(G&l{|qwnmmj=kPMQoWCK}EmXk$fE}225l1XG7
zxs}{Vt|6C`i^ynlHaU%)NRA;#kb}v7WKS}R+>iXd>r>a;t`}WTy6$(~>blx>sq1Xl
zsjj142fFrjZSUIDwYF<T*OIRJU30pocTMUV*EO<hNEh5??=pAkx|Cg#E`Argi`GT%
z!gsZIHFec>Rd$th6?ElvWppKX#dSq?g>?CMd3U*W_3!#Y`b>IHdPRCldO*5Ox<<N8
zI!8K9Iz~E3+C$nw+DuwUT1i?$nosH_%^*!CjU$aD4I#lK2gyv*k(49}iBDpaXe2TT
zPiiMMk!nemq!LmADTkC!N+QLQB1s`6f07r;mDG>)o%osfj`))Jgm|BLi+GiIk$9GP
zig=WGfVi8ujkuAxhPZ;bm^hC(n>dX)kvN7poH&>W5p6^xQA3myMMN%<L8KB%L>#e|
z*g&i%mJu<;JYps>m6$+`CWa9Mi9SSk;sD}L!WY5^!fV1a!b8Fx!ga!B!a2fe!ZE@@
z!d}7-!e+uc!b-vt!hFIU!gRtU!dSux!e9bSuoFxKEkQvL6L<tBfl43|aD-Mu1EHEw
zPADRv30Z_xLINS05Jm_j_z>I)0|-CyU-0koukcUt5Ak>K*YTI}=kTZT$M6U7d+^)w
zoA7J#EAWf)^YF9r)9@4VWAMZAgYY2UhBx9hcsX8#=i(XoZafj+fp0-pv{&Iv@rC$Y
zd<H%lABT^`hv5D3UU*l0Km7O3Pn~Z&Uvxh1yw`cN^GfH1&NH1SIuCd5>)hG7rE`7f
zs?MdI3p#r{XLL^P9M?Irb4VxLY40?3YC9F3;!a*Cvy<9M>cn-nb~bcYcb0WxI`cX+
zJ5xI2JEJ;7I|DksJKZ|_cmBYA#=XP6#67{?$KAqR#a+bxjXQ}ug4>VVh1-hTfLo1Q
zhFggH3pW!t1vefy5;p_~<Lo#SPK#6E#5f*~iKF63I2^7O*MO_WmEkbBJX|I&1s9Kt
z!iC`cab7rATtD3Rj!zwLJ6?1=?zq=+v*Sv~g^n{FCpr#y?CsdmvAJVi$I6Z+9rHWp
zbWHD<)G@YWM91I`sKeS}=umgaI)ojZ4tfWrgV2HPXzr-%sO%{2$nVJRNb5-Ki0KIL
z2<q_d@aS;q_=)|3eUE*GeTsd6y^Xzwy@WlBJ%v4j-H+Xc-HP3SU5#CaU5Nb)I|Dlz
zI}SS%I|K`3?N}35i&bDnST2@<?Zy(Z9oQCZJ+=~Cf-S)2VAHWl*jQ`?HVEsB^}xDd
zf3<&Y|Iq%r{b~Dy_S@~(+Ap=AZ9mn1w0(d3uJ*0%8`@X5FKb`e-rGK-eRBJ__L1#F
z+TnIvyRlu<E^imLbK4p1ly*Wpw!OK%uD!Coq&>eqyFINvu|1|eygjhpr`^4MK>N?O
zFKzGIUba1HyWe)J?P}YFwli%f+77qvYunkjxoutB%C;qK^V{aMO>3LjHl}TO+n_eE
z&C;fCQ?*Ik1Z}Lgp0=*G&bGF;#<uFVvNlXxUR!2ca$8(mWLrp^f176;s_l2{x7LrX
zuUntBK5V_ydcE~h>)F;*tw&oAwC-x%+Pa~2b?dU$1+BfUGg>FNj%yv!I=B^TwY3^s
z)vdBtVJoMV)=F;0x3;%7wbrzjw-&XcTQgfzTH{-zT0>j?TfJIcTl=+sYx&snrsa9d
zqn0}@*IO>PoNGDNa<t_@%kGw~EgM=^w=8Q}(9+v7qh)f-xRwzugIk~$TZ^GZ-6Crd
zwy;}hE#ww_OIu50OHE683#KKnC9@@^C9Wm1C8Wi##j^#~^1JzK^M~fw&Ci-2G~aH%
z)_ke?@8*-uN1FFH?`+=EyuNv5^OENI&2yTkHBW3F(>%O+U^CEcY1TC>n<dTsW@a<B
znbh3T+|pd%T-99CT+p1;oYtJ!9Mc@$9N6sB?B3kJ`A5^|rgu#*njSaZYr4_&Pt*CP
zzNTYM2b=aFOBpsct!Y};w6N)~rWs9>o5nSbY#Q7IHQAaBP3k6Dlc0&+L~H75>TGIj
zYHX@*Dr>?t<u+wBB{#)3MKlFB`8IhpxitN3{L=Wo@nz$a#`}#o8?Q88XzXh|-gu~S
zPviE+O^s_Bmp3kI{Ht+h<CMm6jUyX}G(wHGMq{J8QPwDIWH-_p$&H<jZH<kM)s1D1
zn8w`3jK<`~*v5#);6~p@kH!IwKO4R@ylZ&b@TB2h!_9^(4d)yB8jd#{Y}nJVtzl!s
znucW!3mg7wn9(q~VO+zAhQSSBgSElXplXmd2pU)oJq@G=TtjO^eM414X+uFnPD5Hl
zVna+rSVLfgPlH=S|Az1NpX%S%Kd*mOf2aO>{pI?z^{48O*6*+1RllWvef_HXCH3>`
zXV*`wpIAS-eptP;-cfI^*VZfQMfKczMm?pTP~TqPR9{<PUSCw7SD#s*QXf|zSsz^Q
zSMO2pQva*&OWpgrmvv9-?$_O{yHa<)uCMNR-NCv&b=&GT)~&8vR=2ROw{Aw=q`I+n
z!|MjsfpwNTeVwvSQpc-f)=}$-bscrhb#-+Wb;Wi0by;<(b@6pkbs=^Bb)I#oy5F^5
zYd_S!s(o5}zxGz`mD&rnXKIhv9;)3_yS;W}?V8$UwF_(is-00gxpr*rh}uE5V6CNA
zU#qN@)beYYwbWW-ZAWc$ZC!0eZE-ESHmf$JHoi8hHl)_S*0UB>`>W<_&HI{HHBV~p
z*W9eRQggnhujW|I!J0ia+iEt}tgcyBv!JH8W_rz}nlUxQYX;T;HRc*!jiN?e!>wV|
zP-+M@?KMp`H8tfmn3}wrjGE+{*qVr%pc>yA_nHC7McALK-&Vh<epG$8`g--{>a*3S
zs*hCfuija`rFvcU%Id|{^Qvc6PpuwbJ*s+0HC%10Hdd>vWz~Xec6Cp6S2eD>wYt8#
zs=B1QpgOxctvaDPx;nHvpxUb%RsFl_Yt@IUS5;4|?pNKax>9was;}yJ)xoMgRokjI
zR;{jDR<)pNPSy0PiB)5&hE)x$a#WeCv{i~KQ5Cm}UPZ3LSG83&R#jJ(RTWm{R;5=Z
zRmD_=RRvagSGiU7tNLE~vGPsjv&x5+w=1t!UaUM*d7|=A<=)Eem76NpR4%JrSlL@S
zqjFN^*vjFR11o__bEU3QQ7NwERx&CnmH5i`%Ero?%CbsKWo~79Wm08KWq4&^rB9_>
zWxvYr6(1|!R6MJAP;tBBYQ@EhGZiN)4pr=_*j}-*Vok-eiiH)u71JvwRg9?^UNNx3
zQDLsoRwyb&6`Trs1-SxW(N@t=QC(45QCN{vkyepd5nT~h5m4b>;ac&#{9E~l@>k_g
z%kP)pD!)>GzPzveSoy*7-Q`=$H<Yg`Us^uDe0KS?@(Jam%ZHZ3<@R!8xw>3dE+}W0
z_mq>$apf)L_2rf2#pU_sS>-9^@#T@_A?1GM9_23OKg&Lsy(@cB_PFeB+4Zu^WoOGy
zmK`bESGKckbJ^Om6=jRc{wkYUHo0tU*@&`1Wnh`5Ojo8X6PIzz7-f_)d|7*0V_9`s
zSy^FOZdrO+Vp&XCSXn@scbRM1@6vCjA4*@9J}tdpdb9LO>G{&rrN>GSl<qFwTDrb;
zRq2w_d8M;Ur<RT{9aTD{6e_iq8cJ2A(o%jYvy@s&EX9^Km)4e+mll=gm1dMCm&TTc
zmj;#kl)9DnFa2KfvE)t3vyulTw@a>;TqrqHa=heV$?lSEB^ydsl`JipUoyL7TFHcx
zQ6)o5;1XMju|!=WEfJKkN~k5ol8%z*lG>7rlA@BllFX9ilGu`nlAscw61S56CEtrb
z7QZQeR{Ws&cJbBX3&nlK$BPdZ?=Id}yrFni@zUb?#j}g27EdT1RXn5^F18gLidDtZ
zVtz5Rm|9FM#uhgf*A|x-V~X>NGm4XnV~WFz1B<<j-HQ7ae=GV>^t$M2(fy)ZMOTW>
z7o9FTR&=0fSJBp@^+hX-78lJcnpHHVXk5|AqQOOAk)=pqq%0B_@roEllp=gldr@Oi
zbx~<iVNp&|T2Vq#bWv!Lf00)as^}Ny3+6rMCFU{aF6IX2GUhDiB<2WaA7%$;6J{-D
zIc6cI7c&Dh2{Q&W3^Nepz?d)^j2t7xurWQDE({LSf~mt)Vu~?nOeQ7;6Nibw1YvwI
z?wJ0V?}Z-=-xNM8d{B6+@M__O!oI>|g$E0F7j7+FU%0YxN#VT0S%p&y#}|$)99#$%
zS_<`r%0h7=w~$dtDa04H6*d-D7nT+l6lNEu6($r$6^0c06?zuB6#gvuT=1^oMZu$j
zI|bJYE*1P;aH8N)!JdNc1se-i7c4DUP%x)pTET>ZQ3XQ_-~wBLp+Hq2E#Mb03%Uyk
z1=xb7f|`P|g2IB_g7kvKg6M+Kf`9_A0#w1T{4e?M^Izsa&cB;~J^yn4+5D6Fhx7O5
zZ_nS9zb1cK{(}5D`P1_!=8w)Fnh)pO^NsoHd}%&EpP5h1C+1`GoAPV&%kwe$x%uh&
ziTTm_Vfg|1Uiql}U+6FB_vn}C$LPE0>*&kqv*?rP!|1)}?dVPDHRxsN1?V~GY3PaQ
z(deOQ7;Qrv&}y_4%||oQ-Dm<Di*7>Kpv%yO=p1x9IuRX>4n_N;J<%@cUwL2h-sQc>
zdz5!4?|R;)yub5K<Q>Y}leaBzW8Uh#rFrx7X6H@K8=p5SZ%7`LXU)^+Df7g6ygWu8
zB@dt1me-J1l~<Zqke8j8niroJnHQYrm*<f;An!-+r`$KW&vGB;-p;+6dm*<k_gL<M
z++Dd_bJypt%w3#2H+N?4<lJ$&BXS4j0=ec~ZLU05n9Iqf<#y%ba$9oiaw~F+a?!b&
zxyiY)x#78ix!$?1xxaJ1<$TC_mGdO$Ue1l2%Q<IrPURfQ*_X2;XH(9aoMkx+a^~br
z&zYDrI%jAOoMX!|<fw8aIs6=EPInF=r#+`Jr#h!JrywUgCoLx-Cn_f-$1letXF$%6
z>`&QmvY%%^%)Xs{HTyz#U-q%=1KGQ>w`8x+UYWf(dv5m3?8(_<vxjF7%ywj(vbEXr
zY+*J#yC<8J-I3j#U7KB=jmgf<&d5&6j>!(o4#@V(MrHrX`jYi7>qXY1th-s)vo2-*
zopmDXP}ZKTZCM+#R%I>8nwK>zYiic`tdUuRv%oA%mM%+?CCcJt(XzU-a9OQc^;wl!
z#aZaA%&g?B*sSoZz%1`9*R0=}Uo+olzRG-(c`x%u=H<+@nI|(3XYS41p1Cn|b>`B{
z`I)mbr)G}N9F;jF6Uww^>NAy@;!JKPJ(HZ-nc13IpIMn%oQclN%uLRV&5Xzl%Jj)}
z%j}o=E#pJRtBfZZ_cCr|T+TR~aWdm@#@>wW85=WJXDrQ_pD{aQTE>KoQ5i!rpbTq<
zK0}!y&fsRyGsqd88Lb)h8I>8u8R(46jO2{ijPQ)W4DSrrjNj>B)8D7RN`I1mFa1XP
z<@B@ZC({q7?@iyHzA=4u`qK3I>9f<PrjJh_nLaojOt+-#(iQ2VbWS=gy(=A;-jZII
zUXfmuo|m4Ho|GPw9+n=E?v;*8|CRP7?Ooc7w8v?8)2^poO8YzQMB1UWJ!#w0Hl(de
zTaq>}ZC2Wpv~g)8(gvjgY34L-nmkRI#!l-=Bc*kuHK*04m8W6Sa?{e&64Rp7Leu=y
zJkwm#ex`m-eVh6`^<nDm)T^l%Qu|Vmr5;G#mAWN$UFwR|MX7(K&Pbh<Iwo~ksx#G|
zYD`t9N>ll%%+&5wLTY<zV`_D3X=*`gc4}&Bd}?HBaH>zLTWY`5Zz&&AUZp%qxtDSy
z<#Ni|l#?lkQ}(88PuZBVI%R3f{FK=#Q&YyLj7%Av0;X6}bSa7yQ3@x8meQ4iOKC}|
zOQ}dHO36#fNJ&bGNeN2{NbyQRrTk3(ocuQVdGf>L+sRjxFC_ORA4@)vyeoN2^19>|
z$%~TzN}iECDS1rtuw-YlJ=vJ7PL?L~lbOlg$@t{9<c8#`<dWq4<gDbB<hbOB<e+4q
zWVhsg$={MbB)v*{l5{WWM$+Y^vq>kD4kztN+Lp8-X;spaq<KlRlBOh$OB#_hC<#b1
zCux)9Nx~#{Qcn^o37gcERFhPeRG5^Ll$Ml`6qOW`<d@`;G$83m;-|zniO&)rB;HK?
zC-Ge3sl+3R`x18~Zc1E}xGZr&;+({3i4zh>B@Rgh6D^6lL`9+~k&{SE>`KHXwj|ai
zRwNcB<|Sq%CMHHFh9>$adM3Ig{!I9s@HXLj!o!5y30D&?B%Dq-ny^1%XTs)$wF%1;
z7AEv2Oi!4YFgjsq0-Rt?&?hJp#0lI4dICA2Godx1KA|$9I3X_~BOxgvCLt^#Ai*mE
zmGCS6OZ>a|7x53{Z^vJazYyOSe=Pn${I2*d@$2GO#4n2Pjh`MrF@ALX(0DlB7H^1G
z#Y^IO@$`6dd}n-Xe0_Xnd~rNFJ~KW!J~loqJ|NyJ9u@y9?n~UexEFDc;_k#<jk^%n
z7k4b~K-{jlEphAOR>Uoe>y4WpH!*H>+|W2U&K75gQ^iT*xN-D2a$ILzYg~O?Wn6I_
zIxaIVDJ~{1EG{6<D-IR+EA~t5yV&Qk4`Xk~UX8sF+ZTH*_CV~e*v+wPW0%J+jO~q`
z9y>91bnMVrDApRQk5$HsW4W>PSaK{bwk5VMwj#DDHZL|KHYqkHHZ;~h)-%>6_GirJ
zn71*{V;;oZin$VVKIU}H(U|=)J7YG*tch6`vmj<p%(R#ZF{5IJ#DFoD7+s7aMij$|
zp~aA5I%1k*YGcY{Ffq9?=`jg0Q86JgelZ>~17dzee~Nw`{WSW1^v&phqR&O2ias2@
zH+p;Y#^}}2OQYvU&yJoFJuZ4g^q^=U+8nKomPHGqS<%#JVl+0oDY`nkG`b)<J32Kw
zJ~}cwINB%LExKRyx2O+MucDqr-Ho~)bt&ras1s3#qV_~>janbIGHP+u+^CsRlcL5%
z4U2L{*`th6>L^JRFNzUGiNZ&<MKwfKMiob)qcWqCqhh1NqXMG5qEJ!4BELkwi+mpW
zF!FZf)yNBxeUZl^_ebuG+#I<!a(U#!$T^YIA}2(SiX0LNMOq_uk%~xBBqx#<*%jFl
z*&JCLSssar%#BQoOo)t%42krM^oZ;q`90!e#OsKs5%(i*L|l$I8*wt?aKzq-?GYOy
zRz)m{m=`fCVoJo=h~W_fBODQ?2u*}Ef*-+*=#C&nv_&*TR7I3T<VR#hBuB(XghvEM
zct^NK{0jdP{x1AQ_@nSU;a9^ig!hFX3qKIPD|~bK+VJJ!3&VTEr-e@l9~C|%916FF
z>%tY`qHs<)ExaqdBfL4hHoQC>6P^>E7M>6u6&@1q7w#V3Km2>x$FSF7Pr~kn-3YrJ
zb~fx}*rBjJVcWtsgslo&95y#>X4vGgv0=lJzx&w3jA809X&5hz5k?8ahqZ+@gjI$W
zhoQqV!;-^d!otD=!o0#zVLwAZhrSJc9{Mo!R_K+`^P#6hkB06K-4VJebWP~8&;_Bh
zL#Kw04;>jgI1~sqhiXIRp~6sBC^eKAiVbZFtqv^>EeOpHO%06;jR*}2^$B$g{T=c(
z<bBA?kjEi+Lav2e3^@~WJmf&gu8=Ju>q1t9EDY%lnI1ARWOT@o5GceNq7PAqh(b6a
zw2-b4Tu5_BZAf_tCL}i`EhHf%DkLPtFT_2hf5`XXkHN2lp9J3vz7c#m_-ycr;6uTC
zg0}^42woYyICyUG%-~7EV}geve{Zq}8-i8Al3-piBbXfA8QdCNA6yw+6r2~F5u6kp
z9UL0$AM6?I68t0RQ_!2BXF(5wZU+4mbS~&r(BYuHLED2i2CWWS5;QMpR?w87aY4g_
z1_n8TOhM`(X%Ih%8Ppww4{8f)2&xJy4nhZI1|<i@289I$1bGFaf_?^m4tyK<Jn&)Q
zt-vdR=L1g%9tqqRxFc{=;F`dtf%5}r2Tlzf7dRqtP#_R!4%7t70tJDr!0tdoV0&O=
zV0B<gV18g$U`k+YV0d6)pm(5a;IDu$0q+7{1UwA59dI?^Lcr;OqXGK^b_Q$?SQD@;
zU_ro~fT;oF14af64gdno0onk0fG~g+Kn)-UU;`Qhssl;`3IehMQUc-vA_9T}yaQYV
ze*1s*f9L<g|B?S4|EvBN{QLZm`S17N>A%^3t^acW1^#pVr}<CtAL&2XAN05QYyIW^
zLVvbD)t~5(^>6a8@h|l+@Xz*7^^fz9@DK9$@ptwA?f2F1z26JJM}BwwuK8W?>+?J2
zcffC_-)6tHe#`w9_|5T~<~PA_l;2=K(9hzh^OO4t{n&mzenda4Uz1;rU#VY#U$$SW
zUz}frUyz@VpR3<*-><&!eP8%K^1b7G&G&+DpYJi>1HL<bH~X&jUGBTUcaHBg-wD1W
zeFyu3z7}7tuiRJY%l4)E5`D40O}^E>rM?Be*}f^halR40LB8I;uD-v0zWTiLdExWO
z=Z?=+p9?;HKF56a`|R}D?6cNqna={BIX=^T#`}!)8SDf4n0>T9avz}&%ZKVi^uhWx
z`c(Ur`V{zN`K0*7`9$~x`gr@e`uz6(;{DG1h4&-x+um2bFL?KPANAhvz0-TM_ZshI
z-V40vcu(~n?>*9ckT>9M_SSmKyanDYZ>l%JyWP9dyV|?NJKsCYJH<QJJKQ_a+uIxE
z{mbi%*E_H0UJt!)dtLE5?{(VisMkKP9bTKf)_5)Tn(sB+YpT~cuMu8@yZ|qgm&Qxx
zCGcW;b$b!K+PoUPs=P|P&|aBd$zHKuVO{}VUS24#pPrvR-+DgxeBgP@^NQy=&r_a9
zJokBS_uS~Y+H<MrJkMF4Q#{9c4)+}B>F_jqsy(Hid{2fa#S`z@=2`Dq=~?WF_RR21
z@{I8e_4N1j^mOt3;ql4ijmI;O`yMwv{_!~Hanj?k$6k+Z9veJXc`Wgm>oL<~vd37D
zVIEEoyNAI;<stFldC)z`9-SVo9(5iS9z`B`9_b#59?>2l9)2Dk9s@kSyMJ_l?f%sL
zp8E~=%kF=>pKw3qzQ=v5`+E14?u*_3a-ZQo$$hl@P<Pnf=B{^Fx{KYp?lku<cbt2(
zd#!u9JH|c7J<UDAJ<2`U-PhgSy`TFxw-0Ww+#b8#b-V6%$?c5WakqnRyWF<8t#e!9
zw$QEDZMxe;w^43G+#olLo6b$)CURrD^|+DTux?FmHEv~Y1#a1Hsc!LZ5pF?lK5njV
zzg@q&zIT1$`pET;>owO4u6?e@T=%=~blvQ_)^(Zd0@pdNQ(ecqj&vRD3b>kGwXSkk
zfh)_E>Pm2JcWrd7b}ezucg=E5c8zrncMWv)az(lRLVZEKMLkD7MBPGNL7hjPMjb)z
zL+wCqM6E_GMa@UeLQO%9LybTUL^)6<lo};P@li|^1%*eoq3ThUsA3cvm4Qk^#h^k_
z{wPnB3+ji<Czm%a&s^@i+;sWJ<*ds|m%}c5UADPwa9QQD*k!KEOqa<nV_b&0I9+Tm
z1{al!#D(iZcOkprTv}Y}Tq;~JF1ar0E{QHtE+H;{F8_z6yKZYE?fW<kRJZQ#vh{9d
z+pW7B?nxj*+}&oT?bdzkEg^&if(CbYcXxM(QnzQgp8Jo_@qG_-%=J5`Ofa7C-Q=Um
zph>q$t4W<ng-MY~j!CLXyh)@<kcqE}&cw~+waGJ+2PXfTKqe9so(bKAWP&rXGch;0
zY;xA*n8^W?Jto^tHkzz9S!y!RWQNIP6C;za#vhCaj602+jcbj|jSGykj8lwbjl+!t
zjeU$gj9rai89y<;XMEFGX)H447}Jai#u#H8V>9E6#;1*s8vkRw%Xq8t2IG~+i;d?R
zPdA=u{LAQz(TGu>QHN2JQMFO2QNB@zQ4;EQh8YDI>5Vi-?@*KUvC&<l>qc@^xMUeo
zjPOQ|Mpj1GP$TN3(P5)~Mt`AB%Q~YKs4hAibz&x<@BhdBlW(YRGKMyYHg2J`pw*#O
zppCmI*=VU~acJX4N)Vbanig%`OL>j<6zx9RxSax_iP5-d<Bkdu4U1-rHg2k1LOX+Y
z3~k(3*^RahZ6n&awXy_l9@=!Yad+i6>aBc58$}y8SUS;~&}z`eJ(dErOtfUQahoL!
z&4A{O=7IJeHCkSxJwY2cTW+8!&_rnCehU?ifQCV{Ml(gb`0EF93T@nV*^jmhZ427C
z@v;(a5!xKIX=oEs^X2Ey@5pDgar>ngtsSiqts1QaEe|c@e<n;cx}j(RXkKXUXz$Qo
z{LhNHgYI=S8JYl%g+@Vh{`vogj1{_9(axitL_3W3H`>ns*)nU<U5>U8Z8q9eG?Sm7
zkRPZwGj7fdq4l7(p^f`9m1xCiIcRBU320Gh!T)n<JkeF7y+QjA?ct9P$SpJ&O^U`x
zW1wb@3);9{V~1veb_H$Ru{n-*5N$8ocC<fH*JcgcGPL<<Gts7?&W$nJx9>y97}_9O
z*Z<s`I&>@03em<5oK&<pv<S2yG+)%j(W0r)UZXulyN?<<{{knc4-uowMZFw4Fmrkl
zEV{O6=HJKtoF3#1+A*{Pz|!ePwxPQbZ542Jx{!J3&On<4jGa#8>$gti16n`ub~=z|
zbZgMczKz>E?MN0{GFmKfc-jyHy549W-^NXzR^%nx6SRB4=V?I{=!#IMhl55%BcNeW
zv&RO_6zw9~>2Hn55w!hiyHLkxE82Rrm1v8<)gyD!rlC#zR)_rhT8Df_8~Hl!{L~^H
zXpLyq!2GE}^3csd?Vlvz|5PKPr~wp!rbipMfZn0KKzodK=W7LW9ZilV1V&IfLO~ag
zT0xFzR%q8yGw1@^Nni(+Ap5?SAb+84298iMvI5;js3$ZV?GLmGs4Mj2OCj<JZTL$8
z(u>xH*6?NA8p=nCQEw<0EgiT+xk%KPTqFd|9~eYAh#K9us73S~?ctX!<Te_DCIdE6
zCc;FQj2cDGz$wZ=EWe~9SJBP^vnUNYgzn#{U9<!EMJdSIFDb}!v<1L2N=BxlYl50a
z-#?GLMv2G}S~prNFpd(CO4K<jLdyZ(Q5=%+ISz?L-J@V&AH^WL&oPJ_+8f{?MI#ST
z3+Wab3{0d*g!efTVW2jW3-FP`5xdXfhy~geU?qhi$3KT62hsKdHz@@96WukapR^1Z
zN<qlX&q2r()KW46o>Cw(_Q`+@qICgVDFCVa<d0OK6#{3;4@pI>rFgUmU@rL}zMp&$
zEov{RfWM?io_*3I_fd!GUtlqLB9c#@2p2V(=)h&tA-GRk1U*WPm;<B913B|agB(LU
z0K6u5WZNe-vJq`Hu$$bFd7o6s47AC>adJhzeteI7KpXftZaTd~nm@ipYSGGp@AL-A
z`uG}2L5l;{(<>zK<4eQ`O$*$o7s#uR&ylBS_kjWRAENyD3=yMofd};zA%1*<V9{)V
z4fPng^zjjL1~sCN0w?MLvisu$WE<*5Z2)G}J!Hwpd&oT0j+zeqs5{8-u{+4uvD?Tf
zTL0KBq;u?Fq#3OSxKcNfg0UM&CR*~?xG{Ad2_Hic18Plq18)jKT*n~fCF)K+0rr#v
zxjBYDK^~JMBH&QT5Zag&A)sM^NhLwd#>B`))TTNOd@3RG&zKO|H6}o|0;`ITtQzAX
zi_zu+w~C8Q8si|pKCqE5XrmukNIzP~2PV=4JSzrL`hkw*qh$iyii*U1pdw+Yab*C`
z6&cZda6#Uqy#(eJ3Ay`$h}=N!D+Tbc@Cf^ZGeSip01L|rvHpNVOi>f-B5<)V$dM0@
z$bPh4z{qky)_<@^R-#tcV&G-jBGW$DAQRDkjgH${*2u`H71D<qS{=aAvOuaw&5=^H
zd|+ysB1xmBNX+OpBn<dkR}uZ_6-0wNTknCjbqRSqdJ(ycb_2Lu=MmxPd4xTB4xx^Y
z8(e1*$I&y0_2_BD6z$?DdShhtByt38|LC~QbsX7(wtn;&vJyC5N0B+BN04c#*EJEC
zU5Aj*BL|TYv_9Z>{ev`)>_@86N=L>mufLH@w4{-}NDOej_8^9l-H3i<7oq{i*I&rX
zk)6n6)cU%Mc4K5aq8QnR2vPTo4eYNi2w`M1;)rHFGVXx=iCi4nh@3(@0!*;=$gYv~
z$d-|H$oi3SA8ZY>7;VnTYGfL)!d4=`hF2nAhF2gX!{ct)GNc2oX?Q784GgixNdE9*
zBy)HXk~BQ-i7i0F&<w-#5k0WQ<|6Nh=OQnM=OB-PGd2skF+2-V49`SFz#N;7P=}`@
zgyCrj2KZxB5!2zR$i?9)$Z24aO+xk$PegX1Z5<wW$xM)y!^X&Bw7J9MM%iz8;_xr{
z*U(S+3)<+=54dmWJKQn!4Q>K<*;lx9=nI@b^cl_sj@d^zX6PdvHZ%qsfN3@gdkl@h
z@6lcY-)soJH#7*}K%FxMu+I8n&QKpr9qNS%z&-1MZHBsGv!O2dA~4W8;G;wB@IPp~
zfQQx!Zy0KUR}D48OMs2m1WzAogeMI(z`qB_owPc5bg&lgN9zP;S~XlVSOu32R>B3q
zPpg2F2g~8u!7?};SZXD(_h2#XftqTrz*Q@RpAHtl_XhLfo4{Dhg~fw8Fb9nWytOPC
zJD3UE4rah+z+Ov(&kUx)#|Bg3e}Kc53~w7uf;SE(!mEMF77x!GjDu&OO$I(&4E%K<
z8vZa41rGqLEdp*H2#0IY%7NP!3TF+3z$pX4a2zn)0^y(m1MD*p0BeEg<`2If@PnTY
z_`>&r?dA<b1A168;01Gm^QMDI16mk|dT(~XeAB>}2i)Pa18Vp<@ZVJMo&i^Q`@nnn
zPhi2lg_jPzf#(mrhGzm7?j>wI@Dl#k{{kNCA2;IugS-2m!7cqy;X2^OJ%)?=AHg~O
z58+f`$K8h``|rWQ{dZwM;K<#E-TH6AZ_xe&rrb^VR{sqc?!OL8fiDNcjD84q=~u!|
zz?zf8mi;pLO1~672i!R^e5hXp|J^TycL0Nq53lX#!OQ!(@Iv6xvEixxEZC%<3IFID
zx9RBcP#+EM>7&AJz^Nm{m3=O7aUTiJ1!f%qPVB?OQGL#E2=ME0uvZ@zcJIT$Z-Hg!
z06*%phwt>+!PkLnX9ElRtYKE46-)ufodxXBXAWESnZeh9cXtgw)pr#>+;;`u2kg5`
z@Rq)d@cO<B@CxAIorCA}orS0Moq;C;6YmuKx%VVI(t85#13um{xUu&rT-|#FE(KQJ
zAvm-5Ae_{D0FD7}-agpS`#0>}yBF2~LvJ_yvUeB!r1vlQ9`N*bz>41Ou&8$%%mKFE
z7MR$(8OHQ(f^C4aw-LV7y8%AayAD1I%)K@6?%vh#w%%3nM&R$QfS2?xhv)S!gJ%GX
zZwdUnXEFS>XA%6NXWZqR4|ny<gIjv$!nMHYn++HC%!0FfX2Pk!>zfWo^h|?;dZxm@
z!0ww2t9mBEuX`rK&w%4+0^jN}hT$F~SOQGHpAe(x2jtT89dZJ`-&e?@=L>YD=QDH;
zSbra(Lp>j$y*;DQ4&eR`Lu-46pyfS-&;nop_Cr&9dLfgZ9_UB+xCht;4Rv=yJ>4Bp
z8?XUep{ni{sJOcs$^}kfBb3<P07ZA#L!rP7tbx3`t0DL9D(D^X11q3M-R01o?o#MF
zump=CVRsS4?k<EVz!l7g9J_NN>+T%L6c~e9(5dcB=ty@4v>$kbsnFK$6li^SGPDxd
zg9*^w?s#Z=cN{bcID|3Km#%1Nv?~(o2PR=S)Z7&Y)pUhIWxyv4g0i{-p_DEI6bGzA
ze<-jEz2(#818IR<sE1y6c|lLRbkO~-al_C9g1R)2q{|)R0nbnck-A(VT-STZu4~*j
zd;?wSdJUcJdIcTt8g~w#LwmdagLZU1gEj&4@Cmf6>k+h|>mf7?_=oo)ldika_s%=e
z$IfvJ@fOt6c@t{uya6=;7ZHJqJ7FldQwgO5BT)`Tcgmp9P6^}>yhIV?-YJCMb@HJX
zz)s{scRD%H^-dNf2aX~GVt3LZY9|%K15=R<S$DcXrkzCSBJdUQ(9uq3Xn!XT+6Amd
z478!s0b12*4=n-iqAfJN(;Ax8X$Af67&jO#pbs5p&_IVN)CoMsD^P96WvIO45>yCm
z#`92W$2lmj<17>boW@g-Z^ubU*Kr(j17_n<=vl`R=t0LJ=oauB4?xn6{Sd!nAH)Eb
z;~vPVV>e{qu?w;UuHz2qe8+a^M8`Jh5HKD$LpwV*L7O`^LhFF{xE@;Au@;)$u?G4B
z*pDlrpY1E4&+W^hk@j&1atYMlz8Gq3UkFtL6LLP3-#!=0Y@Y)q0UvTE6xKciGPF;J
zynz)t6>@E#0=;aX1U&(6<OJwuyD_9}H-f~#ko>8nxBpNQ+rKNZz?1x<G;jZ;yxjg#
zdA5DrmK;?cXdhATX&+W@2hQYxa!q@`a#?$?ase<WyOdMfJC(-m9m?-*<Njo;a;U9E
z+0)jfYy%c$y|S{cPFdVmtIP#1WtB3qtwI^yR;~;MMrDc8tF2h+-d3c12fWIB<>R(o
z<=wU%<qcq0W-5hk8A^6rnvx0}%M>N1ElFw9mZ&rXre&P+bX$z_Xj`=MAK+U?D7UqR
zD>t@<Dpv#RGFUmUEl@e5&7hnN+)F>@w^kqJSgW^kuyx$P^i;OA>Xdb@9?A;fVXBom
zt!~P+R+TaV*qHB>!L4tUeyy*Sp1{d`p?ur=pYnO@Gvy;-W<FM4Z+)bcwLVY^fS-9+
zNol>K#JAp3Is!}crqZ<ay7FQxqC5p$O{H>wt6aIORi@kuj7_m}RjW|Bq*b7t2fR(L
za#AZ>`MZUs{Ms^ZZ_<?mEi`3U3q{!i98Qw5yoIPNY{4tDfys$e#<yUVku8qOVBmAw
zDLq?kmFgC2<(n2O)atZQK5Q{p-fl5fBEapuq7<}TR<c?yDk&}FhUYn@L(5sERm*AR
zHQ;%kP@ZZzt~}CmRJkA6o`;lMTMjDMxBR1A37pTrm2+G6DyO&XR!#!u=T7C<<{iop
z&D)d%!2jH=Y;OKjS=+o(Sq?1Fb;|7KHOkcH)yjC_g04^oH!oBAH7`}_fDyV#`KEb+
z^1tSJ%7?%UovlQgXDMaPGn4{ghyJ0YG*4CHn<pzBfFn9Vd9B%4d7;@zc?y`KKNb6%
zzbke%e^YD)zUU{#s^*W1#myfSbAdHFteDh1r1;%5p!nJ}?vC~<2AaART}@qz7GRLJ
zD=L~=6@^XBifrJKHYnno>J^bqwTfV1lU6A_n<^CQrgFtw;FOjq9yJvy?lcuB5MY+(
zDg;eA3RY8=f&%=~bcJJ6s=~S{MPb@BZkZ-1PB+CXjyA<A{sFFOlwxaBgknQexMCGB
zPJ<Qmnt~KFnhc7`z&rI*d~5Vkj5T^I1{=riQ=Ou<QLCtH)F>(%#~oBRMNXruBCYYg
zA_17FuN5JUuN3}`FBD$DM}4Mv*Z4&7qVcifF|bnaE3P-*Q^*_dD1^XG{Z~P4yrCd8
zA_@#JRFw*|M!DirqfBuIc&cK>fkvTXPa|Kk9oVWI#p*_uVre5&F&{XqRK=7=io&?j
zMe)61+*~Cnh8mm|Jq<WT8}L^h6;%!PijoFfMINwNtrSTO7K)e#b44g{S+6Se4ObMJ
zhD(a~z-T?Mc+zlIaj)UD;wJD~PbkC<#}wR#BMLgOTMsI54gV<Y8ulwJfaAJHajs#v
z;zYw=ii5y(-KN;luvM|CVY6Z_@Le}57B;L`%x+k#_ybt4s}w)$S13N$FH?-vkGrpn
z6&>{p6;1W?6*a(soueqIpQXsEpP@(r9_$~Ai25mt!1~DwA7I0pC{*=Eir4kO<<Ec<
z`(1vk{;M3W|00(HGj>eQtRIz=>qq3yz>gh}Th;f;uhsX;F91unQ+}krUB17*O}-1b
zvQ6?0^$qe>_4V>4z?iL;&#14IPp+?!|E?SNW=rHB>Wbt8bp`S+V9(~t>*})Q6?K{N
zBH+-b$<yjm<Oy|2@+e@^#>@TdV&z_S(Q<d-(?-Z&)P>0(*M-RM0;|>_SJVZ_MRk61
zPTja$tCth&JmuIro!k}}w(j!Fb#C&rb*}Q`b?;Hn_N{zx-D~-dx|i}zz_$HQzP#?K
zd|};V`E20a-j`3PyDR@$dq@7ccHF$ZDetYlE^n`e<&CwFyt-B)FRhiy^J^vYOkm*(
z<gvAUd3Y^X9td1qrd(S~m#b>2^4Gw~b&)@)CCYEr;^lCylU!PhmGf&ca%QcAoLoC@
z=i0~}YOUl}wHESgz|l38pQ^noKT>;Hz8{#n=jB^#&&oH{o|dlyzU~S6yxL>(8MQ~`
zlYzB+K>n>}zkIA_pM0=p+}+(RZ>{-DUSG3AURg74@NSXk)@+ie*Ze6@1Rn1?d1%cV
zc|gr7xxQxH=3OR#U$aF1vSyL|32=Jn%Wu}ql`Csz%f-O#oi3->{2?dROp)V&-#bxm
zQDY*%Qez}P2Q1$ovO_iBWPjIuk?jPo@0e^|&8Tce&9H1SFn$MQ(`))<lWKZozpKZ+
z-wxS_>NeRxb&ISE*uM?3y6QSvMRkp=2spr%vb5@QSweNGEUJ3k1TK{MSLe&Ts&i%T
z)#E;JrtC#^y6kavs_ZVXf)izm>Uf!`I!?v`Zg7;0SREn5R)@)Kfgv0uyIgIMovrql
z9S5GUw`^~<muyG1PPPfy!tS!=)o!wd)vmJH)#J|a8`;F_SF&GKFJxb;#?9epvi_<k
zvd*eUvS#29-;<SB-H{bm-I8Ski}<=Mz6zE_Rw-q{z$KQ-JgdYqb(K)|78u1`*`q49
z>`oO^b{%-dRGF}fEMr%ZWK>`mJIk<DIGJq~MrIBiV>{W|DjV7HDl6GRU>cjrc2r%H
zZK}E=TMK;S3$le(=VY_1&dB}%*6|71&&p%6&y`1HBbDRs@c~&!<$hUn<=?VeU?A_3
z6;|$)Wmj&Or2-Fmvn;amPg!u~2ALnQk=Mx7m8)cLD_6*#11EX0>`vuE+4ai#GC44l
zXUjO1Gi9{O=`tellc&gRD<{d!D<{Y<155e0^mye@>A}kH(!Ib{{w&>8`BA#I@`H3a
zFqQ|Ub1M6#(<*zV6M?tfDg9E>E*-6CmG%RBxl!6&Q7^5nsFjujhq+RkT~RJgttgeo
z1CzNx8d8xb^{>d0dI6s~L;9{FP5PoDMfw<6%?Z*Q6>(BUMT}Gg+~#m8ts+!PstA_i
zfZ-e<wW#ouUa9bro&%n<r}R*TR{D2^yL2b8on58tD&9#~RJ@Tc2F~*f>GX>Kq?0P1
zN`IG+o6irVAIk4Z2g>hAyMX_EQ(9MkU0P8NON)U8Et95~OQebAB55>mp?T7Pa*kAA
z&XQ_?5lxl8EGJ8!mXoCSffwy8h01YKNjXN!19r5n)TP{7>QrtiwFi#0sq|X;Rq2KD
zOVU%ols+fjUw%fqtNfI7EAXX{NmrF0mM$qjD4hqa>3z~E<$I;Z<-4Wd%f{X5?b4yL
zt<s*d&C)htP;Zb{m93SQmaUfN1CM&SG`Vc4G`4K9G#uE}^Q1mybEMj`SyDIPR8N!s
zS2jiZuxyg_HZZG=rLwZ$5<%Gy39D?}ul^z-lzoz5%Elx%z_K2aTq+xooGI&*90RU(
zr(|zgyJSaMt7H=}t{WxG%jzTx%W5REfp=XYnNU_H`Bhph`BFM=U*}8uOLHZirP-2Z
z;9#do%1cuuMWsoS9AIL{N)k$=B~hi3k`Ulyhe*6igCv?#gXBH1vV9~^O7)U^rJj<T
zz|Gc3#HDT$Ua6~u0SxUo5~tFa68qBU5=-D|Kard-eJD9qdS7w`*xI)xyGn0Lww7L(
zYyi%-QnIvECYfI<k<0|<wm@QB%9VUCVM{)ijQiVkNpA^7(q7^sX#^Ixv!t{HC&@3t
zNHT%TZ7Yc@v6e)XSW1F`(S1##E4d<ZE4d_j3%u^Ll1C+{C3i|rO0EOD`-ntXa!A4{
zIUu0{$9t~?Te4eXTe4GP4ovT@l5-`SBqvHXN)7?vd#z+=$tua_k`<Em!1_ji3@ceE
znOibnG99?zvn0QZXGp#kPm_!lj~n2VB;CamB(23pl6v5Q{}7iHe--Bye->u|8+=q8
zQ#>pVFCG*J0w=sjtS#;mtBTvjuYnofEPhzrAiiB(Cq{rDUMUt7my6lOrD7_u#0$ij
z;ykfUakkhDxZ>&Jv&AXm<HbqhgTNS%74ImH7H=+&6t4r`c!+pWagcaUae#Olu*ZGG
zzl*%YUyF3&4@Kh+xmw&+q!PCly%X01ll+yqxahe!x9FKT1Nh_*#W6+q#bHHv#0FrM
z-xO<$5V5KV62As+xm5h1NG!fxBoHIOFz1K`MNBcPh%Tl8&)h|fDI$t(ik!t}z&6K-
z&lcH>j~CgB4+7`hLcF8MOuV`1s(2kR&o77<6`d2$DLNyb4*c`u;@^cw#9s>!i9ZyM
zTj=}5-GzI_t%bY9^}t2nCN3%5BF-z^B+dXv`Z{q;;c9Vs;Yx8J@Y0uvwS|kss>1o=
zH^5GxC4N{qLwvh%niv6&`XsTi&_v8GG!j#Rss3GrE&M97E&L=h2fq4<=xpJT=tN<^
z=n$~hyF@z+J4Blc+eGVuyWS{TTv#WXTUaBS0SxwXkx^lZ=vzUNXslq|W6u@!6l9Cq
z3Nl0uz-CVtl@=t5@(bcbnZRj}6vY*Uiy{g_L_xr84-n}J{6y*kZ_!)ex9dcY3N)g-
z1!~a^V7b2&i3(nexCJjobl|!_72ygViR=m<h%ABeep__D;HKzg!FACQ;JqtEy9%VD
ztp#GyMqt15L`w_UqWJ|((M;gLQ$!{OB+-w2g6LEJxCxIH_2oN=I`ZvAO~8k@6qV<j
zi3;<tiL!wee^Hc>e@+yYe?}An-1y@nef|-VCjXG=Juu|=iJs=~5#7)KOY|@B<hP2X
z`I|-j{EZ?eu;tf?@cFAmj`_<)*1(xxB)XKpKy)U5uILyr=Vyra=Kmqukv~PW3Hb9S
zq80hSg^Tik3g-Ze{)=!@{zu{OyiwuTym6O)KscD!C+yDa7PbPTzD-z_*CH&*YZT@I
zuf9f@oL4D~%_|p10K2|O=$n@>)aB&})xfb&7e3ER6+X&K65a)-eXLNC7bO(sMF_dT
zw+|MQ@(e<!Jb$4*u<pHtSMzkj3wavhDd66_3is!|74FV^E!>v(Lbx&SKjE6ZC&FcU
z4}}Zz?h9w--4XtgcS|@S?}qSaE-d_#s}zpr%7p#75@BbqP}q{o6V~N&gcZ3=VR0^9
zn43!xrstA`iMa$}Os<nKEEgj*<T?m_a&3j$Tx+2!*FyL@*Hrjl?p5K#+)KjSxfg`j
zbI%Ipxu=A}+!I1}?olBv_mGg7dq9ZI-6yom-6OQf-6gz|yF+*`cbo8J?q=cP+>OG0
zx$A|ya@PpA=B^ZO$Xza6ox4Q1G<TtJe(rqX%-lJ`skt+SCb`pvKXRrDKj%yqj^s=b
z_T?A}J9B;snsdGjYID8_DsnyvigG>(a&m?RX*q*}#GF1sbWXP*G^bNw$Y~RJ=QImE
zavBAyoI1hloNB?doJzsNoHD`foMHizQz($<<Ozg1*#dS>rhuB0CLrb{3$Qr}0^6K8
zfkjTV;7U$};9O3a;ABp);BbyXurJ47uq($$ur<d^upvh$Se>I0EX{Ef%+GNZ%*uHy
zn40rSV3PA(@H6|F;B)q4!ASN4L4Wo=L1*@DL38#^L0vW?sK|x{McHyeZni{_o-Gn2
zX7dFx*&IPwHdA28rVD(sDFSUaNubIm2;O8n3I5B*2p(qJ3+`mw3a)2c3FO)40#UZ9
zfRlYiK+C=;AZ4Eu;IhvM?6OY^EVGXZu4W$=oX<WeIF-F$a3p)LV1M>5!S3vxf^FH`
z1RJwA3)W=+DOi@hUa%m0jbL{6O2Hr5%LNm%mk54kEfjponkV>>HAgUzHB-=)HBHc(
zHAPULHAzsJWg;la`pwVF`oYi0`pQqv`pl2b8smp&jqroA2Kl~O{d`?k4_}?t$$y*G
z#($C3!hf9A$iJIa$G@3X%~xhs@WokWd|p;DpOIC-cgf1-J7;C{9kMd`)>)~1)2t-^
z#jJS#nXFj;v8*Wmfvj-;-mDP*j;tX5=Bxnzx-4J*iYz^Uah8rhH_L-RJxk4>oaM?l
z%6iNHmidbRG4lm~DDxS=H}f&SJ@Wy-G4n3JCi6DGEb}J6FcaZtXDa!rnKFJtrkEd<
zDddM_^7sLnY`#8|!S~3d@?A5@{8yPo{<BPH{)0>`|5m00AIY@k%QCI`!b}T3JJXa;
z&Ah@VW?tlDGtcwwGSBcWGEefaWFF(6&pgaOnR$SJBy&H1f978PuFPHhZJ9gx8#A}^
z*JN(uFU#D(Uy!+uKRa_Z|BuWS{0W&$`M)w2@xNru=YPnU%OA*?#qY|P&Tq|_%CFCu
z#IMRQ;g@9m=H+Mn<Yi`j<0WT&=EY@<@gg!tc)=NiJim-So@Yi6&po4)_b#K2_cEiI
z_avi%cQ2!s_isiO56UR#Ni#}${EQ+VGb5iz$;jd1GctLYj5MB2Ml#PlBY}50BaU}A
zBbs+2BZ7A*Bb2u<BZ&7`MgVV1hA(eJhMu=7L&sa1;lZ1qq2|rXaOF+Sc*`@%c*Xmf
z{+#zY{V8uW{SmJ}{XVZN{SL1s{T8n-{RXcx9p)9MD|mV7QeH;7h?kts=f$RTc;V?x
zUQjxX=bKL9d8U(i>U2EsT{@2UBHfYqINgqSFWs7VGu?s*rJM33=~sCC^ou-Z`Z*pY
z{WK4sev;>yevD_6ewb&Let>s5eIM^^`X1hi^uKtA(zo;ePT#`&EB#O2mh|<!4e4um
zC?v#Nn!b!TKYcN8R{8?o)bx403F)(WKhtLLKBxV`8%>+c>rb1&>q;}?wWR&z)~9{r
zR;GRCmZXhw^U_AR8EJ#u<g`9+Y+5%rBCUfPl-A1iOKakKrqy%Z(`vZy(ki(x)5^F{
z(n`4Z(+au&rsZ*=v}~?4ErZKXOXafClDL$#crGC=hKosy<l3f%am~|$xmVH*+;eGu
z+>>eE+{0;}-2G`D++AsE?$$I{?#8sY+|_BXxXaR>a~GsN<<3rf#Qh`fK6hf;9qzBx
zf4N^%uX8`7LfpYrIk!7i!fi_xavM^4-0D;|w=|W(El8zuvr=8Ssi_2Re5w;SDiy;G
zNww$tr`mA!sg_(#su|Zc^(yyO>Lu>8)brd2sb{#iQ%`b{)MH$E>S3-h^#GTXx{pgs
z-NPlN{>8<mZs*#kZsA&{{>i<Tx}JL>bq)7)>Pqg>)TP`5sf)OKQs;Abq|V`PN}b7F
zmpYBRB6SLPaq2|w+*D)kjMQJ8$*JEt#;IR8-%~zvKBbIuhEs+(eJTB%j+7owb4n+t
zHl>YIk<!d5N@?KarqpuMQz|)0DP^3PlwwYJN&zP@C70uylEu-bq;u3MDV(<{iJTWH
zah%5~(VTlJ5uAThLOD=M5J#F4z~QI(a#$%|97>9oLr8JwU{X{Z+mv@4^OV<|D=9BH
z=Te?=PNqEO98P(_*`IQkvn%BmXIsh*&c+movnEB(S(YN<EKCt{W~cBt(^A-+Nhu7@
z?_?_HTe1shESbO=N_OJ(Bs+52lkGT-$<~~jWD8DNvMHx9`3fgH`64GR`5Y%9`7|dw
z`8X#m`3T35e30Xlyq}{@-pg@I-o<&7yo2*Rc`N5p@+QvR<n^2z$!j>u<dqyr@-hxD
zc`=8XynsVap3A`}&*C^HPv_VqPvMv)Pvl%qHs+j7{>46#{GEL``3rkr@<;Zr<PrAP
z<U#hv<UaQ5<Zkw|<PP?N<W~0V<R<pC<a+kR<ZAZsqzd-eq*C@+QW1MFDWBbwl*4XI
z%49btrLt?1lGtTQ@$AB+7<P72Bs(oBjGd4a#Ewo1V2367vJFXkwoj6dtxeLf-I7%7
zH%af<&y!xWA1A$F-%WbPzM1rxtxUSlmL%O_^OF8$Gn1~fDM=6;pCo5vlEiGABmvtz
ziOas6#A2UIqO(sXQP_u*i0u7I&g@-DSoXFg2lk&yw(K=Ymh9z8X6%JYSJ`utF0rR2
zoo7!<I>R<fI>G*yc$EDy@eq3`@gH_?;@|9!#9i#B#2xI~#I5Y|#7*p?#0~7+#5L^n
z#Fgx%#AWQ5#Kr9J#0BiY#5ru=#F=c*#A$4G;uQ9~#EI+|iAL-vi9cEQ6Th+kP5jJ)
z6F;z|iNh>G;sA@C*vq0OcCm<wZ7f`3Gs`Zqfn}Lk%etCa$-0nO#yXu?%sQG_z&ena
z%i5Ee$=Z>a#@d{i%vzV2z*?CY!&;me$(olK#+sQJ%$kxIz%ohnW&KRhvpy&2SfdH<
zto{TQt1ICht2N;@t3Kg5t196st0dtOD?i~rD=XnPD<$D3D?R~XMI|U%Aqi4eK!S*+
zPvEmW5;!bX0)zEBfy(+X!G-lGfxx<xfMeZAaAYYH>{#LiYZfoToW)4E#v&(NX5kYq
zupAT4uxt`evdj~Xu`VYZVx3F)hjk+1Z`R?2-K_lyJ6O9Cwz9S*Y-0VHu%5LhVGV0}
z!b;Yngk`Kb35!_M6XvrfC(L0PCCp%bkN<=9F@7>@IDP`FFa9^PBmM`oIsPlNF8(94
zB7T%v96!X&i|=P<#CJ23<2#sf@vY2=_(o=Md>zw2zMAP3U(VFTmoQ!93z@ItbD7WL
zvzQO#)0wy9Q<&G|6PSwlSf(gGiph-+V>04{nJ)1LrgOY6(=lGpw2s#?&Enmem*Z8;
zv+?hkC*of*563@e?u&oQ+!g<jxh?)4b7TB%=9>5$%;oVgb78!KIVWDioE|S^PKxI-
zjpA9%?{ReI$2baeIF88di*sgn#9^7uarVr*I2&d~oF%h3&Xk!KcZHb|cafPKca|9!
zcZwMicbpj<cbMrPcYvvn`<tnW+s$;1+sS+#x0U%UZWHri+y>^IxHZh{aVwdMxMfUn
z+#)77Za$L{H=9Y0o594#{lRpMo5Zw<Ghv#?{bpQ_`_4EQ_l0pX?jz%H+z4ZT+#q9j
zTrXpLTo>cdxOT?cxMs$RxCX|exEjXXxJt&1xH87%xFUveTt4GRY!2gdYzAW_HkHvI
zo5<*jjbpULqDE$HIHM{ygi#u6VC2X8F|uO48L6>4MtrP>5f!UqgvP#O7-C;Dyknm;
zw6RYaZm|y;Z({E;p2yy1JdVA=xEBjEZpO+PP^^R@jYUtB$8s60SQdjCOJfjY$qZ~P
zfngWx#ITITFs{YgF)qYfGfu~vGmgbxV;qdV#Mm2qp0P9b3}Z{|3C8-^ql{It2N_Fa
z_cIp6?qSS|{fqHO>~_Y)*v*XJF&i0QW7aapVpcJRVwN#_V-_>oW9BoOV&*VvV`efc
zV*X$h#Y|@8#+WcNVt&(;W4_a4W4_QMV#esfF(Y*Um_fQ%OfOv%(?xfUX`{c6X{JAm
zsi!}TsiEJAsi5D8DWxl73hCmQJUTBXo6d|$r;}q+==hifIwmHTZW|LxH;)OUUx^8#
zpN|QkpNjFJABpjz{}bau-xH&z?}&L%-yHLXzAokkePzru`jVJO^!YLO=`&;Q(5J@S
zq)&)J=)a;B^e@p;`iE#CeK49w?}=v7+oS39#%MCVCYneuk9MLLMPukW(RTFoXlr^>
zv^hOC`WihV`Vu`T`aIn)`ZV1u`UG7QeT42BeUSbtdLR8+^d9=d=$-UC(c9?Pqc_nN
z(HrRE=rwd+^h!E2dMTY8y@-yFo=3+-&!XE#Pp4Z%PoZClo=86*ZA3p6{gZYy`YY`~
z^e5V$=uz5^=powX=sw!|=x*Ao=yuwY=oZ@i=my%X=vvwz(Ur7`(Pgw>QAM<`QF*kn
zsBGF$R64CUDuvb_l|XBXilx;?Mbavw!f3@&LA2bc09r<r4=p*$ixwB<L5qxXqlHAh
zr};;{rs<<z&^)4^(o|88Xm6tK(f*6NO?wn|gLXFxqTP&=)1W9ZO&TSj@uN62Ruq#)
zjiS<sQ6w5J3Qx0(!qP0G9B9{~Y-kswENN$=OlilXF4GQ1U7-CPb%yp=)JfXbsH3!v
zQHN-2qW064MeU(2jQWc<Cu$pQdemmx<fsia<EXW??~yBMpCXsiMj{u{`XlGjx*})O
zS|g{^8X~9Asv;-SN+XSE1(83g*^ytVX^|hPiIJn!=*U58SY#hHFtUs48`(znjBKX5
zN7hr{N7hhZMpjUtMwU<?L>5wSN9IzmM`lqKk!e(MWD=Dd8Bb+IMpMa=5mbC+2o)1)
zpxQ?IQ7t0%)GLuX>iI}_>ZwRq>e0xz)B}+(se2=zQFlf@rf!bBPhB5*hq@~ACUt2f
zOkEJEpw5nzP^U!-sFNbO)ZY<I>bD3g^<#t!bvOb~?Tf%sJ0l#ZEfF@<`Up#EWrQiU
zB;qnPKjH#4E8+|_HR1#{A>t@CI^rNTEMgxuFk%nYCt@d67qN}1j@U$f7qOoDGGYz&
zX~YWZgNP;6+Yt+?NW@&KJYptQ6fup;jhIYjM3_*?5x*(;i0>3k#Ak|a#2CdQVwiFz
zqMvd;qK9%SqJwfYqJ?rGqLH#UqL#8VqLQ*DqKvX3qKL9OB9F2(BAc=xBAqfjBAGHR
zB7rg~B8FlV5kdJL9!mKX9!MDp_oMWO>nUB~I!a5pJEcC{l~NV{mQou2l2Q=<jFKJx
zn35KLpOP4Un-UX#lM)^dQ-Z?f6u)pW#WP$$aS!KE-iI?NufnO6XW=Bu!*FNHop3DW
zMz}pi8E#FHgqu_N;nygv@JkeG_&Ew8{4@m{ew<<#ewbnz{tx9^_}`R^;kzhj!nae7
zhi{=A3g1ZC7rvIVD|{toTlg}{pW%xrYs2SJR)o)@EDoPenHxTZG9!EfWlFda#U%U(
z`DfS{@|UnN@`tby@?h8ixhJfL+#c3JZVGE9*M>EcE5d5Y#bK4?ys$EIW>^t9B`l8|
zAC^sy3QH%4ge8*$!s5x^VKHQFSOnQEEQI_v%s_q-=0|=KrYGMI(~@t6smVx~D_I`)
zhAawuLFR@%B{RYvlF4EB$oQ~ZWK7s~vTc}>Y!N0SUkwwHFNE>Pr^8s}V_|gi!7wuU
z?=S-SuP_{WYnUT>W0);@b(kf2S(qt#Vc2EzoUjYz>0xKclfzDsjl+(Re}o<+e-7P8
z9u3`19thn*?hf5TZVUaB+!(r!TobyATpqfNTok&9oEtiyoDn*koE$ox92Yu;92q)+
z91?0o4ha3>;vM?MMH@Qi;ubpW@-}q9<wa<Z%ahO!m;0eDF1JD(T#(RO7kOx<izu|z
zg&SJv!U)ZEA%|wU;6u|~Fri5<wxMw@7NJotS3|>HE`$cVoDL0eITq^Uaxm1><?m39
z%U_{xE?Yz2xoix5<+3L9KbPg9k6jjpK5&^EddFo(=uMX?p|FcdsNCgeh}h*zh`{AT
z2*+hGgyGT?LUCyiA-Xh$IJwk@U|cFg>|9DhtX%R#%v`cUuDGOzTyRMUIqMP~a?&L%
z<fuzv$Uzt1kbN$mA-i4NLw2~l583MSD&$X>XCdoc9)_%Pxf8O?<wnRN7iGwN7fHx$
z7k<ce7gop=7i!1^7h=e75-#LB$v)&W$tq-wWEwI|x)jn+Iv3JSIvLVVIug=M`X{8G
zv?rv7v?HW~v^k`Nv_7POv??Trv@|4xv>+sfG&>}LG%X~SG$|yKWE2ug`W_re`V{O(
z8VS~u`h&Hk?qD^kE!dUR82pA*6a0cy9{iM46#S5s8+@0P5&SPHIT#_u1uICA!BSEP
z`pGXKm`m~wW|FkQRFXQFM0ywOOnMoNAw3PYBRvSVBHa!)CtVM|N>T)0B#DF1l6b)<
zNzCA*Buel>5+QgW2^YMZWFNePWEH%HWE%V@=~D1I(%Iluq!Yo*NQZ+Lk@g4ABkc~J
zMcN)bjkGCvGHHFV329aEFXGbRZ^Q+`pNX@BKM<z{4-qE?_YsYPyNKU|+K8WmnusGo
zb;N<7Dq?p~8L=&>h}amEN303TB9;fG5sQM7iMc`X#EhV5VoFdrF+M1m7!?#i3=Q%j
z8iG8DK0z9yE=WaG2fZb}3wlX>8T5?!Ea(yOVbDF|ouFI98$s8JC=^GO1WAefAQ6!j
z#3RyzSVU3~jp!8QLUahi6Rm@=M6)1!;^iP~;<+Gm;>n<^#G^qMi3ftt688q3B<>74
zO5753khmdeA8~ciZsPKw9mGXJTZnUmHWFt9ttCzgT1hksT1xyGxRCfIa4vBya3*mm
z@DE~d;3Q&4pfRyI@F$@z@GGG*@FSr#aFkFGI7rA2>?NcHb`lZ;TM03NjfC*PT0(GO
zCBZ+il%NkRBzOeo5>$bigg1eygy(^YgeQTqg!_S!gj<231SBw!AP@8-hywKlUZ9r1
z3{(>+f$s@~z}Ez9;B$gq;1hyX-~)nb;2pxHz?+1#fiU4jpqy|xP(=7AkVn`P$Rg|r
zq!Bg;x)9a};t8t)v4mxT_JoCj)`U5M=7i~iR|%5?FA|Ic&k}wbP7=NtjuJi?4iW|p
z`v^UT-Gp|-4nnhG3!%=ikx*$^ODHj{B;*^G60!{o32BD8ghazkLX6=LLbzcPA;@4%
z@HhO#>kVJ=9)^#2m0<+`#?X&{Vd%y`F|_0F8=CRA4E1=#P>oj@%JE`DF`j40$1@Gt
zc#0t%Pc$UsafW!jy&)QJWeCTc8iMhc4FULb1|R%MgARYh;Ew;t;ELaCc!S?*c!A$y
zc#7X(c!*zZxQkzI_!qy(fZ*pE6!;ki34W?UfS+LC;C}@$@LvPS_^|*2emDS!?+b9i
zcLvztTLLWb4FT8i)d83AWdY~#g#oAVIRVG;83Bjz$pQQDaRIyWkpVmKp#fX)hJcND
zpMbS^UBF7bI$$aOeZWHetAM%qX8|+u4+Ey+?*>f7-wZIqLjgaWr2$`@g#lyEoPc3x
zdO*LkOF*|XKA_zh6VT*r8&KzL5m4oPEuhT#VnC7enSea!;{jRDhXc}__Xi|7?+%D{
z-X0L?yg4A$d3`{j^Qr(p=cNI9=Y;`U=Q#mt=jj3OoF@moayAM0&-thSW9Kja_nklZ
z-*z7Izv0~L4>@=EOP!njh0gW<T<0o(rgN!3)w#f*<ecO0?40h8aZd8Lb&m75bdK~l
zbq?{r>>S{K-r2|hw6o6txU<^-kn=nL{m!ra_c%ZE-|76&f2;Fd|395?`mb|_{8u_l
z{g*lm{TDiO{O3B;{bxFp{r_;r`%iSn_!~Lf`u}jU^#9^?&40}4qW`edS^s{g6aHOJ
zhyB}}_WL(E?eVX3+Tma2wAsJRX@h^E(`x@*r)B<`PK*3go#y%{I?eEpb(-QI;WWWN
z#Oarx!Rf1?uhU0AFQ;KYjZ>eW%Bjomty8PtOQ#0EXHM0AkDSW=?m89u{p*zLhd5>W
zDV$RLBu?>ue5YtXwo{lN-6_zI?BwT1aPsoQIcfatom76-PH+6oou2z$b$a4=(doY5
z8K+x*C!7$!BTfpx15RSUznyq~e>t)IwmDJ#HaQXf);l@*t#)$oTjpf#x5&xdZ=TZ?
zzgbS_{iZpc_M7B%%+J{Apx;m2KEJQHU49>N+x&)coBaB5>-@TLEB)GWOZ}Q~3;gPE
zbNs4s)BVbDll_WtCVsiNpT3#6FTSa`G2cYokZ%mG*Ea&!=^KJ;@ipM;eSLA&zMi-;
zUk$F%SB1;<eT&QReSu5%eTs|seTa+ly^9O;y@?C-g>k;Va-5g17^m^&;aq)LxHrBu
z+;d+S++$y7+<jjR?v}3|?z*oPPT^~Y6Z>Aq@qN$ZSiYxmRNvz`lJ6m$lka|<qwgM^
zjqeVex$hR-Ro{)c3%+Y{r+ru8j{7db9r9g(+wVIEx7&9*ZoBUk+-Bbixb?ojv8#N)
zVVC)S!Y=e3#m@B|#Ln>T!A|k*z)tXO!T$28$A0sv#(wlE#}4}xWBYybuw6b`*fyUu
zY@<&Sw#FwGTj3LlE%ph;=KC11Sw6nlR39&FqK^kQ#z%#X@Og_3_IZi*_j!u-_IZfa
z`rO5;eg4J1^MSE1edO3@K4R=cA0GCu4-0$KhlYiGT(B}9XROc%gXQ|zVHrM_Sc;D+
zmf&+4i}g8&wf8xNwemTJHS;-yz3j6Od){X^_LR>K>`|Z1*n>VBuz&lk!S3=|j@{<7
z7`w@5K6ahYEbL03Y1pMcld%hYjInckeqyHke8o)h`G_&`8OHqd?#F!f?#7IHw_%38
zn=pOeb(k*iN=&PFDW=i85L4rwgDLmUz!ZC@VDh}<F<IWxm{jj@Orm!XCdS(z6XETR
z3HH`v{Jqr}Z}0aQt@kU8+WSAuJMYJsSKjw9&%AG89(iBK-1Syq{`Hn%U~d6N=FP^4
zyy+OOHyOk9#$zbnSPaqI4ukWy!Z>)FVXVC`W6ZtJW3G6g#$50|hB@th2y@(fKjx74
zZp=RK9hlwTTQJ+bH()k<ufeSMUXEGqy%@91dp>57_bkj@?`fEs-jgv?y^S#wy?;9X
z)_-;Ut{-#!q#t%1)%Q6L=(`+y^lgsq`bNiQeXV1izS6NuU*cG*FK{f>XFKNT(;YMP
z$&ShTIP?=tlw*`W)G<sS=oqN?bM(`DIeO_m96j`Ijw=0I$G7^IjxY329iQqSIzG_f
zb-bg$>3BmAJ3@Myqf{?)6zX}796i&Kp{F{M^+ZR4-pLWGcXYJZ+c;Y3Ega4CR~;|w
zFFKyrpLIN?KjC;xf5h>i{vXGE`n`_3^nW>S*Kc*)r2o@#y?(9ZYW+&bW%{L#i}VW|
z=j!J;&eTtLoT{JVI8krn_}lB3!*{Q54xhX}I*fXaI1G68JM?&UJG6VXJ2ZPWIn;aA
zIaGO7I+S^pIuv>pIOKZeIAnNbIHY(bJH&g%J4Aa$IfQwIIRtqHI{10{Iq1E-9JF2@
z4sKp<4)46)I=u9H>F~_!sl!9BhYokW?l|1^y6J$T&<=7hnS;nn<iPXdIxxMM4pc9S
z1JR4<;N*pKaP)F;u<^2Su<$Z>xaxJ);iA_ChcjMh98P#0cR1{I*x?_q{SJG*_BibH
z+TpO(Ym381uMG}sz1BFa@LJ)p#A~s`0<ZZFv%O|HO!u1RFxhL8gNc{1!!OSt_Fp}}
z*njl=U_b0RWZ&=EYv1MBY2W7AV&CN1U|;K5V_)f6ZeQYAY+vA+XP@JlWuNYuYM<<x
zXdmYpV;|)iVISrhY#-<uVDIPYZSUo&v-j{++q-$bw}0#T%KoM2fA&v3AK5?jyk~#c
z^I!X$o`^l{DYut-itR<7D5K`dvS)fy?Wvw5d!nb4y_2V-y`v|3IN#I4-oo>${WZ^v
z_7^?R*q`-0VSmE&u>BFwf9wx<?y=wNxzqkH&n@;_JvZ9_>AA*!o#zVsm7a_3mwL{(
zU+6i@evaof`x%~-?5B7d+fVTPVfS12#qOK#gWV_Hklm=R*KR=9Y1gA`vFp$^*fr~_
z?do;qc2&9}yE0v#U6C%+E?1Xgm#IszOVvf&CFsKKVst@v5juanV4dDBK&Q3y(Ye{_
zbnookbuaDS>z>)Y);+X)uDfgZSa;Lzz7Ddxt&`bZ*9q;EI<B2m$FLLVD0Unj!H%KB
z*^zbjb_AWZ9ZqLvXRo_#XRSMLXRbSCcSU#1?t<>1-5K3JyW_fDc87J_?f%hivfHCu
zXSY+g%5JM}soh51Lc6uPId&^`Gwhb=rr0geO|YAz`(-;__tkca?xXDl-LUO%ZNKd|
zZ5R4XxXpG{+h{wWt+DOVR@ioEi*1{=`L^}iEZb^rnr)dj(Y8n%W1FXqu+7v4+ooy*
zY!kKKwy|2BZG={B8=`$@YtX*3_0c}F_0&GH)oAb9x@!NmeWQhKUub2vPqiZ32U@P}
z9WB%Lrj}w0X$iJ6EzVY?wYTMIt!<fFGh3?mvMot_-quNb%GObP%+^+W(AHA>x9v6U
zF564mZMNsMn`}>N*V!J`uCzU<U23~eyTEprc8=|K?R4AC+R3&Xv?jKzwLfi^Yrono
z){fcC(+=6p()QU*({|cS*0$OhYa48SdQ{td^(eRb=uu=d?2&8J?~!TK?U7>B?vY^A
z<PmLC=MiR8<q>34=HX{k=;39P>)~OO>7lYo@px;K;PJvH#^Z@igvSG$V2|520Up<F
zd_0sko*oh#jfcR-)q`#G#)D?_!o$VpsfV-80}n@=J07++H$5zDV2`UdGLMTkB9AjR
zJdYDLERVxBRFC~OB#%8d&K^5#Fdmz2Y&|yESbD6sG4)txbJ=5&&3TWxHm5vh*c|hi
zYIDeAg3W%9U)H-lzFF_^_-MVwW7vA5N5A!2k1p#K9&Of3JQ}SRc+^<W@u;w#?on(#
z#Usypf=8D1Z%wN8cTIxzCrym?s3zQcP!nX`tMRw))ab2SG#=Is8aL}2&0FgV%?s-i
z%~R`q%>(Of&28&+%?;~hjnX<^Be9Os@U6o%Z0jHm&Dvi>vi8<ETWd9r)@qH7^?Qwl
z^=r*l>*tya)=xBNtnX`%Ti@0kvc93&Zw+a7Tgx=tt%aJ+)?CecYo=zEHC40Jnxt81
z?W~z&?Wmb<ZL67LZK*M_Hr4#Jx~%zXbxt#8bxJd2bxhN1bx6}`wO`X>wMSELwL?>F
zwMA2AwNX=OwN{gBwNjH|wN#UAwLlYRHAfR=HA53>HC1D<nyB%$GSYZj{cv};`t1JR
z>Vx}ht0DLQtoqy^S#`PJvubny*Q(JSwyJfPSyj4=tV-RvR)y{it6X=ARi-<^D#aaZ
zmEdk?72|GY72$4b72<x$%HV$1%Gdp*m8bg=D~<a<Rx0<sR&U*RTD^4NV)e{@gViJV
zHCFfBms|bozQ_u3pKGOXpJ^p=pK2v=pJ2st|7FQ=|7J;X|7b~YAGXA~_gOl)cUjuF
zw^~}bH&|YCueQA8UT%5Ly~y&Ud#>eC_YBK}?kSf0+~X~GyGL2>a1XWI;vQ(Z(cRZ_
zt-Gh?3U_zQCGM`43*28@&T;?Ga)$dO%c<`7EGN4EYiZ;TTmDeXEWfBlmLJqy%ON$x
zvQJI6>{1gf+tgUgCbgYqo!Zi}N`1|;Onu3+NPX5aPkq8NQ+?PnRsD};qI!>Ita^uK
zq<XVusCvC+pnA2XpL&_4UcJy#tDa-2R?o0}ubyK0N^N5KpZcf8WAzt{`|2@^+v*{U
z8|q#QNZnx}Q@2=%)b$oTb(IB6U1~v77g)Hcb1d-cbPKFH$-+(@Yhk61urO1HSX@yD
zSX@whTbxmAEl#N2ERLw(SsYNmwD?>7)MA(VfyH+9ZHvw78x|YXN{cmWiNy*v-(rcH
zWwAg_vzV<WSxi?uSxiwoSWHk`Tl{u2xA^XM#p1Kud5aHjr!0otj#~7&9kA$f``e<;
z?JtWax2+a+ZW}GC+}2o>xvj7$a$9VX=QhtG%WbAbn%h*1B)16`ac;lOqujokhq-+;
z4{{qe_jl_v_jc<v*SWQtySp`*ySi1Izi}%wf8kbW{?skU{GnTh`5m`p^P6sQ=CE6&
zx!f(pT<jKL&Uf=MXS?al>27LsvfDdzg4;`ToZC}#2e*gjHg0#!E!=LHUvpEMUviU}
zpL64zpK@cHA9JIbA95p^?{{-D-{a<BzSGUxe5;$8`JZlA%-6Y{H(%v;%6ysIQS(J^
z2h8WW?KPj}w$psN+g9@_ZX3-fxUDh&ty*sWUA4&kvudvS2h|MoA=Om#KGg*CF4Zry
zHq}?NCe@f(oodLeO4Vytrs^;&Qni@nsp`$LR8?kas#3EgRe@QYD%&hdm1Y*EN-_&l
z#hUr6BFwy1!Dc#@znQyAZ|17<Fngm?nY~cGF?*_dVfIk<#O$8xzS%9+Ewk$?#7wD@
zn@Lq7GogxW##J%Rm@0}HRYfo(sjz0wDmycb%F@hEb<NC5b<xaBb;j(9>bThj)nT(U
zs{LjsRJ+ZNs<xXQRBbZbr&?#WTeZ?`hiZx07S(*SjjGvZYgN<CR;nhMEmawrEmVCs
zovZp}I#V@b`iH9Dbh4_;)I`;4`pdP!^qXsq=_l86(^1zV(?Qo<(_YsM(@xi9(^l6w
z(?-`w(^}UM(<;{h(=u0Y(;`=`X`ZXvG|Tm!X`1Ux(<IlYrg5$hOru<Hn})ewHw|)C
zm<G6tO?_N>|3}tczeTmReE=5~0qO4U?(UA60TDz%K~zGJ?wnoI-Gz0mV;sA?3yWjt
zvAetVU5n?(_nPbTAMCx>?6vOudlxJpZY)?bTvxDQcus+8xUxVtTvi|&E-v5=7Zk9D
z^9tz0nFZKzO2N=@d_muER6*BpXhGX>Kta>6cR~HITS3jRW5JwZn}W(=i-PiD<ARdm
z$puq~wF~lx#}(ua|H#i8{+ypa{4PIv_+@_l@RR)L;rsdF!?*K;hp*-P4`0mp9zK`v
zF?=fDW%y{m!|;K8o8jI07Q@@~O@=q+8w~%GuQ&X6zV`6ae68Vy`M)%({BIg*{wIwf
z|DA@N|4Kv4f389DA8Y#a?`yj9|I@VQ-_Xp@zoMzlzo?m=e_k^)|FmX${t3<0{39Al
z{sB!+{vJ(w{!UF&{#H$F{zgqi{y&=F{8bvi{N)<2{J%7=`3p4;`D%@IzFcFLFV-05
z^EJBp9L<D$hUPZ~*L<T;H6JPcnm3eg&2vhJ<`JbubC)t-bCXi1xk8z%`Il0qIYXJL
zIYBAa9Hta&_EDy2c2dZiEtFi%dP=5dH6>NEoRX+nOo`QKC{Y?YB}^lt1ZlVwKMjN8
zrNJofnn8-QriWs$X{T6gnkeR)c@z`PT#A9FlA^0AqfFEkQ^siuD8JNslyB-x$|rRS
z<()d7@=6^=d9DtnJXQx#?yJ2i|Eb+5H`I=lt7;p{MYTEQyxNFzTCGPpp`J)Ns{TVh
zsQymgtNujZseVh|rhY-*q<&0Zr@lvCt-eWKp}s<1s{WU}NPUK^QJ)|y)Q8DZ^**vt
zy_3vUZy__)>&Z0rYBH)`P99V*Ciki}<Sw<G+@=<ho77x#y_!L;QDfve>Opd)x`$k@
zZYP(ho5)4#dE^51Trx>rNzPW6ku%iA<P>!QIYFIEj!|cjBh|^|P<0$RP#sD3Q-_ef
z)c#~QwHMh*?Mk*+JCLo_)?{<F8QEBENH$RGl6BP+$P?ASN#oStNWWAcN#9g&NS{>C
zNbgk-Nv~CRNY7O_NRL&QNe@(`q&uq9q?@Yaq^qh!q)V#3q*2ul(izoe(kazC(lOO4
z(jnC{(mvH9(r%TCv|S}7ZB_|L8&qu4S{04-w+bOGQ}vUUsJciCRIMbHYCcJ>swIh4
zvq^l_OcF;`LSm>2Nw|tkqN=h<1FAGqk1CPWp^723s=`T)svy!ll`pAA<w2UQawb)%
zY)R!R3sQ;7m^4*2nUt^6CXrO*NZG0%dFiUpc`2%Qc?qhQc`>Rdd6BAnd7-LXd4Z~{
zd48%3d0wisd2XtcdCsaMdG@OPdDg03c^0azc_ym$c?PQ0d3vhldD^PQd0Hw>-fyKm
z@4Hfz_gTr!`=Dgxy-{L$FO&m$PnF$y50!0sca@EKx0Q8y*OhbfE-NeYE+|X$&MBwn
zomNuvPAGHojwsXf4l0xK_9|oZb}A$Cwkd=2HYxq`)+s&m)+n9xRx0iCmMSgt7AsBi
zhL!qxD&?d+nNllHr2LV~SANcAE8pePl`nH~<&#{h@_uf=@^)^I@>*_(@<MK_@@#IS
z@?`Ej<&oSP<^J5+%3Zk?%B{KO%JsP=%GJ3=%H_EQ%Eh@Pr6xB=DbLMNigHtxoZLhu
zJvUZ~=0+(8a>JC}xxvb|Tz_R_uD7x_*F!lw*F`xq*HJk=*H$?-*HTHzHB;u~8Y$Cq
z^_7XaI?9;b3Ci%?amt|Fp9<gHZwmL^PYS2pcM99w*9wc==L+N8CyL3r4;0$DcNBke
zZYjR!TvL3?xvY4b^RMDX&N;>7oDs#{oa2g{IY$&%at<i|&DpCsle1HCB4?Z8P|haB
z-kf!c9XV?hn{!qw*5xcytjbxeSemmyu`oxaQ02%J(j2iuki%E7aySYihoPY65Q@GW
zMA4ZuplHeIRn+HnDynnZ6ti-g6y-S$ifK8uih`WEioBdzip-oDij<sEMSM=NA}Xg)
z5t2hu_~+y)ymGP>t~u!nhn!@ERZfD!G$%%3kQ1rU$q7}A&k0og%=S}!$@Wsb&vsY5
z%63*f&2~`S&$dzA&bCxs%QjV9%r;V-%bu(_nXRKZl08AOKYN^FSN2c&*6eTc_1T}~
ztFzzBmuJ70FV220*JMAD%d#KHh1qxIoa|e2diHfWntfT`pM62zm3>a$ntfV6Kl_Bd
zCi|$oD*K>(M)p2=N%k&zVfJ=8DSNX#D|>@HHG8c*A$yfPI(xZ1H2W`kK=wkpceY0E
zmaULGWJ~4N*+RKlHcxJt&64Y8)8*r{G5N17s{CtKzx+d1kNj0ur~GMFtNcM$ll;G|
zdik}iTKUDSIr4K^v*f3;X2_3bmCE;L70Y*J70S0}QREx4^5m<tvgFIN(&dY@lI5DL
z1i36LMlQ^XlykDe<n*i{Ig;fs@6Ym<cV&6VTeDo`4Ox!znk-v+RhE@}MwXd;T9&bV
zN|u3~l%*@r%F>pnWNFFcvwq8>vcAhgv%bjuvp&eYvfj#EvtG#@vYyGTvL4G!v+m0b
zvhK)qvTn+>vaZQ~W?qtg$^2LLKJ%RHW#)+NN#+UJ{mdh>+nEPtS2Op@E@bYKoz2`X
zJCV6rb~tl`Y+vSD+0M*Wvdx*xW$QBklC8>IBwLoLkuA(r%2b(BnKV-*<7e_^tW36y
z$YjW<nYgSs6Onaf4#=7_du8>RU9!2EZL-SDW?5NggRCgCPL`ipEz8ZUl4WF8$dWS4
zWU-kgvWUzgSx{zy%r}!P^T^DRIcH|dY%|kj7MV#h<IH%OUS_mxVrGQwPe!Qhdq$w_
zV}_sXO@_DZd4{{}VTOzBPKJZ*Mux5IQihf6e1@59B*R#CEJI&*AVXKSJ40KxEkjGT
zA>+4nO~w!Dii|JP#Tg%^nv8c+dB!WLDC4=5lkr$e&v+n3Gww?JGj2({GOkNoGp<M*
zGA>AKGR{k@GR{cLGfqmUWgL@E$v7k>W$c$`X6%usWbBZ}XKa;5W^9s%WUQ0=XRMKW
zX8bL6$yg?}&sZY0%vdNj$xuu6GZa$o45@TnhEVz=ohSX2&X&GSr%PX?<I+dzi1cpy
zfb?cMXn0HSl8&agNl&LYOOK_`mmW;7lkQ2cmTpU*E!~)2AzhnZE?tp6UAiQ_NIIN8
zMJi9HNJZ(nQf_*dl%Ae0Mbnd|1L+CUuJl-GYkHJ)etMX+COueMl^!6Sk?td%mhLH?
zlI|uYr8`M8)9s}x={C~%bPH)@x~ViI-AL-6t}pdW*O9uUPn6oHYe_BBe@RTzzf1Jf
zzeu#xKT5`>zm<GXdnNgl_FVEd?Xl!}+5^d>w7ZhKX}2Xe(ymJ`r(KbZrd^bbq@9->
zOFJVun089CJMFk+TiRjChO`5cHEDY#E7EpK7N>2KXwo)I<Y^lu!nCy#PTDF7Ep3Ga
zNn0xEPg^AEOdFQ8q^TqgX>v(*npiR`O&}>x<4TItSdxM?nj|+3lVqe(CCO<6lGwB!
zNkm$wBsi^2;+xhi@kncsIHlD|Y}2YG7HP93Mrjoiy|i-4gtY0B->JotZ>duxA5tlj
z*Qt4uXQ|ne2dU|j|58&V*HRND7gOUT=Tf62CsV^EM^Zy1`%(iXJ5&86TT;Cw>r&k%
zt5RJgOH&;s3sY?+s#Gh9B-LEPPc@OSQVk_|s-9#hb&{kfb%LZlb)2Lr^{2Ql^_zH3
z>SyuH)DPn6sc*$oQ(ub7sn5jOsgK2}sSm^nsdvRuskg+Tsn^8;saM2asTakrsiR{1
z)H7nM)Kg;9)Z=3P)Fa|asRza5Qum5~r0f!ZPT4Mgo3cgxB4wlaQOY{;-IUeh8!0Qr
zms6IBM^l!FM^YAwkEN)^2T~N`-6>M>wiJ<gLkeHKCWRwjp283>P9enV6jUrr84?Rq
z`o-*&9x*MYLrhI+75Akyi91pn#LX#n;`)?o@!XUuab-${xHP3)T$D0hOi3vg=cE*h
z(^Dwo#FRX7OiH#mEG0u6n35{?PDv8GrNoIHQ=-MzDG_3`lu)rjN|0D5#b2zI;v@c<
z>>>V~>?(ej>?D4fY%hMCY$LvxY$?8(Y$m>vY%Cs4))${n))gO1))pU39xvXL{71Ac
z`KM@O@;A|%<WHg%$?rvrli!Fm$uC8+<Yyvb@?#M@`GJU*d{=}d-xl>HUl(;IUlBDY
zUli3RkBa6dpA}UmkBCZ>Pl$?=kBTVCheSEa`$Xx<yG4n~J47+bTSZ~Xn?!-h>qXwl
zYejC!t3(dTD@4}Ge~C<!7l{m#heeZ;RU)lqx#&ldMD#gHD0-K~6TL`ciykL2M0b-2
z(aj`8bUA5IG@8^W8cFIF9ZTvE9Y|^w?M`YEZB1$rZAhvUtxl>IEl-*)T9i~NQYXz2
zNt33F1WCmrR#KseNXi!tC6PqENjaj9q)bs$QkrO9QnF}HQi7-=DONN+DM~aoDO^NO
z3K3-|1&UIW{6q;!UZSWZcTs4Pi^xC8QRJ0mCvr)$7TG6Rh%A##MJ7o`qRC16BJCty
z(Vs+Z(f7phqK}Dxgl`gm3ZEr@6FyA*Ec`F=gYbIdTj9mTSHg3N&xI!wp9qg6J`nCp
zyer(9cw4wR@rH0+;#J|_iI;>+6aN)1NIWN0CY~0G6Hf|xiN}PD#KS@?@qln3aj&pD
zahI?)al3GS;uc{|;znUr;yPh@;u_(!#J`0FiOYq#iGK+*5*G=R5{HGci7H`uqFfl1
zC=vQ33We^8JfUMETWFKW5Sk?tLc>H<sFOG(9G}=P{F%@r{F2Zqe3#HBe3{TJe4H>}
zcrRg|@Mc1d@JhlQ;b_7v;Yh+v;jx4=;emt_;qHVY;nsvH!VL)&;p&7u;qruR;i7~L
zp*kT|C{0Kb3KHUltb`aLkq{{yN(dA7Bm@iF69R>e34X%51aIN&1P|fN1Xp26f|IZ?
z!Cpv8un}e@SPD}T%!Kg?#=^)117UE2p3pC0lF%bzg3vi(oX|Gmm%t+7yTB;ni$E{o
zqhLb9JHfB`*MhI{F9q-8p9x;YKNdWRe;~LYe^+oT{<h$1{0+gs@mB?B;x7q~$Nwuh
z7=KQ%C;qfxTl`7E#`t4`HSvc9E8-6b7RT=ssN;7FWbr!$g7~chcKjv*5x-tQjbAJ1
zjbA0`h+iRSieD<Ii(f356Td((GhQv29<LM>#>)icc(EWWULZ(`=L+KES%S!Tx*#MT
z7x={^0?+tCfpdJnz&5@|U=iObFp6&z=*2e+CdAJd{EnL^_!?Iucpo=M@G5SW;7MGC
z;C@`W;8xsp!PU58!M|~Zg41#Ng5z-{!NIs3!JfEG!M3<`!G^dL!J4>4!Sc8`!Q!}R
zfjTZiAd3qX2;zbSthfLH5$7uyit`fm#<>gH<6H!dagKtzI6J}YIBUVoI7>lEoS9%s
zoUwouXCTOo(-Wk`O%lY#O%O!HX$gYke)E0fe(*iwzVe;oKJjhi-t*1l-tZ0MUh#F~
zp7Y1YJ>ma~eaQb3dyoGv_CNm1*jxO^vDf)`W3TXU#$M!KjveKX#-8Pm#E$Tf#-8LK
zh&{&N6?>S!HTD31ee7QTs@PrpWwAT>3uCwPRk54+lGycpUhG;vGj=r}i(Sbdj9td>
zj$OiUja|r}AFJWl#H#qSV&(kuSP8#4R>&`i<?(Z4IsEikCO;{b#*c}`_+hbBeqihX
z-#fOC?-tw5cZluaTgA5WO=Fw*`myu*lVa!b$Hmt0zsJnse~OvKe-l%|e-=~De;6~J
z|6fco|5{8T|6)u5|7;AIe=;VQe>f(Kzc(g>zau7<zbPh(zcwbGzcMC<za%D#KO7Uz
zm&b(gg)xDAPK-aF7URRG#(47kV%+#0G0yy^7)SoR7(4!)7;An-j0Jysj2XW$#+Xlz
zG2my#=<!oxbolWx6Zw%bTKwRc-#ovVA3TqkZ#<`%&pg|h4?Odjw>-m`*F4>r7rgN?
zPkFzhAMw6KKj6KKzRP<VeVg|<`UdZA^flhi=*zsz(HD5<qepoo(Pw!_qepoAqfhX5
zMIYmBi9XC*7kz-YDta$(Y4mR1g6JJQW%O2_IC>M08@++Yi2jF%Mz7}eNB_<1ieAoZ
ziT;aMAH9fI9ld~88Lj4(Mk{zl(J~$-TFlFi7Vy%dxx9pEHZLlg!3&Khc>d8C&oi3J
zbBP|{*+uvAETX%4#?c)-z35ingy?48@2L5_uTk@O@1tsXucGGio<vpg?nPDbZbi-D
zU5P5?jYdu5osKHv9gCX6I}k<T?T#YxwnpXf)<<RXR!61tmPMuT7DgrVR8es}NmLAv
z7Zu54M1}FNs1V*jR3NV_%8%C?<-==;^5j)Vx$$O2x$w%O9C<}icD(#38(vP7B`+<?
zjF%W?!i$bF<b_5}=J`kI^1Pz7c`i}od3I6bc$QJWxW-Z6xq4Awxf7#4aeqgC;C_vK
z%l#1fiu)?^1@}qhQ|`UUN8DSH54cw%?{Y^YZ*xya-sB#Oyv98cd6~OA@*;O@<S2K2
z<T>uD$kW_qkteweBad^Hkw>_a$b(#7<bEzAat{}c+{qn?+|KQa+`?^%+{A5&T+gkJ
zT+6MDT+J<wT*)npT+XFL{>9CXT*OU_T)<6;RCA*u72J?W8P`8j%=L^Ea-Ac2T)Rj%
z*CLY1HHxHhbt7@^gh+(@D`JrQC8D4EKB9;FGNOz7IHH|<H=>1mGop!mIii7kK4Kns
zB%+3UG-3{Se?%2`XG8^eOT-NBx`<Nl-x1Tee?=5=7eq|qDkAc^q6iX~8<ESUM`Ur4
zh;(jWL@Kv4B8l4^k-(i75zCzu5zVcLh~Q3-2;~+=1anCd0o<$zKW<8dH#aWAlN%Y~
z#tn{e=K4lBa@`~BxK0r^T$>0>u33aR*C4`#s}o_w)r!#P{s`CQehQz&eH%W3`#fBW
z`!M`B=fCiuoa^D=I2XgeaL$H*<eUh9$2lDShO;;PC1-p1bI!)_C!Dq6k2ovB?{gN1
z-{q*oZ*yefH#vgvYaCYi6%HPLkuwzjFQ+H`9H%Y(G-rPJDNb$paZXkEQBHaIAx?4l
z0Zu{qUQTZKZccjm4o+hDHcm|VW=>f6MovKZI*wQPT8?Y@Dvo{lN{(gtGLCWhU!2L|
zi#QX*7jS-usX1T6l$;M?GR~_o3Fk?ekaI7L&$$`K;amx0aYn=FoRKhsb2JR)90;Rw
zc7+XawuJR@)`fL*R)uwPmWH))7KF8M6k&}VQCI_q8&=1mht+V9usNK*uqsYxSOup!
zYzAjuSQ%$dSP7>hte7)BtdLU}R=^>JkvW-Rd7PB6Y))KQCMO~+jT01>!tn`9<hX~$
za~#8BIM!iN9MiA}jzL%`XHr-&XIxkS=X<Ch=VPch=S`?5=UJ#5=Rv3o=XR(g=US*e
z=R&A0=S-*-=Xj_E=U}KQXHTdxXIrQNXG7>@&gxJd&azN#&Z5u>998HzjwJLqn-}_n
z%?SO*#zH@{2SPuxyF%ZyTSDKk>qB3$t3#i&D?^{MOG6*Ar-nXYlSA*ZvqS%5r-t5Q
z$A?~LM}}Ty2Zvr}`-NU$dxVa%okGvDZ9-48%|cJI4MUH!bwZD_wL%ZEe}o)he+t>l
zejBoz{XAqR`(em7_J1K;*w;cfvM+|LXP*uEhkYVsHTzJ=-|Rgh%h}sQma;d7EMcz+
zS;$@<GR$5SqGGE<6l`gTjLi=bvzZ}6HWtEX4}@^o-61S?YY3g)5JIr4Lojw_2$fwH
zGRQ6p>1R_ydf3?^UF_75c6NM7D?2KrnH>@`pY0b?&-MtZV>^XZvu#7>u+2lN*oGk$
zY@Lu9Y^{(|_K)Ba_UGVY_S@h>_VeHZ_QPNb`@i5k_O;*~_Ql{V_SxWc_KDzB_MzZp
z_MYGb_O{?S_Qv2C_L|^G_VVCx_M+fWwkkM?EeQ@_^Mn1^%wTUe7VOC$2zF<81-r0Y
zf}Pk6!4B-|U|V)&ur<3h*pfXp*o;jMHeqK68?jS^_1W>kdhEzx9d>Z=M7D46c(zCI
zIJQ&pFP2U450+W*H<m&0XV#?Pk1Va=_pBd5Z&{y$Ua{T;y<j~Hdd7MX^q6%!=ppM`
z(0$g0pgXKHLAP1QgKn}823=?E4!XkH7IcZVA?N~Yb<la%vY@l9g+ZrT%Ak`hanNxV
zFX$+X5p<Y^1|4Aa2km2Z2JK-r2kl~kQhnCkpslQmpv|o5K^s_wLF-tgptY>bpw+D8
zpp~q+pyjNHprx#!pd~DypoJ{ApkbCnkeX!`q+po_$yoY95|(z5i1jCs&-xa~Wqk-_
zvt9)<Sx*9KtowmD>sBDjx)MlbjRp>|Mgsd-M+19U`vbdJy8_!;TLN2I>jIlue+M?Q
z{tB#T4F}e-<bgFTVc=XAC$Ne|3#?>O181^&1It<Mfu*d*z-g@7z#>*vU?FQpU;%4d
zAemJVn8(Tu%weSmX0Z|jGg#4qsjSezWL7|6BFif<p5+o4!?FvEVp#-6u#5u3Sh|5B
ztnq<?tX~2CtS<q+takz4tQP^EtVaQEtUCcNtm^?ztcw8-tg``jtdjxOtiu78ti1u|
ztnC4&tc?N2tTh1!tmOfdS&IU6S*n0ZENQ?*7C%6X#SHkv!~%XX2LgUDy8^y3TLL~a
z>jOSA=LWoIRtCIfmIl0LP7Qd;BnLcWW(7Q9rUX1<#sxfJMg-hr1_j(<`Uc!$x(D1~
zItE;0S_fQVng(2A>IYn4Y6qNW{_#J{{N{g}`N97b^R@p8=2QP;%=`X_nYa88GOzgW
zXO8;sWsdmoW*+t5$=vV1ow?J03v;voCgwW-4a~p&*D?R{U&|c!U(J;J|IHNoFK4p-
zmof?eCCnlJMa&-m1<W>o4YSc-#jN$0Gpqci%yNG*v)EtA%=hOrbNso?G=DZT!Jo;D
z@~1IF{BfqgKg#s<r!t-W2bs41{Y-QJUZ$acH&e&Ild0w3#{A*e!u;gd#C+p7pZUzM
zp83$Pj`^Qo4fC4cT;>J8*~~M3mCWOQGnohd%9*?UN|{^zN|@{YikYkYrZSiMO<^wZ
z%V#S6$V{<c9+T^r&7}KfG7-OYW}jawv%@c$+2ohVtn-U!&i0FC&hU$7PV<Xo7WjoT
zbNxb@8Gb>`B)<S=jGrGf%+H4z;0J~y`gt&2{M?v!elAQ4KPRS<p953Z&yG3X&xZNa
z*NXYs*Mj-h*NpkX*O>Xp*N}O~SD$&^SC4toSBH7lSDSglcLMW}uNHHU?;plC-(QRk
zzCReNeZMi5`F>$6^!>z8`hH-Decv&-zHb-|-&YLO_XVTh_Zg$p_X(rf_aS4R?|sG`
z-@A;NzW*^wd~Y$P_}*aT`CemW_+DWo`Cekg_+DUy`HnIIe9tkwe9tgkd`B4ez9$)$
zzQ-BHzDF5)zK0nTd=D~y`Rr$W@!89G=d+vf!e=Mrk<WI<9iOd?>pq(q7kxG|&ibrp
zobdUFamZ&4V~@`&#x|doj14}^8LNGkGM4!)VJ!4n#8CMxU`Tv444#jQ!SGQqP#+ni
z-$%me^bs+deFThoK0L-89}Z)t4~tRa!(dGDp)vA&a7Km?%1H8|GGcrN8DT#Ci~yfr
zhL=w_!^NkQVdvA%u<&VR82L0abbXo_<9+5cetOq4K6}?O-g(zBUU<)CJo28+xZ^#G
zaoxLuanXAQ<E(cX<AnEg#v$)%j6L2(jBVb9j1ArejMd&0#xidbW1)90L+PE(5PN4b
zxZW8Ix_24_@lIj%c_%SCyb~Br-f@gN?-<5x?<mF$?+C^;?=VJzcL*cbJBX3)9l%KR
z_G3hQ`!GViy&3-Ao(xZKcZRdKE5p{?nPKkj$T0M_XXtp_GPJy{89%%%8K1n&8E?Ey
z8PB{-7!SRS82@=0Fs^w`W?b;nWt{Pv#5nFXk#W##JY%=lIL215-}LofKk2Kye$bbC
zeWNe%`a)NDeWHuJKF~Q{@8~qIH*^q(P4D%3L2vhZPH*&jO0V^LOt12KNH6!gPcQbm
zOV9WEkDlXoi=O6ngP!1ZogU?Nl^)`CneOLxk?!I3FWt%OJl)3YEZxlOG~K{!gg(jZ
zBz>IMar$@9qx6rShv~0957M7{?x)}P+(*CVxrctma~FNoa|eCIa~u7r=N9^Y&rS55
zo*U_#J=fF!@%)Fr(sK=ciRUW1#&acI=DD0M@LWb`dHzMmJr~mlJr~luJ%{P7o@#o7
zr;1+fsi0SS%IKw@68cn65uNNQpl5mV=_#IEdYmVl9^uKP2YJ%zKAr^K%@e0Pc%pPG
zPb%HmbC9m**-xL~*+>87(L?{@(M5mf(LsOV(MEsd(L%rD(M-SY(MZ4O(Lg`zF^_)2
zqn3WiqlUi6V=jH0$87ork6HB99u@Ru9y93+J<91yk5anWqlC`&D5ldris*<(A-&I|
zfZpLjp*MMu=ye`>^w}Oc^cfym^l2U$^a77`dag$*J>4Ujp6HQCkM@YChkC@({XJsn
zo*q$jXO9TFtw%WB+#{53=n+iU@d%`AdHB=6yZg~Uy8F;yyL-`}x_i*?ySvkGxx3P@
zxI5EF-5u#8?hf>$?soM3?l$zD?pE~8?w0g_+|B7L-A(CB+>PlPcO$yY-GDA|pG;@D
z>(X&|9r~cVHoe<@0=?B;i{9Wqj$ZBln^x)mlUC~foi^3|8;#`tg_i05iI(jCkrwOz
zo)+%@mKNy#n&$2PistJ6f@bgjjArTngl6pin5O6ckT${nKJAy=J=zzyJG6Ihw`nij
zZqgpP-JsoZyGFb2c7=A)?K17G+eO+5w|{8|-Okf?yPczLbvr{_?>0hP<#vj;)a?Xq
zf!i^f!tE$c<aU_GaXUz(x$UP>-S*LX-S*Jh-FDF$-FDJy-L})J+_uun-L}w*-8Rwk
z-8Rs&-PY4m-TtA)yRD%`x~--KyZue`bz4DmcUwktbX!WZc3VO-bz4N!cUwr)b{nSs
zaaGg4xvFR%Totret}@yaS1IkDtC)7fRY<$!DxjTn<<U;Ma%hKL*|fc`Oxku=25qA&
zjkd-Wr!9BIXp3ACn#y&ECUG64@m%|94A)*7>e@r=bM2yaxOUK*T-#}NuC27$uFbR=
zu1&OQuJdUHt_`$Y*Lk#b*IHVlYYi>hbuKN`bvDi4wTkBHT1j(qt)SVs&Y+pOmeCAc
zOKFo_OK9U<i)r6oifA8Q3TdxhrqG_c<kRlEkZHGENVF?1xwKK2Y}zT8EZPy54B9@I
zblMJ=RN5w&WZGJnB-#p>1lnSkc$(TJmL_$Hrtw{(XiS#~8s-vC>vsvIb-D!8nq7iu
z^IQUGb6ossGhKXXB`)5yDK1{LJQojIhKoBb$;Fix<KjXKb8({iyExE1UF>PjF19pV
z7aN+nixth##geAuVouX?F{S-*HlclTHln?8Hl#gs)~DTfo=m&ttV_G%Jc%~ytW6tn
zo<KY5Jf61Sc^qx0^B-cf^Dp8b=O4sM=kLT~=dXm?`3oU+{zUMdKN3vm_XOtrju>!$
zLv%U6CR&_d67|l{iMh_thzjQ?M2YibVv6%aBG35&k>PxgNOHbQ#5n&)ggM_P0-SFW
zUd}fN7w2n)t@BmF-1#zL=zNjTalSxkIgb)QoX!)UoX!$&oX!x>oJNQTPN#_5PA7;f
zPREH+r=!G((-GpR(;;HN(?MdV(|%&J(>~%Kr#-|<r`^O7r=5h_X$K*7+D7o5wh~OI
z%>?GOi5PI&Ky*2+Ct95TA?lsh5_6nZ6EmGw5hYG5i78Gih&-odM26E+BFSk95#zL&
z2y<FU1UM}qJe@Rzvy+;zby5=MP71=%Nk-^6NeL|{3Gu^GM0|1-60aTk#8XEeao>?c
z+;U_SR~(tds3U_IaikGP9SLH;BS!3SM2Ss~RAQ~;5V68>kXY>4PpBRH2&rQa!FTK?
zn2wzU>exZ_JGK#>j;%zqV+%3Qv5A=D*htKDY#>S;>xn6jbwsXXEs^e6O(Z(bC88bY
z5TTA$gumk~!qc&WaCV$Y*f^FGW{zcqfnzB#$+3hO=Qxe{?odR0beKxKc9=pubtoY2
zIph;J9mvFG2NH4KA(uGikV71C$R_qVWD+|ZGKh^1X~Y_bRARY9GO@@ZiBLHt5)y}a
zg69xNFdSkC#37pKbBH2393qG&hj60KA(WWy5JJpw2qvaE1QPiU0Yr|2Kau9(OC&h>
z5K#_ZM2LeY;pgB%csRHbjt;JbwSzNZ>fl7^J2(>B4)(+!dpqKry)E(H-kNx6Z$&(|
zw;=A?n-e$e&4^3(Cd4^=W8$Q}5pl@gfY@WNPi(WFOl+{%C05((5X<bfiG}tP35ERx
zLS(N+aO}qsH2Xg|)&3XWYyT5(xBr1R+JD1q?7!l(?7!e;_Mh+~`;R!q{sW$E{|-;J
ze~ZW2zriEyU*SRaFL59H7r2}KGu*-cDQ;!|1UI&SgzMQq#3$H4z<=4@!@t<w#oyW8
z!C%<j#vj_<!vC|oiC?q3j$g35hM%#!iXXSTj32bSgzvJuh;Om`7hh*LivMkQ9{<bk
z96oG!2AA8N#szjGILq!Nj@zBU2knmI-F8QD5K)6S*d4~_+8x3x><-}5?e^n^cKdLW
z-5xyCZa1D}w+oN4+kuDKZN~%bw&7lOTX7e=&A6T2CfwX^BW`H79@nv3hilpWga5Ey
zi+{3RjlZ#7g+I0Z8^3S662E1;9KT|_3?H>!ijUYX!H?K3#`oDS!gts%#5dUv<7;g-
z_zGJ!zSvfUt85jx#8!^;Y-KpZR*IvxV!Yp0gm>5q@g`dVUT4e0XWMe|8MYjJnk^g8
zw`JlvwhTPYmX0Ub((ou-91pR@a6elVceh1wM_VdxZ99mY+796Qw*9!aZ6E&IrU(CO
z(~ZBk>B3*ybmEU~+VQ(KZTNMYR{Ww(3x3w789!muh##_<kMFT*z_;4e<Lhna;j3(F
z@ufC3_yU`1Twya87uw9m*)~-;VKWOKvZ=&-Y%1_Jn;Ce6O*vj|Q-)XCl;Wi})A6Y`
z({Qp)F`j8tgeTif#ba#>@o<|dc%V%_?rlTCU2Mp>oec@Mu*t)XY;tg2n{0f%O&0#c
zIurk7oq@lxPRE~Fr{WK+Q}El?$@mrPBz)955g)OR$B$aa;rp#)@g3GN_$KRUe64j9
zzQQ^JUu+$YtF6OuiFGK>vkt)-*1<Sx9fbE=2jHF7{&<tMA6{qei_f<9!Dm=|<I}9Y
z@O*0zJjdD{PqTKz6RchFC~Fry#M&A6wRXbYtsQVjYkS<<+736hw#6q~+u#$et?}Ph
zR`^#d3;ey6IsVeh41Z*0ir=v^!LM5x;}@-r@UvEi_;D+J{Gioje7BVzzST+>UvH&@
zud<qi|7E3(4_i&d<yI4Lp_LZSwi<`yR)4TTtKV3+)i12o>L=D<^#iN6`i@mteZ!_(
zeZ>l`K4T=SPgthaM=Z(e0~TZT9t*R2hXq)@#k{QEV9r*rF<Yxwn7P$U%+TsNrepOC
z)3SPseYbpqeYAXxy|#RWJ+*v@-M4&z-L$-qUADZ3owvM;owB@x9kKim+iQ6X+irOi
z+h}<MTVr`0TW)y`TWEO|Q(9iZ#Fm#auH_|+Zg~+yEH7Zamj7bymZMms<$0{u@*GxW
zc@`_PJcAWkp2jGar?70xlUS<d2`tX?I2K`f3=6V6iuqU`!Q3nlWA>JZFiXpWn6c#n
zOwV#ZHo<Zq_S0f7_Ss?&_SRxI_S|9@_RwM{cH3eHcGY4#_OHb@?6k#J?3l$CY`?{3
zY^TL0Y_r8i>>rB_*h-7_*kX%ynA+kWOlq+f<6Er3m=>!s)M6FZZ}B(QX|WP(wpfA9
zvsjMJwpfPEuvm(LQg^JtVhNUOu^3CUScD~5EX1NL7GNP3!<e6i26MMiV~!Ro%-TYU
znOZ0?eG54@(L#p(HkV>w%_Z1-b20Y9T!cL`7h-qJ1=w|SK6cTZhn+F!V#m!n*g<nP
zw%eSAZ8c|N>&zM0-{y4eFLN3;Y))Wua~u<xV;IXE#c*>38#Je4-R47Bi}@f{56m?m
zz$(o9u@dt>Y>Ig=mS^6BWtewkN#<Qxw0S2MYTkkQo3~@0=53g>c`IgP-h!E#H)96o
zP1q#!M(mGSBlgW~KK8+^0efXuk3BJ)hut-+!)}<>VwcQnuybbB*h#aw*deny*dDXl
z*fz5&Y=hY>Y!$H7tP)#bR)HzZW?~|<85rBF93#xiupzTjtjBCR)@D|MHJDAqs)0(g
zVyx7x2rD$3ijm9;u}rfmSh86G7HgJ|g_%*X05dY?1-O`zFk7=c%-k#&Gc?P=bj-3b
zEwe1_yJ;r&5qNEyfju=%$L^V?VK+@vvCF0@*m=`r?38H|cGxr#+Y4+rO~5vq#$&5Z
z<FI9>vDiY>7))szjfnw{X%t2?jl`&?5m>KjIM!wwhRrt(#cF_ArXg6FX)rd`GzcS`
z24Y#J0a%KuKNbswoBCmaroNcBsSoCA>W$f%dSMoTk*O!9YwCe%nYv>?Ox&<fCa%~U
z;HilVcHhJqyJg~pT`_UQMok>BQ@{}udu*SH9k#>77TaiIgRL>K#+Cz%Osp`Ki6tgB
zvB0<{<`^A7Ow6!e6H~0+!~|<JF~(|vStdqUnTa7*WMY6(O!TpAAjM=d7H6V|MVRPf
zK_)twH{fbA39~oR#w<-HVn!wtFkN80$$0Fiu@?5pcpUb|_z(IFcwqb+y>0vpy<+?m
z9R)^=f1pQ=zoYw%zo9#fzoMIfwZ>o2<;I`UMaG{{6(BMGh;ofTpmgK+C<62uze78W
z-=dAiZ_rwx%J?-}Zu|-@GJc6tfNbLzXsYpZG|u=L8UX|uKSh0vpP;VBk5PNT()bZ-
zZ2S<_HGY7O2YwpeM?V|gL*E+RMV|o=jP9Vfjs8Qg8r?=mff1uy=uxAa=zd^_(G7Hy
z(RFmK(KU1hu*m2tsxrEQN&ueGWt47o2}O)9qJ2Pz(FL^8=wGxJs4^Nw%Z<*XMMmdP
z3XpAd7ELuegT?_7MyJsrqY=~xa5FlE+8dojEsai~#(<vDadf=VG4!Y5G4!+HQS`0h
z5%d}G!0<47+wc&26&N)<h>jQ@K#v0Z4fmrv4ELd%fVGBu(G`Y!&_#gCa5pM3+=cQ0
zy5UX~G2DUn0Ud_h(MH2<Xf04>xD_oo+=3PX6vNGEw&5l;6^Jw3h(;K0K!X4u!}X}E
z;X2eFur&M!H8xy}>H^~p*PuTQ)}WsaR-<nWR-w;;2L^wmw+&XJSAbE273c_X)L=Qf
z&tMt41K4D+6kTiZ7rGo+WUvHP0TP47DA!;SN(T^wg=n9_0<;}yG#Ex}fhq$HT4ta|
zivWs&3e5&m43ub`fdY*Hf(+!SH{fa@L+uTus0CnTAVGD3@dje_hrS5?1iaA~qR)W)
z`U3P8a7CYwj_UK!Q@{~@F1iocq0d1#>a)=`z;b;Sx(HC}Gf^?X)n}k|eL6}7di7~&
zJJ6_4pf$iOeH<+Viu5s*tdF8uK#D$s#sT5_R5TFq)*nJ$06YCb)Ixs%H3D?>`%x|6
z$K*cr6YzR+FZvX?Ke-3J1zeuojh+WiP3}UE0DC8QqT45Tpc{cTliSf{z{1IGs1guO
zZbdl&ZE_1r1$rhoqiw+a$xUbtP&v5~Ed{1do{y4&%*hRCG7vkt9t{TqCeK5?0GG*i
zs4ZYVxfV49bSBrJ<ACpa)#yjywccFx32;wu4tf)~tT!7y2b|QaLJtFb^=6^lfDL+}
zxf)oiSAi}76o5!?Cdvi~y&32b(4$w5wgL@$WoR`}saJ|l2MYD3qa+{$NYX1oV}LNd
zX{bNosaK3T1Gaias2O0OHx-=(j03*u7NQ@3SGrTs$G~0P0`vxO2{@~pkDdSy=~B==
zz*b!{x*k{sEY&5U!+=~j4;2C|-CPt027zwf9JB?f*Ud)f0u?}sZWcNP$kWY4(}6_Y
z3^W=D1^jf=Q4hdLHx0D`OaXn}R8$-It&@U&1>OTMb&}CXz#ZVaP7-<%IHQw@9tREr
zyLA%KEx<aRc=T^z382x5LuG&fVCux87%%{I>BOMTz&xF3bPg~Bn5Gkj767?GnocB|
z07L;HIuWQZ;I0#nIs#UJiB1?g8JGzCniPtD0p0=6CxxI7f&YMOlY-HIfz!aTNkQlV
zU?;G7QXu*dumV^-DF9UiQh+zfA7ub2&_Br!?Esp9I-qKjFIo;11NoDD&}<+Th@a$*
zMgl>A&m=F@4X_6+0pm%Ys2(sL_^IuIeg@tE&$Qjq2f%IM3NWhehK>M7fqmMp=nh~L
zum)JJ?Sd`>RDc-ZYCEHJ00DZnozQlm5vT!XX*;52KoLL&va}u06d)D|2LiS2QE$Kn
zumdc#?NCEN2hak3OteKm0<VFm!2O9f=uO}<a2_~0(HcDr>;<+18zx$ztAS;}0zd(X
zCR(B#fB=Soo{1J{8_)n$1C_w^iRNe_Kmsy>Bp_y@85#!o1D=30U^~$iH3JNQNx+{8
zrs%f`Cg=y?74R6i3*4Asj9voH0w;h&!0rh~=vH7ounPDK7zX4M3{e5V0&rju=$c@F
zwgC0O9AG9;0!*2pkLCjDKq3$ggaCek$ArnKBVY}f0{Xy2;P-ev^egZVcmX^D?f}<-
z3*&XsGr%$60I&<#0{jE41eT1~LDhg1-~&tm1^R(bplSRhv<{dJ%m9jkd>{u%1LDVP
zqme)`-~+e;4uBP44Cnz9fS+0u(a*qJ;5qOBxD8wdMu8FFD6k*cp)~>B1gr&?1B(C^
zAOW}l9YBCypdDxgYPH6rvw$+72%rF2Knf5Cgad(qH{c4`0TzG}paW<DKgMaHpMclE
zQ{X;u6SxeV2TlQpfxW<XU<0rkSOzQv6o3fe00b}u^Z;!@15gcA0@Hy)fCOX$Nk9w`
z2KWP>fHPnVm;naBB;XG+ZrmSa!Jj`!^q=3zMKJfid2FUVoJ$X9%ftEbaK<~F(++2?
z!+GhCkjG<l%i-+tYsjv#8Q^e^H=M<N81eqP7dbLE*LpqjeQdt;VkGRd5;;3ItC@*t
zf1)CPjm<rtk6iyS2k9D{AxuHmy@#`WV~|H<Gj-uyTsYfS51IBB&X|2m6^zY#y-Ypv
z`XqJk*xb~$)CFVnO9j-+V{=4Xs75bmQP+;m<V>bM8k>#jNOgK{K;1JoXA;heyfP#m
zo7uQ==<L|+M9z@zlkTAvV{-`ehwhHe1N0bjcw{`ZYizb2oR4>QP&ziJZpq;Jv3YTA
zgZlT&2iJ_vUh^G%GByM4>ww4II|GNu=863?Fz$|IVDZ>&u8M)%V>7b62JCO^59}G6
zHw9-#ZSPl)&2ED8m*5Pgw0@f#9{oGV<`Kb}LU1n7>b}@(oW2`lGj{U&?63Ou?H!v}
z^R)N(*xZ<vy(yPzz4yjuu%z^QTypF^J~q$fYLDK<tvzeUW`n@_9@#yTu{j&RyRVMT
zyV%n0Fe>OiFg80PwOjkVefO%dISg=?!ip}**i3_IT{p&N3ry^CJ9D%1_*hOq%-V-}
z`7rYy=GMdPd6*v$GvHy4JIrE-dFn6|9p;+DY;u?{4l}}G&Ns~JhI!jCGaKe!!|ZC9
zKMgaaVGcCRa)x=#FjE=kBExKBm`@BdhG9-H%=(3Sy)bhZ=H|leTbN%9GiYIsEX;z1
zd9E;%73QkKY*d(U3NuP!&M3?Zg?XPavlHfS!t6|#e+e@zVGbqCl7xAXFw+s{GQw;{
zn2!iE4q;9q%o>DwfiUwA=JvttJ(!;dGw@)J9n7MGd2%ol4(7VSY&Mv$1~bxN&Kb-q
zgLz{xGYsZ_!R#)WzXdb2U=9|{vVwV3FjETVLcwe&n9l?=mS9d2%sPU3MKE&+<_5v+
zADG_*Gk9Q*4$Q)Vc{VVU2Ik7ZY#5mD0yA1*&I-&*fq5q|vjpaj!0Zs1{{b^RU=9b&
z(tvpwFw+9&Qow8pm=6In9$-!b%vykX2{7{j<`%&00hk{EGXP*8KkUVa{q(RW9`?1v
z-gMYs4tvC5pEvB)hW*yCXBzfB!`@}se++wwVIMH;<%RvYu%{OG#lqfJ*q;h}OktlW
z?Dd5Gny}{*_D#axN7%mzdk|qCA?yW&{d}+|5BAl;-Z<FbHXHP)!9FwCD+c?$V9yrp
zyMnz_u>T46Fu^_~*h>WafnZM$?8||@HLyPh_PD@471(P6`$b^S2khH`y%(^50`@?_
zJ_gu}0Q(7GPXMgzhqd{zz8==d!#a0Zs}AeUVa+(K`-ZjKu>Km>P{TTCSj!CSkzq|S
ztP6&<y|6wP*4V;2Sy<}|>s4XRDXbfXwV$wl6V_nDI!agz3F{eQO(Lu-gtdXNz7N*u
z!8$uwD+lY{V9gq=JA<`ju>K3yaKSn(SW5-#p<qoDtV@EmMX){y*7(3W9aw7v>t$fg
z3#?m#wI{HC1lEASIu2Ni0qZGXO$4lKfVBy*z5vz;z<YjpR}b&o;hj0W_l9@Z@ctRz
zA;WuMc$W+BW8s}DycdOcoA7=T-Z8>^LU`8)@9W^58@xAzcVF=S3f@7%dn9-l1n+a;
zoeaEJfp;VDegoc7z<UOGR{+oZ;h8-=cZX-^@cbK|VZ(E1c$N&$gW;JjJeP%MtMGgj
zo^ir+N_f@?&kNz1A3V2%XK(QQ44#3(b1Zlk1<#Y<nGihJfoC)Dd<CA7z;h0GRsqi&
z;F$sZ?uXy*@cSEnL&NW2_$>>+N8vXm{4RvwcJTWQeq+J!B>1fZzgOTl2mEe;|NY_r
zclaM1{*Q+Lh2j5M_@5O1uY~^%;r~1M9}WJ`g8!A^{~h?B1^(}V{~h4|5BGey&%?bP
z?&ok1{~J+!hI=*KpW&Vi_hGpAE~Li1f_p67SK(d?_s`fN>La*MvIm>)!~O8s!0bD4
z-+R+vehcnz+Wn>1;XbC<S8)aIS8(PQ+?TF*_l?5+2ktp=pMiS|+)v;h0{0ELSHS%N
z?g?-ofNMWo@8KE`*LAp-!}S}k*>IhPYcpJr;TjCrUAWf5^>r-c53Hkb?S$(kTqEJS
z2-iZm{=qd5u5)m0gX<Yw!{E9F*DAO^!8Hl4LvZbZ>kV9E;JO0W61aZAHDhd@0BZwW
z58xUA-+TD3!}lA$)9^ip?=E~_;X4Z7OZYCr_Yb~v@I8a?7JQ%JI|Sbw_^!bB1HKdR
zJ%G<XeBR+R4xelIEW_s)KC|#Sh0i8@9^o?xpF8-h!RHG;Q}8*0&klTE;4=cB3-~Pj
zLH_^mH}b#VFXVr}pU6+-$Jp;X@*VjGeqX`w3;2CTK7rpy<OBG<N8TZC!S4<78hM4h
z1iu%^bL1KF6nTO?Mjjy#kq5|q<Q{Stxr5wBZXq|38_0F!Dslz6j9fx4Apatx$T{RJ
zavB*yP9Z0d<H%9u2yzHHi0nu9B72Zs$PQ#XvK85kY(h35>yWj`YGf6%5?PKcMV26o
zkOhbaQ6UOMhDZ<*B0zWu2Vo%$gg`I^L57e4q!;N%I*~S{1!+PWka<WAG8d^rDv=pT
z8B&52BZWu-LPm0tY$O9oMUs&OBo>K6B9Krd2=PaJ5KqJ%aX}mrJH#5XKui%ML?6*b
zCL&tMZ|V=~SL!F~JL+rd3+hwqL+U;1f7Bb)tJF)>QR-RhDe7_R5$XZz9_mi&R_Z3|
zI_etgO6pSTV(KteNtIDWR34Q@rBN~J5VeomMQx)tQR}HS)Y;SuY8iDJwUA1o=2A1M
zsnkSjEH#1}LJgq$P(7&5RC}s5)r@LHolMoHYEgd<eI5ER^k(S!(Bq+dL$`;n4P6>K
zKQuCQeCW{7-l3gCTZYyTtsYu2v}9;_NHHWH;ter}@FD6@-%#gJ%TU8m%}~`)`OvhX
zDMO^8tfADQgrTUR(4l}K?;+PAhau}B(;<T)oguBEpM#$V-wnPTd^~t>@aEv<!O_8y
z!DE9526qi^9b7-SYH-=$!a?Prc#t>97(@sA2RjFw2kQst4pt0KA1oXs4Q37|55^9L
z4+ai;4Y~~44O$Eu4eAbR4gMJTH1KBN>A?MgTLYH|&JUa#I6Sa-VB5fkfmH)b2Zjga
z1A+n805;G+&^gdFP&ZIDP&P1ifIN^nkTeiI5IW#D;6C6mU^!qkpffOT;9LLu{uliZ
z`)~JO=|A6pvj0&3?*1+P|MV~KU)Znc7xpvz(f+>v_Wp+cx&1Tyi~A}4nf*!qQT@UF
z-u*89HvOjkdi~@3zxTcGd(rox?`GenzB7GC`}X#2>s!~iqHkfJyid@_=%e;^_ciy`
z_Eq+k^yT+u^(FO1^#%2L^*Qxf_8InR_x<Yq)cdmcVehTpOTDLikM!>8-Q2sTcWJM>
zSKQ0$MSFXCTY77ID|@H)QhGCb<9ow<{d!${ZF^06b$b8weC~PG^RVY;&&8gRo<lu5
zdp7i}>{-|&>*4m`J$*f`J#{^mJ=1!~J?TAhJ)u3`Jx)EAJqA4!dcJkP?S9gIyZci2
z>Fz__JG(b@ujpRTE$L==Bi-HIjoov*%etp@XLToZhj;sSJ9k@k8+4EF{?_%T>rvOu
zu7A5ucJ1%l+O?)@NtdFF*M)cWb~SfZca?Wd>B{O#=nCud>2m6_=+f)@)A_0MMd!WF
zE1hRL4|ne9T-Uj*Q`ITxq;>Xnwscl^mUk9(W_HGPhID#%+IO0CPU`&8@wVe}$IXt>
zj^iDBIyQE!=os!0b<jKdJ6bxbJIXo=Ix;$9JAyjgJ8U`(JH~f>X@A*%ul;iSNc(~I
zt?jGZ7qv^<neBt^ZSA$~<?RLS8SOFcf$eVXR_*%jf7(8_J!`w&cA@Qf+n%-!ZOhtJ
zZM-(Dt*foRt+H)uTUJ|qTX36un{}H(+qkxmtxsETwf@_BtaVrGy4Js1<*n@2q1Lw6
zn%1&bN^5FsWUFthW2;H)#MZAZFI(=mTx>bfvZrN3%hDD_3#VnMrLCo=rL=|IlH3yB
z;@x7`V$`D5@~Qc0^R4Fd&4-(}H?MA9&@5^un!B4Dnk$;8G-otNH~Td^Hk&k0Z2r>p
zyy<q+Xw#9V?M<tj7BmT)@TRV&c}+8#@|#kdBAUFL?3xUk{xrUCeAIZYainoy<Hp8i
zjq*lT<3M9mV^w2OV`gJaqhF(AqjBT-#!vH~%)dVW%>4cHH_cx*UooFGzkhzy{8{r0
z=V#21n(s5;Zoc9CKMn619yDBTIN7kf;h%;@4Wb6Tp|hd3p|l~dA)z6t!KJ~hVPeDQ
z`lt0b>QC42tKU%nSG}~JUf*3mufDvVRG(NMT<=<MRzI=+)4V71uFo5pw|CyUd5h<X
z=Hc@?=GDwAnU^y!cAoz{hk1tc{?xs#yH|Iy?r7b%x|MaRI(A)u-Tb<Wy8OE2x{x~8
zI<vY7bsuXV)n2JRS-Y!tP3>?kw|20$skXAVpf;s8wAQWGymmtE$C^hqS87hw?5J5)
zqpso9^w-R<nOQ@wNvsL1ajG${`BVM2`fl~V)rYD#S1+xWRuk2o)z#I-)tS|i)n3(B
z)sw2f%zZNV>f94^cg|fkS2dS4w|8#++_Jg3b7SZF&b6JZH}~6|=W}k%8JV+t&YC%z
zIh;BDbL!`m&B>h;JI8m9?Hs*1-)29ZeQoy1**j;inysA8oZU0Kc6Q0^tl5#XJ!f0a
zo;dqs)x)ZbRY$5eS1qj)S7BAHRaI35RmoLBRgP7LRX=CFoON^7$gJJ7R?kw+V$SNB
zRXc0itc+O^v)pHy&C;6nw(?Hp`O5v3>nayiax42Q>nlquvn!)2Ju59LCse+#xK}Y+
zaiC&d#excMMSn$oMQKG=MP!9Xg?WWm#oL*8W}ch5cjnrenwhMbJu_=(7SBwd89LKt
zrqRq_GhWQNG2`Tn9Wz$Ukj=nnw9S|`gEAvwhTja^89FmQl|L-MP=2s{efh$2Zh2pM
zU3p1)MtNAdOSw_`&$8!b*UL_nZ7W+=CN4wDn#yLB<(5U4d6t=%X_dVxy<K{`bZ6<x
zQW+@dXf3TQC6&gOdY4+3PAGjl{lDpFrtg~m_jLJmVtVWJ%IT!(vD3Y$TTCB6{Y}a3
zl97^~AVgAHf|fLw%qYn%i7N3ZF)jH$?d7!V(@sp=I_<A%!fAuk>Zg@V%a|5A&1stc
zv~R_ai!T-*EM8ZvDP|RS70)RyC{8H$Ew(D2Q2e&&cF{=Dj-us7;v#C%{G!sL%%ZR&
z=OTlmuTvjQy)gB_)PJU`r_!gkPn|WDJT+#j=Tx()e+pj|UMoCSxT$baA-Axnu)1(c
zVPc_Qp;h68!Z%ZHO*uJb+myei2&VK;shd(XC3#A~6q_m9Q{ENaE*L4;Ua+)4STImf
zS5RD#QV>vJQ=nb&F8_A^sr>EvOY;T!{rR=|Q}dJZ{qn8zC*;4O+@zeKY@sZsa49{M
zxs(D*JjI)0PWeNALB2vhOkPjckQwB5awR#J97%R18<M|~9+E~$dr7NEQW8R%Pbwj$
zk%CCJB<=rW?K|MBD!y*-O(6*h5E4p4O{fWwN(ia56GAGT&|65OrjbVa1q4)36i`7x
ziWEUas)CX`8xTYV5k;g476haSiijwPZ|!h{k^lF-@4er9=jY8nGiT16Ip@ro*?X-u
z(&v|?uaiDX+Lg2_X?{|1Qd&~Kq|l@eNzO_46R#wGk*E_lCBB?EBQYy+cw(<a-$eIB
z+r*y}&Ltd9*pcvB!ZQhl2`LFl3Bd`T2~G*W$A2GxEdIUtb@4C6m&Iqs4~mb7?;P(E
z|5x0PaVO$*+@`pf;!JT<;)cdW#dVEq7H5pR5qm23K<t*-rLj-N=ERPS?H%hI>mF+p
zd#m@^-iLZ`?Y*q`oZfl8NA-^F?ccj)Z`<BK$DE5f6tgX6dCZ)cyqM83u`&KJEn{qB
ze(rU)*P&ipdoAlVyH{?nQN4Qi^6TZ^%evRi=+n_3L~n^+8a*pIJ9>C@bac1qX3>V|
z>rp48IO@%)m!hhoCPyVlMMiawa*29Cm+3g|rS<dzl~OwOqY!FGPIOm&t3FY?)JpY?
zDo|rpyb4e)m94rJc_#9M$SsjeB4<WUjT{=OBE2GAA|FItjyN9ie#E+n1rgIDQX~3A
z^oVF1;Sg~<{Oj-!!?%UM8vayxcKGn{sPHb~O~N0BT?zX<Y;V}QumxcyVX0w#!h*uu
zgxQDv5_&H5VCdVSOG9UdP7NIrszN)5HV*wW<cE+?Lw1L(4w)BH5HdC-F2payJ;W;H
zM$eNyb<d4G7xpacnbEUf&)}XOJso=94*oj$Q1IKqOM_<yPYF&AjtuS;+$i{7kMDXM
z>9MQFYdz-n$n7zrN3R}Tdo=0sSJ364&w};@tqGbRR2VciC@#n^$Sueibglb|?$zDb
zcVEzbdiU|&6T1g?Z`s|Z`%i&i1#;lVz!w8c1JeTg1O^4R4y+e=E8uj%zJN^uivr36
zG6MPr^ayAZU>ESS|7rjI{%`s(_AmF(@bBjz?BB-U&i`k>(|-H?-t=4KSMHbL*VnIy
zUmL%Aez$y2`|k7I<h#(f%s1V)k8hA~D_>jRpM1XZ(LQhZyx>#fGu|iBC%~tLkCo5$
zZYR1`cU#x(`EEts#&wJ9=G(1#x4*mo*!6hVJzdvyeYWeguA{p4>e{udYuEc-e&}+v
z%dRdfy3Fa4-DPMO)umIHhF$J@f8%}Fd#m>n?-|~cya#%Rczbv|c>m&c#%sUVCa*<a
zWnO7sNnU|oExfF}u6I7sd2i>no#%Hh=sdb}Oy{nhT|3|J^h2kkopyCv(P?(4tWHBZ
zMRe-W$*I$wj$d~?*zv87FLkWwn9;Fs$Dod_I$C$U-r+=ty&cwenBSqG!{`n%9lCaK
z?eJ&&@7sUUen<Od?Ps;0(tdFJ(Dt6~9oqlW?o7LV?KZZ1v0X{K@$KT<`L%1_?r+a4
zp2s}j^<3#W*E8F5sAr^SM^7iuJ04$qeBiO!W3fk>N18{HN1%thhtcC|+v9Ebv|ZKq
z>9)CThqYC0JGE`l_O~|Y+Z=53R-46b%G;#1Noo_=#=VWP&5x~*x8B`)RqLl)=d>Qy
zI<j@g)=sVOv^v-7gH~_0TGXnvRcfn*R{pJ;xB9!~<(9`<zSHuxma|)CwM=dq*0Nno
zhnByzINf4ji#J*<Xi?l^Y>U_y-CDS|xbObG`zP+(-Iu!0aG&Vj-#ys9wY#nR4Yw0+
zd);1ld)955+Xy#u>+IIh?YHLVn;&exx%r~zWzAEYCp7nO-n{w4W|x|M+H6;|<;`X_
zo6>Ahvyf(Oo7pwH+4N-7>Za?O&TpFEbY#=$rd~}OHND&9e3L^>-fFVANm-NBCW%e_
zn>26o(Djn*QP*9r%Ux%=PIevW+S9eIYdzPWT)uSK>+-tGvo6zIM!1kmCzl2;cN(8-
ze4z2B#tR#lG)`$8*Vw0Vlg9U*zjyxFd7JZ6XOr^;=YGyX&Mlp-oUb-I-e`BDm5t^!
z%4(F{D6ElZBl|`_H$2r)H(cNFxrPM|M>ULY=+&@M!@CX6H#pc}bAv?<N*j!C5Z}PJ
zLDL2goGv<j;<VjqsgucRf>S@IAg7j2R!&zPk2~&mT<JK+G0QR8G0f4!(a!N^{gd^p
z>#wapul}_9BkEKAPW2nqzvFPu;ef*?hZh~DJB)Ma?a<Z1#o-V8Z|x7;zit1reT99x
zeUg2Ey_@|*yGwRQ?RMHNvzuu*$qtOLU28iVyKD76ueYb(s(N$lW!D>0FT7s6dJgq&
z*?whfwq0jC-!|WNq-~UKXWIt0cWlnt9I)AB^P<gkn{hU=HeeKO{;>Ym`mpue)-PLE
zSf^PhTKii!w|;1K$?B-pPODd~W>`(M>TlJ<s+E<s)ivXB<8I?h;~Zm_G1(Yq^fcNT
zZyHV-sts!m^9<7r!wt&N(colAvo#p346@l658$s;HyeYY^P`-a?Akw8#(MRv4F>DQ
zIA+y49NAVz`^!jJcaVMWe)8AKb{LHH4kPxvrqtxvjl@}2Hnzo5bhl(hm&jimyUTLG
z-qu|zw6}9X%Ercaa!#Qf3zSPOK~t>V{H4b2lJ@8&yCl0EhRCkB?D}U*b@nzNNj)}p
zd6F{PZ@?jBHbNCvHa7Kf%+~0QLpBA*c4%F_1ROWmnQ+)-_YwY9+1*1<rQLY!SJ;K(
zV7c8Y?3Wqr`^ahK#%nP4-DQ7{aRZEljV~&4u-T6N`p!02?A}At@hAMTxoRhwR_zUr
zEv5W5yX7@WE5|(4Xmj0?w03kxvutkIh2b2l_BM`Z<lLX^qH2=%jx*69o12!ZoE(qJ
z(OZ^eLxcT$a`<PvIAr7UQ|%p5*`v#6+t*&c<^nl2haO)b*S?uNsrL4cPf6qQEQOtL
zD~)l$>Cs)al3l6B{zWN;e<4+_<7TtcezjcZE&Q=rZC_n;Uk1lgDYM4@(QVo|B4x07
z-IBC*yd#CzS_<1cW=X@>*+05#C&vr&Ox9bH&W@Yq=!TlBSha70Ms1Lmc;b)!9eDz8
z*!y4~Eg9wDg`y4m8*Iin)ZVYJTzIS{Y2_%d$!45`+>zXV&C^J6cywWVM`t-Y-jZ~3
zJRq%1t*O+iy`>##4!*d?qjqe@aR(cD$@a~p$>|Qek<-wafxpHA=bCPX8VxVWA8f{Y
zDAg$0U@UZ&Jr86#U&h(SB4=rMUrBG1a>dSaktx`1)Zbv7?kqQRU5?7#7)xr>9dM$v
z+>Wu-S#GB{evQj;nz6!J`g4Y)r9DQIvlFiNf~4gJjk9ag*O7LKLV7s9cUR*;t3v!8
zZ1i`<;1D496@<E)$dhS>vzs16NozwB=?^j<)TIA5G&AG4F)9){wkVF*B86*8C1a<#
zob|W0q1kKFj`WOwiuI~3R`$49BSW*Vr1_WU|5I#oZLu|vi;=-?JZd#wwc7blxfg58
z$%k9hHj}~a9qbz))<64Cu|2iLe#XwD#u*K6tK=RUJ6hp6SZ?B*+H!8ldsNQO;I>Fw
zH^i~aKjrMOTXVBfkIS_+xS8Z;M>q}sr<@;l-HpaCaX@}Ho9uBxW5<TBj@AuZHXK^7
zF&?~gJ#?!M21iGQOg!sm2J41lj^U1pt~kMxZ;uw*7#)#^Beq5yspo}at?+r-)$BBo
zuK4IgTRG985h|3O`mQ*w_9Vv!kBfxV$2;p}kRlC`YcE9-T_v}nuaTT;nqb@6DbcmD
z(Zv{5Z%HpFxoRWZ$3?BsY-c2;tvFMXjf4J`ba{4`5qBGa^IYf6G8(MvFYJZ-n;4CW
zu2NZ3Ph8#)x6sUT9vW<g0?ljk@#Ng<)Q5a`UjsQsI6WQJ@X<xl8DztA#jmo)$_Iyi
z>FtlV5bPNZ1I6^l&&Kepao{T1lfpQFzmK<?&%`iD%%h`29v{MvKYm8TU@=mgl_9T*
zSi;X%YHi;{c55#(xaJ~B$iX>c2I42@h#mDPTg-U;BwK72ekd*G(XHe)!S3TN40}dH
zvKYCNwOq9BC6nviSMuYtup@1<GAyjIk1AeR_i*iTo7%^MvNm-K1l64Hze=o>F&c*c
zQ`CP|-J(%Qc%W(6RxP&q?`-Ya|8q&HsCJ9O&i{PI|9#!9P_J|&=^eG3Jf^x^-Sl%9
zIIIi-^4EC3VFQB^8_MEm^!4?_f62K;`RSQ{L-JE|3MS;{XU7%gq!&)k%_%UXhmFb0
z&z+c`n(Z-Ra#m)6hgV5Ru=kjWIYl0Yxw%;d9;x}+9+}x`nHd?G8Do0*26+Vf2Lw;+
zJ_h+dIk`E&yHe98kC~j4o>i2QIVL+bebVHd%>Uoj7L*nk9^FaeqYD`fxPD4TdSOt?
z<ebTcDboUa_@>JZr(|SKNG-}LOerkQ%PjDnB+oIWpfCf@8xnZ^a$a_7;UuJL9<FW8
zgSP&|!)V>c!#d5^y48r**3&)OxA&TBJ>J9G)1$4YwX4Sz>nvaEF&@?(k@U1K_OQmp
zIK;!+N0RNVOCqdCcvyQ&!U_r|W7_1x!I{OG`30GAS*a5T8}edu3*u7K3v=@glP63l
zluSbk8eSL>oKk4$pH>=ZzztwGdT_s#e$hh`Qj!z<#}DlrJ-DX11%;`FMFoa}NxAuj
z9^!=#&zwAQQenX$oD&id8fYk(T$U;K`?&VOhDS~4o0&7Qa8gYr>9{a1iMn#qGv#?1
za?lY{vv8^*IVC18ZU~xGgxb3Yq9O79hkC>W1bE<u`v%m!a{thPP!F&C%&g4Rf=q9Z
z(P*k)ZNKp8;gg20l|IQMKeKpp0XmjPV32=MXz*AMpX~I!qR4c#JhQ|nyC>3xlZvv_
zU?(7dLSAtXpMpG}jDTRt$;wSF^g(xuoRpfM;o&neV|r@-1fM_;p8?%Hd?w`N`V<uA
zPfkaXtjVbblXE5_bAqKO`xIn8>e0x{NG(jQo1T#8lb)MXn2$FQnLA;EAw9PsWkSvC
zsCk4v0s<|!Uh_KYJluf55X*zKyuG|$HE(uEYFd^&wZZb#@LchjYo2lbe>~%wTQcMg
znLarq1E*x=qR};f<Tb{GjftOJm{6291`pGxAa_C`?l&_freAVma!L>1-pK=VGN+HJ
zNsd8c%)tEIDY(mmG4U}mHP`!B|9@1u)ceH!)pU_Z?=}Rlw$A;@oj+>+;LOx4L*b)V
z4lK+!<PAptqZ%`Ei{x(QyRqEgqwmd7lv6NyVoqj;M><|t&B-yjnG**0%gvZPVRB|Z
zdgVVy|GDwUXGu#R_qYGZt$7vyd=5inVq%k%EuX-@3fDf{=$c!wd@6D$(wN6>dE$`-
z`Uiy=YMPxFBR7h+)Lc+*vgSj{PtBNIB4bOP@1@Rzt2w{sp8nOAf7+WkDmJBGVluwv
zm;^(eCun(Nb!z<|257(kYMgs~o&M4N6Z^+m`e^NV^Uo*}Jve@7zu5jmQep=W9x%A(
zX-f}yeEN{s<RK|>(TRPB4vu}Y*GS)gT(EC!|9Ff_kE*GC;=O8~xB;Cp%)?6tj3G4>
z2IdzJoahm2nKV4mZPPOg3Uc!cy#Jra6PW>>@cSDZJh+O6P7Mrhl4;pwR*Y`w{FKdX
z>p4~njD~1&h*D*W!c>S|+n7fqQNNysdJXLQIat-Vcd=<=Y-((7?Phd0wlKCdwlcP{
zlDOqRwz_#XhF|`!Tfkc8o;sVgW&W<svVP=&)FzR#F*JRgk{z3x`zU;z_s`5PS=NSn
z|GG~&+y)8YYc>y=>f!I!*{ltS6Y8Ylmm9j)rqNU*(seg$gZ&fb?SaBrHZ;YE<8?P{
zgToW$9SnnN3q(nIhuTz)wKmj$qI`WrW^IWXQXUR<oz2?d_(XX}Ls9K<G{uPHbvJAD
zihtj)lVNsk0nG5mnqE_zA<y&Q{RUBoVR7wYXDN>erp{(<Kqypavo@emoz2?NxK2vy
zM?g_$vwq@jTN|3!IV$DdYuf)$t&iVsO*!j--nJ#(;)(NH8{R;U^g{UtT+pB1t5c$;
z-v4SS=}>6skWqI|cr-Nrdxn&;;E54brj94FYUY_bgXEKGIi=3w|Dw{GYyU?p|BI=|
z5P^HE-_2l<@5QQ#!B8R=ub@IK`o|2htqnDOzzUD*8A+qdJSP^9{zb8PrSjESc|ICb
ztU4iNlr*e-n_}I?b}#^sgvB3RvL-*kV&xl=axoS=&|-&LY?{SRw%8ntEw|WN7W=Hl
zF0t4Z7Ax;m>fd3pW{dsAVn4Uo(-!-U#a_19dlvi9Vr|etq`vwV>uj;jEVh-!wzpV6
ziydgODHfY!v6U8E6M>-K<(BlD7W=-%erB;3ELN~cX~zSLZHI4E(mgFU&SHmJtRPu(
zyue~-S?ofK70^$PAG6r=7JI{D?^|qrL;zCG-C}!KY%h!LFBYNxV2d3lww=K+*<y3V
z;`~xey2_G%){<Ugu`4Y3Z&=cAS<<^L>1s>*uqA!el0Icge{D%$v7~Q^MZ0`37R&WR
z#iCyiv82a~MZYe$q@Nax@8ESydaGD`Cm&nVUx~%{@QWq=P%OR&cU(j2?<5xAPqZc7
zUo1Y3QI_;Li$%ApX%|kfu`)MHJ7v5P>tV4SELP?q$@jBZL9-<tX|a7Rw&puR{%}ir
zw8c)b*qZMM$7N2C^9AJ<JJVw4SZvLAj(iyt<@idAecfU=S?m^zeaB*D?3D8REcT$q
z9<|ux7JJHK&spqsi@jyBcP;i$i?x>ij(Y7Zwz0)Fwb%|8>t(V278_)-y)8DuVr#xj
z)HlSE&al`?7Mo|Wg%(?Gu_lWZFjm^L*kYH7MZbDoEc#Q;cZ_~iLz|%g2*xbs1#T64
z&{AF)04e{aSd{--EXoVGE9Guk>|L?wcMrwN_$%Kf`dLG<=wD66qI?bW0_!1Zl=l*g
z^8R8`K13|a*OTY!@lSt4vgZ8S{-`Y1MN<q`UV!i{#|^#(rP+n4X|RR)kL;w{Jw&R7
z244vx4Zdjw03HzZ`bwtne@;!l`MFZix6Zs)Gl|vaKQTqhocG@xlG*XUIaD)|)*h>K
zrT;F!ZdG-P|8FjCX*2FKBQvdNBI2G2xp)LM`>APZi0U6bg-1DAx#@M2sR;ciW?G)p
zqZ0p_lO?E-rA9nxgKv6nc6KI0z?!G~=&T7qp->3HgKugfBK@?YLR9;Iyotwz*ZtTN
z4tnBDbeWpX6Mv-~hSZwv$#QZ`w$AvWEB}w>{88q~>%N4%+D-bRY~nkJR~&_(Y(Kaf
z4GFMq@sl$0lj}*I)K}ZykFam>kUx*M+WN*L`LA*wmJAr#YRieQ@vm~8bq?0qedWn=
z9gz`*pJl79PkfPo)t8Bk8J0pYwdKS|`B%A1$dDVfY_;XSL;7FkenLj=&11K=ocJ>T
zDkp=iGk%t>wwxOZNx9nXBSdNwFqYJAwa1!Zr|$dchKwk53V9zGYHF@4&6P2^_8h6h
z*Vbt0S0|%(H~5Ki<@Jn)_&WDdTP_egb+4P%+-R7Aa&lb^X^*cP`$T;Q?2QHw9IxGK
z>x+J(z8mhwn#UsbNfaW_Mebw76ZL(M`szHs$M-noiTWPYsZadk+WMwEQQvLU_agFY
zx7ytaPt@ns;!!jy?ZcGuxV~abeeylYHVaPbjoO!rwA3fRnNO6<X=F6yBENR4Er;;`
z@jc10Z&6OZ!P>31>Uk(v_kA=$`{cPu`(#Y1y<hQd(LM5N&v$Y*8pMC8-Q>Em$vdna
zTO{29^=+;_h;;3)*gD<AkbwG*Bf|sv;wQ;<r5)0?y7jqX+&F@~+O4)ezn+0X9(A^W
zppYJ+K><Ml{vICq58I=^0sj8M!NDFL0o_AFd%}8njIVEs?Hl)qG<a02(ctyCoszRh
zCS<@TkH$(bgQua5A@7}8+nnNd{$?;Wjx*nL^O*6IvA#`ebgK1?UNbr!Z*c}kavLAV
z-;`FLyYx47bV-^!{=j%+rxtM@afbGWSN{I};on|yR@?H-V9Gl-s5yG;%8ahIpF1M$
zSd+eTWx&sW_xRz8J#y@8axPqvhWzig8-JUqKYp$cO%(dTMEn0R(OY*-bnmu_-neO^
zJy%WC^#>CfE|{q2DHDDEnTd`bHc=Ng(Y1F>)Zi@>EnH)wl2=T0V4jJxt4vfr%|tiS
zO~gY@bSKV4&-FCX)16K9Lo*Ytvo+D-U#qC^cU2U0tcpzUSCP+#DvDfKMcd1(=$Xta
z+TXv5#`VOnZ517;hrFLEX~&65ih8e-{8v`eoLQ9=IiZq9CRWnvu9Z~XppvX_RnXg?
zRgigW1qHlNLH0Qn)Vps5UGlD=tMw`<`C>VFa5*I}E2nFP<#eTgIVE_NQ$u4pg`Fv*
zBiqVo|I=mEYFrte?_NeW4rR3Pd?`J(y_CM5T}sP_mlAuIQquhr3O`yxi&vD;;H(mw
z9$rE=^-JjYQ`2eC`sw7FKb<1fbUNxVoeq9kOdVDg(~U{R)H1M`cK%sJI}a35t9eEA
z)4(F?+`NcB{<@G(t|_F%35C?TOCja_R6uRF6;Nn?0qO1q^wynxvUw+;4j1Oro$mSc
z-0f+!VB0jhpFNGf>@tm-U&*5nU(ciO#^%vPw>%p4MK0}`pG!~m&ZYMs<j~k%Ig~v$
zhpv0((8*KT<nw$s-Hy(t4tKNY(55W<a!eKtY?MXe`=`>&`BQ0Jd)O0GDB`IpG&pby
zo%(h%9bGV)0wX4q-PK9d_vJ}s9X*M>Z%m~9uS}#*q9#)8wF%_Ecmgd5pFra-X42|;
znKUFIlgdwJP?O3G@@$tuYd%b;m#3uDg9hnzYFiq0N=~C|cT%a{E2(rmIF)XHHJ+X=
z9#5|{9Z&ANQpja+3eCJVjwU`gjy~`jM@tTlrSDS4(%L`A(D|3f&;s8vwCC_>8Z~}2
z72O*}4lj<PW}QdT3iC)>kvx)`T^&J=RU@d>Wdx;f7*2;nhtnHJhmlpvFgo+|Q0g{o
zDBX7%O7UxlP^0ccXy}1tavPLPBfl9;ZrOur$e)AA`RPHF<T{9~R}G}_E(7V#t^w4Q
z2G9>5^`};Y`_sv@{m41JA04^Ym+bTV(&2l3$idWyj@tAg*Lg|wb;Bg`UYtmOHcO=b
z%Mz$_>jav;DxM~K#?!Ia<7jXDIPzH+OPxBz()zW%X>+^Y6tX6U`nHXsA6N7u#}>V4
z_bbtK!zG$FEr_C@9inL8Y@(KbEBd=cQO@m1nm9F*Zd{C@2csis>4|XKpA=3-`@?8=
z&oG*^C6vBv7fMH#giwrA2qn$vN#Fb$Og0mPY0sG+biYpz`pg_e5TTOy>h84FxjP-6
z5lGX14xlY50aS6!pDslB(}_3zXtbLjmCW%a@7q3<JI;p^Kj}vA_2@>tx+{%#>`DuY
zy3p`%ylGE@H*MSQMNuuhXwt0C)a6<ynmwo!P2bazY}$6DZgV=&&1>zc&%pK+^G-WD
z<=&3!Re91E-+54YtOrGJY)hBwx1~<mZK&R7t!cJ@YkGZQD@wWDlJ*X6Nqcs*prI};
z=%s1yRB+sle)EOc@%iR-;aW3_PiRI%);A>^tEMz!ToW4jzAN2q>Pr68T*&=sV|t@g
zWBPiAGwnIsh{A&!QRedvDdchk+Nm1QsaKq6{Y^(|73WBiuhl1qI}T(@a-cP<?J4)J
z9sStHjvB71N8kTuOKC~Av~Z;jW#6`@d$HCO_^K7Px?!Yulo9{>mw|pg^tVcy{7~6A
z{iWKyeP68~@TXev^F8(Ti@&SI{&&^(&+e#@oL`l<(`_|p)6c4J+$}ZZ`=69&)eYtE
zeqFu2^Qv0W??-k2@?~|zbV)UI`#~Mt`n|dt_nmtF{5R_Lf(y#m;k*i1c}{H!Jge4z
zcv`uRI;H-)aZ+WNzElZ~PpCIv|6I-Meq3Gq;F$U(`BT;H;t}PX|B0Gz_*kVaIIO;C
z`Jwt~<3ZKC#|J85|9*9{?>=??lveZ8%<A16dsR;H`)bGEd(`Y_cB{+I@2ans?ouN>
zcB-jwY*)^{+f?GNw^h@yEowS%R=K_3R1ZJes5<t0LtQ$)UeS<ss{5(e)q#;~)Xj6N
z)Sj^`mB%+LROj)_)v<41Rn1bDD#LfLsOQJOtoWP7>ZNgul=Jx)Rp96s)PvK{tDIra
zsd*>nseuEZRr`-Vt-eW^tKK{~TeXXNN+s=`soDk4P{UFy)sdlPYD405^<zY#ddY8^
z+U%L5{9LE1b~cmL+&dX+%nzw*<B4%<%7M{p-L?^G#LA)S+4+N2NXY;-F{7_?8<?p2
zg~utoPBALcIZ8GCGeTuu3{?Y<2CIX+x~q>@_^Z^}KI-|YUDTk#oz<3*4r+ZHPZeU*
zMoqoiLPZ{Hu6FEbqK>}OSj{hMsD2&msBEL{)q(c5%D0}CT6Fxc$ZjwF9_c&$m&j%A
z*CUJ1{SbL@#f8Xc$DWS-sPz|-bI%`%{BXsg$md6M<azh^BKMx!5!v<Sw<7%qZ;1S?
z;p)ixM_!G*GIw$0lwQwAzVz4J$gDjxBClR5j7%FfDYEae(UDuD2ShI1)hqHrr{KuD
zOT8nXsoy$sPq}mCi#MzzyS;xiV#BhN5zEV}BU+7G8xayZFXC^%v<R!8{3865?}zU{
z@=Ey0MjwY63^PdlgZuCS&NNDVU;F{&zyBrdxg*W?ZioG_QR3b?u$z+0_lmE8bN4oc
z-T2eiy$9hpJk#joy?L<X1HRuYegx{@yZJBp0b%v4Lt#f8X;!V_TlkM@UoAcc+ED%G
zefSZT5!H=hUu>9Io%5%O`mP#UE&d1ES?vh>=DwWjq<bdnGpM|J#_uM&{qs}R;+x=J
zs*n9<qOzGUR$snjqIW-jrTWgV@Hra4RxN%D?zj5aUrZGD`ljlOKbvUswXM~k+%nPJ
zz;~;~r@=F+F8c}hbKpRA%ncK5tN(Ge)pZkX9sF6f_&a!R)#*Q)=%w$^Roh;{b-H|C
z{n{nmNB)o1;tS!~R&V_tK9cdbYVYq%^nT*~>Q}!p(R&{m%;G2E`J2alZK5=1JM-4F
zCh`laZ@zchM0bZbFpCd`cVx~wX`-T4uI42tP~Qj5%<p}Ue+}@myIK4zyhrnePfg_G
z>tX)>h>4C2YH$AfV-sZ*bux?Zg?DY<amYlos=JwA_`pPV-};$T_nT;rb$7G)W#|v)
ztJNmTN(wcvd>`*KJHni}2maeaGK<fKK4YG>6aLt#SaYN8crW)8%!}VPQ9+x&X7T6H
zugsO3O!R%mVDrTdCTjT1P&2JFQNZRAX7TmV_snNknkeO$ab~v_c)m^2%>7<9(UhK<
zX7K~jKh3W$HqoHUspjqYR}Mo~=a}{LCTjY@G_&}K=)>l{Pn&3`eTjMVY!elBEjKTm
z2|u%cm0A2p^mB7mxrub*EVF%yiRzzw%6z!c1b=IeS$s=;3+7HaCi-H*Gv>onaNJ{_
zIc1`WBDT*ri{FXw#hg1H_jzK0`RW)G?aFx3JaVLoj{mmMEIui|DRaxgCi<iK%jWF<
zCbHf1iuv6n)DyPUEdDCKJF|BT^2aPU4<VGhvBF#wj`J#4n#GsJw`pG19sOq28uM#@
z@NfOsnwNAnQR@D6X7O|J{hG7eqknw=hB>h<`bWVgbE}pnDz@2d79SYjxOuG$zPFBV
zn@2P>(TsPunyu@b$TNPsS^Q&+1Lg=L{PIb=%pX6fqO<qjG55PyMJdnjHjD3!vBKQ*
zRuv6-^L_Jc*Q)4)uxj%km#V1S5wltRYK$l5m%px}%h&grzdTh%p%n+r4kxPUDW`*G
z@wqYPn1_B`MOHqC&DjU5DA@dwxtyygt=}hR@y9VPnM>cPqP5wdnkR3oqTPQTGY{Nc
zMF*chZWdo1W0%>mriu=2Ibr^Ic@@1EdD8sMD^;}q)340p$76gmU!7k?89$vd&!1aG
zJuA<d+t0-H8k{$akB>3X+@rXPD!YAa-j-KIzSZBEJ*QUDSA8y;#s9}RX}*+FMNU&M
zn?pub(Xv0Um}d>CqPFv{nk6>CSZe+~p^6%8x?ye~gYqFa&2f=cbn5Uev&0P;Z_U{O
zRa9~LwmH9R740j!W6thaMfYv)nkA;dm~4)7$Mb9dhq;4m6&39G)BL+r6+IpOz%20w
z#%=Q~LlwQ0^0ztU&q|7&ZqS#0MVz6GT4E85?b`E7B`yEdN^k$RlB`~~*1=~hDRYdC
zmN*6DzwYp9CAGY6tDpO@l5%#`)7Kg2m)dEGVK7JNc{?g8!QMe1-CRj?KXcI5>nn+0
zsjnrz!91deEU6^Vj!rt~#Y#%L;iRjct)%Ro4Yb5Qm}~T`@=974-AES}R?=>JXFV>v
zk`8|6tR*hOe574dD(To*7ky!PC4JJtRj(dcN&Bz6YKfUJXKA}$m9(<7seUW0lAelc
zrsKO;Qo3DpE%6lQH9fvVB{hE8O`mU7N#Blk*Mpi?(#Cczw8UDN`*f>%mDG7#OI`4=
zf-V%d();dK(1OU;TH-Lwk2>N?1)cw-jn4X}g31@R)r(G5kn0E!EioGAP`&SP1^Hj{
z)E{#Ny}P-c{%Cgv^~i6pC4R#^t2ez-K^}j1(DPPR&~t}6>a-;lbbEd$EwLTuV*T6P
z3VPGcOK+>Hpa&PcbZT)0C9L<>68B-g)*CV_=x9J!9X7UtZ0>c{2ZvNpu<oWMCd8bs
z_r_GvoFrfE6<$HFJNxPRffe-LSAJUJMa=s;$g_gJNDI(qZWZ*USD@bAsDeJb8K@<e
zgm0i-9+uONvLGGsTRAO_>Y?Lrlv7E)U@dVb{0BYsY&o@C)KmBSyqs<f57FTtmD9G?
zp;}^4_!#=ZJLTlLDNKL*Rylo^6RuxgTTaD65nAF?_#xVEVL5H#NWJ6fa#C}YPOd7a
z!%3tic7?B^OQx37!IM$?L25bmTpq29N0igr@x8RfweV+j|JZWMxE`Z7hnLfP+j{GV
z0mv_o)e`f<=h4r!DW~~{c&(e1(}6?r`g;9x`ej~%mUtL`k@ot%j6#|w>7GB8(SWl_
zI`U!}rL5|sC02&-q<ubv_3o#e9V(;oH~Z<|-Y=tpJNs*iqv2oaB^%1fJ#wHPxuT4I
zF%Hr$ix6LbI7my34IfNTs4Szzfyvscpp1-7hv=6kmC^PyL$t)-@YD42<TARKHcUGw
zmeC8HhwBPeMy+oQ*Akn<m(#)CWz?={q@LZTjFyCs(jU8)k?q4#TH<#2dph`GDSbG1
zj2`!EDYfV`R#*I3N|}wuX^H9K6Y3RTl+yQ0QuJ$wOUZT2c>Qv9DMfgsYKiyZH|j|n
zN~v&TnvPix3?M6AH^INu`>cP47Aye1rCwHAN@aU8b^n}F!jfnGM_MT*L`~F!6Ttt}
zfqhHq*Ta+azNk`qfBt0MyGJRN4w#|^Lx7K}{o4Rn_-d+N>QYLkWm)=eJ+yONwibK=
zeyo1^Rta^#l%v18SVB8C=IVy0OUNrLPYd<{UssRc2h8F2G+n-{ga*Bvub<mkLTgG3
zwBQo(hxNi2OQ@5fNY9;JLZdz?($h*xXwKYXEtmy-X5D3c32CPieJ{C$j(%36tK&=P
z_@YuRcn17x?d?}W)o$hb^L8b)?p(RfZB|0FR#s@iI^cWj7yg<~9v!N*^DoosyUSJj
znIERp(oH5UI0*c6J?6-CDqJ!{@7B|4-@O^yVaIf`A2m}8MgkvRzqoWdJ=1EIJ~SW4
zD`)9ns;1MO3$wJ~C-C!i*UahEcg<5eY{YcR!#|}F)n_`rkUm=rwt`qd`vy!W?l?y`
z?=YQ?&7Gs~Hk(douFTPbyC7cBuRbWIZ#K=<qi+?{+4@iGrr#IS@u^R1!DJ9q=&6T`
zX^YP@+V1^gTD;&Hz3i=GD!lcK7Q6;=hhDd^m^y8LR=1p8Ousjtr=KY<rVsMxX~A+3
zo9MXF#ndNgzFyL=nCxDjuP;zBnSYzF1?NHhq6c;;rWU)O(`C(yX<zf_^$Po9N-cR_
z3kHN3M<2LRM2kWf=npRxQM+Xe^nv3=wB^qQTJRynL3+imBHFR{1zo<Oh`P0UQ4d^N
zL~ANu)Pfx$R?-*Bi>Nemp<a?*MCV^ysN++LDB|HlEw~cmDgA7(BD$g%>DEC-)T8ZU
zy`f_fRhkxS!JH6t>DTOw=svxq9sew(fYmSQ-0OvuW_Vc(9)-9}w>VZvJNLb;)3}hn
z@OVY9-d0FAX1t;Wt3vFi4T}q@Ve}H+ZgwFxU$aDq6%~@Zaj6y@3-O&EFuaf&>|d(;
zBoxv^k5{z{Eu^b6Ue$teAqLcTEemN&)G~eEv5@AjUZ&rCP(ULM%eCNNh!eHfg#x<C
z%k`OK1+=y83O$nxXo_it7HkZ$q~5i<fId^NX<Ar7B`aUk`)3wV%ZION!OakF>Wygy
zG{C%4H%u;|Z(6O=Q)6&`#VReB+RbyTv|Wb+$_`(x<C_%FrDdyil}!N+|8un#ybW=y
zKK?^KdA+wrU;i?no_2d(KRB3A-%fvB3l@ji7V~vJnS$5qdoShFp_kX{A7<y1?Qd(f
z;B<(8_3Dg#%HO$8=MBlHRW9pw&)z6EZM_x@4>7Xd*ghX|&IUc$HJ@Bw*r4xN<x|_6
z8?@kih@*9j?_uA1L$CUL8nt!Ys9WxzMlMq}YQg>xYwO=vO`}VlH|gOoOrwKyH|e*l
zrqOGcHfg~H5szycJB`BEzNyRlP9vk$X8l(9G~)4_wP1#b+4ZmP)5yEcTiV_MIAX<H
zy2-sfDmnL-7CaGgy>9$f9=)}6i#8t0qln+P=&L({GY)-Q3)YC(UoT&nM~7Ut>IpOQ
zC~VqR?UkEH8$a8s1&0JapcnSdqiN4=(>=rUfRAm{UwY?Jo5bx}FiKzu`gXlM+Ge{$
z7yOn>x6*g$>lbsW^MM^&@Jrwfn)l_>tg4;5<<?wU|MgCt^I9(L58I^$+XNP&@0I4#
zrMtVd|D;^HG2|URZW!#2ceLQ1z$^61z+5_=^RC|JkxL&OeOJHVFqhuwvRex#3QR+9
zyOu+vFYneXPv=mV-h1?{4|C|3HG8z+rNBM3-|IP)HTFGy?}Z#{v-dr{yE2D9aeH42
zmI`b{w-}j2j$gj7bzBau4%n+l2IY|73wyQTtiVrnL8BZBPO8?oA7s<kH>&ldYuV&!
zYu19n0%OskhqBSX&3f^UY)Wda^$)AEX=Rz#g3khn(OG5L<llq!nu*zzyNLC%A=$M4
z7Hh$7fz@ayzij$z(>~q0RW`M;+pjx1WK++K{aSEc;5oX*#Vks0b3of2&!VB_2lTb-
zEE;tBfELUbn2&ztl`INa^no7tR2DV8^?`1amqoYx9Mpmb0~gZxe-Y3twuf|w;4B)G
zc1Ux(ENaPzv|z=+j`W%PQ)yPohkC@1Q_1_}hx*u;Q|Xg{!&-1;;7fY-mZ|jXwZr=U
zt5c~W{v+LY?o|3~?MGTLW?)eI<hZGHb<D@wsn1kOe(z%)+H)$s)ASQ9_%m=SUD{|W
zr62o5KX-o$z1`)Ae)-B2`eiOGuxVgf`Z=CL<LRg_-#mrpFF&fsFPTDHe?O`Pw+7y&
z8|6-+3tK<cXGTq-YmUeCvbZU9bK)^Am^LsmZES<%Z9mg*IG}v_XFBG$$@KQA&$Qs(
zz|C~p(aALKh2#2%-IJ-y_2YW%+R1b??sF|zIIuO{y$r`6ey$g0P9}#@U+BvNC)1X9
zzR-e`1Ao(nohQ?|tP}cem&r8oqZ9g@zb4VO_Frnj(1FqEPG3%<Q)j=_5j=^agHP(j
zHz(1$g(tP(>%j4J{ESI7AmJ+=I&~7gy7nvGe%K^B`|v9**gLR3eYWc);HRhb#%7af
zs`F``ZJb2&r=He=%L5P8=f9drJ3P<mr}s~!_bSe4@3$t>?o(&9VD`Wa^`My(Y5DVK
z_35b-X~vId_0VAxX>80nEqFd~MIGFABK>vmoPM<_aQ@`4^{;<Vpo+J@)`Il|d(_W=
zIe|{6pVvqA1S-|%we_Y6<l=ro3l9K%QV*@1KwXYq(9<SPpiN%i=-GoNP}`@z(ZUe`
z!_+TyoItmGeyg8pG=T;z`c_Z>Ba_zN_*M&l0Gv~Yf0{}DYrfOYyEAFZ{qOYGt21f&
z(C@Wy3&2A4sKQLT=x|Xxj?1J!(=X~>@tI_=FKXc(fS2m)Ei$Qo{tvp;CX*f>`9VMY
zDTA(dyrhMb0H&&M?#rNcXD;cHZ)Q+Y_se?k;tYy-{<0Rn0=TQroRC4=qps+;24v9K
zWmoj|kPI^3xuS*305+@pJ7$pY8$arTJL$CBa8)ljpH4kTUDd*K0Ke6nx29982G{gk
zOVerQgll^J%yc@>*R*gTz<70eaypgeU)Q4|(rNFJ>)NklI{n(=h8BJVI56U=G>SiU
zLzjP(M(O@PX`heMsQB5Rv~VZDign4WX*4tZrgol{Mx`&^)T^hY(Zru_YT;FYC+l_L
zY2>x)mTu7@jqd+`OV4#mqeBCK*21{}bJnrvQz^pg7rpdQDqS1(i~ep)DlORgixxfx
zxU?Q!l}dXvZtHmyQYprKTW{~5N(Y+$s)efocC9b9Nu_lk{)%xtmF(Ky(RXi-r_||p
zwD35<xAi4Gp6+%2O@FpwJoT9Io8GoyJWV?Nn--1-7`PraZanRL=C1aP8&5~Ry{o_V
z8BeD}e%HeP04LYI|4N}#KmM+-{*Xc+McvbLkEYPJrT4UOL%`DY`sFE<mhgw}{8S40
zto}o<nUX>`fB!=ZZv?zumxrcM@*98Za~>)5`@=tVcl#7tH0-_>P6?R2{^+Z5^rr0t
zZL7yo=dllT*!pp_eAfdld=qecJ-=WaWv2h7H;fubd*A;{zZX4@>|7pd;i7=;>qCvk
z(Np^#YJGPs?P&hD-g<s4=9|B@@KnJ6b@Ar0G^?S3`z;zv^}-C?vUDuX$uzKVSl|eF
zW!zXQtTu46&sh55ih=)j9ZLgTjV$~Ycm!78jiKgKjQsiGF;wufkw?EhhCbP6WZ}NR
zHSn<VF*Lck6(3F=L)&{<v0uU%x|40i!i#~A;LA<M(A0xg9CUv)t-58!W#5gaV=b&%
zI5Th-{L_}v)OwmVw|HqZMXs=BRW_Q2AGT)U)4*$RPTXj!YHh=%-A2>12{v5rGMZi}
zuwmiaz<uz<3!~`yk8OD1!BI5(jtvLAIf{zf+OqI);79mO(I`qPvgOsIM^U%cwww|@
z3b>jr3r7bIg%3K7qIW#%@s!&mX;z<lY<GGj^(n5$!ry^sVehpg>C+?ic*`>*Y3^O5
zb4F5_ryUEo2QG%~Lr2o0VmqGFW+Vl#vExJ5BkAN3I~Lv#d<~C3HiE1@?Rm}45wxg}
zJ)d1Vf?5^Zvv7jobhvx^2=X{$&&dfRX!&pUJjG`OIeR#;@P*)gc*gI;>1v?^o4y`S
z{Z~0~(f;A|_Qwt^Tq3w3PMANO#<i)>o$`j$mW29zf5>pUmtUWSX9R!5&$Ss&m51wd
zg7t9P{R@s?8Adl+I<jz(;FvgR`!I^jbL2}e52LBe9J!=y7|lQE$ih#8hvL~W!{~iC
zCw|y@7=7H!iSwL>(TOZ47VZ*U6^EUK-RH!M-y2HDuQ~C>*M`!eCJk74P4HQqHDM^d
zHmL!xOBzZu7d7B7eTPy?bpsa86Py>f_<aaDIXC2hb3^ECXhV+TA@q8BLl!<1ycowm
zJ%rltZph(NhtRoi8*-NcLuf($Ml4(@xHJB#*%11EY$N{Q&t#hYbR&N8LNa-7Z^Xi*
zf?s2o4at;f<IIPjO{SAR&Rm$COrwW8vv927;P{=OWE%daGbg$w)2An#`Q-h<6#17k
z3;zn9j!zyKOilwEbK-`<G_|xb?|ODH9eTYn3pWccj|&D4ris5b<`26MrfqFpxN-Br
z^lQ8e3vUa)k6$=Hh$by_;RE{y(XtO*_@}jl=<p2}7ETwOAa|KEh#HYANA?>;T_(A5
zy#FAITIkBc_kuU%-ggJm=!>r0^UOd>acaVz)dOi<k0vZ!Ft|lNKXV}UdAbR2%@|0b
z+nR7`{6O+N(}aa52LH%+od(jkU7GU7TLWl!a#J4s#Q=JyqA3f9433hYUowE)k2U4C
zWdrEU-KM;0%m7;4wiye*3?7r$dk&zxdCj=F%>Y{UYBQdBxj#i8XvV@lgX?6qxjz-V
zHs=?g?@x9S&G~F@e_EW;oQ0PLAIigm`qR>Pn)9>G`jg9r=DhP>KYF^J8w+O*&Xj+y
z?nh&XyRp@(ezecz#tmlnqt+YUSom!4s$4&|A052s#(#C{M~yt)`A7SHG&Iqjh3f|Q
z${UXMrB7dV=hC<PlHq_m$G+H?e6P8)@ZjKQ`CxKinjY4IOM3LB#c3_Lee=Gwab61+
zjvO2=r=RUZ2hO(OdwcuPhgL0l_G^9UgDx#u_;c{QJZF3#+EUh%|BUWKufE=rC${fH
zrcYY3aO>cLxy$7w3Te@bO#sE5dbQ$DHzv{9$*ov;cksnLXlfFrzt@VN?wdqyziY+s
z`Xtdw`_?R+JUC^(e=CuEN3>>_&lBl$Q)_OwBaw37XwAacgLh`{!bDnfw>5hXO{8{h
z+Hm9GM0z8(4GWhKZko^jo<OT!YQsBECy+~Z8=muC0##jX!@~1}zh>w11d0u8%b$!!
zxsh$TA|io)oza#>0|1VjKlv-3p8c#XXI_Y>BX`^KA3C1uweeul2Y?4>`x)^xCCdZP
zA)Xd5_TWFG;_2P@Jy^5@;L7=^F`lm4dvcfW<LD1RPo8lgj;x1!vgiuHr*qS%;>c#b
zCl5)Fqx(lZd45bB-MH<^qB#KP&KIqrKZt6_)<4A3s}tLCtAnvLZ9zL0Jpy=n?m0V_
z8h+i5Lo;IOgjIX)-aD2SdADcLDuBD^#x}9^S8;p(?P71*^jdrV{Da;!;9z?e9Rv7%
z&VQ;mJ>9qi_e}3iEkZi*Z@qfchH)KOG!D=J@F=U^^w#DMZ1_HgI)2fCSMQIZrT03p
z=pUdH;E!g+(A3zDJZO9j9husZzn~cEu&5)8HUe4#)(?Bp!3!PP`$8|OZ`+BVGxwsT
zuANwP6VMxQL<O`H(>w9AqkGZC*E;dBFqAvkiA7TZO#=7&Bbs8IJ9FOYXc`vWnV0U4
zrnE7gS@agrE%5Oo*o~d}yCKn(daN^F>mE%*?sR6+VnEx#SAL12PElTb_IMQ8PVnMG
zTcha0d@mNA2J{a+H#>?dPI>W|zEKqYmlt>G8byZo-YgmpXe4;+k3^Gmym{hbqNXo-
zbMp;E@4e^EqVIr?g45E8ZrOC<2hl_`x^&?eJc#NK?82h`fYyRnomb?z9O-IBv-Wl2
zh07G(zSM<97Xm#7PZ+L9`*-C-JruPZ)|Fc~QIuESl|?fG%?9s29!d5ecI7|bj-;gP
zT{-CaNSfo^jYUraT?a2tjHD~0y78XQk<@5LH~z{tlKj?pW6_#G`@#43N6^??-Pn3{
z1o%H6wyuhx+)y7D9SZazd^0qHCO+lEXPQUQ$c;W+{aZNo{?vy>qXG>HXKxQDyXL+e
z{z5oi2=`@Ub~wE~-j_wc0-Xt$dWBQ?o4)K_FPwfq=F2B8hS8Q^eK8M*i57*OSA~&v
zq#v)V2&46>ejG3=jA*VOi|z$_74FeAjK+WF$8X&ZrOUtiaqHuul<DTrqKSc~g|EyD
zrGcsb+-p)O?VaP#FUN*b+c*7L^fJ)BaA!j(ow)7Kndk9;r)wU-E8Y*Gso?=ES{i6$
z_)cL6U41Hmn+*=ZxEa9yej(K7XaI}O2KpHuc(o@jY!b*rKkP|wh6Hl*+MZNBCXhvg
z1C0%bjqOQC*9CI>u%7hsM}ch9yeI9u5y+y?fewdv9uKCaLEYK3C78-abm!Q4!8Ej@
zJBxM)S{>dS6HIqM=+0Rl!Bl;vJ2(BS2bDVpvFLiB=i%gcd(fr9L40LV4|<_Eh>LQ2
zQ1@j)Y|;F1xmOR${4R)pwdq0lG4=_0EP5c6VU#7D!#I~v2cs@Roh(`*T!V2f!ZjJ!
zCbWUk7DAg?bVO()qpgHCGulqL2gbb+?ukWXgnMM%E8(6Q_fB{QjAuc3CM^0RJR`=l
zB0Mw3vm-o1#<L_mQx<I!o-yND6P`Ka*%RIY<6RKm35#wC?}+iP2=9#X?g;OY@h%DP
zltt5ocg%R#gm=z(_k=#c=nI5C!J>CUA7S(rLZ4yu9YP;s^d&-{V$njOk1_fhq0ce;
z9-$91`XZrEvgoAHM;U#U&}SKam(Yh9eVNdwSu|AW<BYye=<|%ePxuBH-vZ&AV9{6M
z8)1Aagl~rN?GU~p#<xWHrdYIB_{JFD8sVE`e0zj%knt@NzDX8c7QRu&w@UbC8Q(79
z8)kgVgm0QfvxRS*@vRfSdB(R-7y}q%0bxvF(Q{#pV2l-nF@rI75XKP3SV9<6ShQXk
zV;Ex%Va#ESJ%llcF%}WVBo-YQ#wf;EMHsUfV;5lzV~k~lF^xqdhB1yY))B@$#@I&~
z0~uo>VN7Jvk70~tjFp5jlQDJ@#!$vsN*GgFv}G7$8DlMB%w>$dgfW;g78Ax~#@H-+
zImTE`7_%8;H(?BCjOBzeokf#|F`hBj6UKbT*iV=P7;^z(PGHfiVUA$T6@)nhesw3p
z9Kx7O2y+UHmJM?ZW3D00IgGi7Fb6T_BEp=+qI1I>#h9xIa~5OnBFtfoxr{KUv1s5h
z$1&zQ!kovL`v`L&V=g4ji7fg!%#n<_k}zj7=1#&K%9u+Db1I8=4s$GHt|iR5jJcOE
z2Q%hk!ko;atHT`4n5zkMHe>E4%;Ai=oG_=eXznn_Gv<22oX?p12|fVB7a;fqEP6cn
z2n=6=;4?6M2Z9g5@FfU71;e)x?IOe1Aov^%--F<TFnke$Pr{<(gO9@SRR}%{!*?P0
zFbrRY;M1^Z{NUp-d>w+%!|;6wJ`lqfBKSls`ak$c3}1=hGckN8f)B;;r3gM1i#8BG
z7Q@#f_*@L%i{OJXd@+Jg#_-KVZ^`i02tFIbcO&?43}24m)3Im@;o~uUJ%Z22@cjrr
zAj20V_=GHaL->dcUy<N5GJHpZ56SQ)2|gu@77;!s!`CGEoDAQS;Da)JQG!p(qEm#A
z%J5YQJ}bj_CHSxmUlz}y4~vEoJ}$%8CHTAy-<RM6Gkjr!Pt2lkgpbVdl?gsG!*?e5
z&<tOi;8U|`AK_y&d~Jfy&G5YmJ~+b{C-~$nx=8rw3}2n#vom~mf)CH|<q1ALi)Io&
zKE_Qqg3r(J{RuGuBNiaU1T1<=#0ZR7fe<q=Vh2JD!H6XYF$Ig(5-|oN)*!?jjM#$^
zgD_$dLQKM<!$ge2h*bzN3nO+R#4wClh7i-RXfzSyFk&4-%)^L%2r&>N79zw%Ec#8v
zNQ_vC5Hm4iCqfLxh@}WI6^phLF%~1%qSE+*jM$41gE3+;LQKY@`$UY!h}8%&8zXij
z#BhvQju6waXhIR=F=9PJ%*TlR2r(cd79_-kEP7GIh>Tc~5Hm7jM?wtAh$RUzC5x66
zF(xC{B*dJI*pm>0GGb9eOv<7&MU2XbRS7XGBX%Xku#8xi5Yw_~P!Z!YVqHSa%ZPmm
zF)$+*Cd9-n`c%Zoj98fvGc#gmLJZA_r3o=Li*^+;HY3(1#N3S7n-GIDVsS!D&Z28Y
zjLwMF2{Ah(b|=K}j98u!)3az^5#uvreL~F7i2Vr|00RpkU;-?9SYQMUtbl+SFt7sx
zhQPoQ2$%wkRu&io18aa^J(Phx5HJV^7D2!ySah_&C>U4;0kdFW7X%E0fn^Xd4Hk_p
zFb)RRLBKp1*aravVPGKyOoT;$3yg$;l@Kr!26jTgP#9PW0aIbo<^p43U@Zj9g@L^g
zFc=0FL%?KMbi2T47+4MF;o%JIhJfKPup9!W!=mX0#>2pR2$&B8`ypUJ3@nI%39;yX
zfe|sVA_8W_z>WwQ5(7&jU`i}nU|>uPtcid*F|a2B2F1Xl2$&R$P8b*!1FIrnRt)Tl
zfMGGPECQy*q9F#x#lX4<m=^>4B4A()ER2AOvFM9|kuk6`0%pd*&IlM914|=dYAo7g
zU~CMmjexl^ur~q*$H3wUm>i2P85kV{t0Q1`4D618;W4m00;b2JSq8?(!1@T79|QX%
zV1NuPkbnuY=$U~LGO$7dX2`$}2^b;+OC(^5ELvw^j0~)ifH^X-M*;@Pz#<8lB#RCj
z7$pO%Bw&^d?2>?CGO$bnrpcm_2FA(2ItiF31N$UkpbRXOfQho`r-6|&uu=kM%D_$u
z7%BrxC19#7+G=2|46IcFb7f$!3K%Q{i&em6S#;OHXc<_o0%ps=ZWS<G29~RU>9T0D
zf$=i1UIomTf&D6Azzi%{0TX7?YXc)@V8sfUF#|hRz>pbOvMLWvVbO8}V`gB@3Yaqk
zdse`p8CbLeCe5PrcHfo4z^WB6YX)|$fMGMRYz0i4MFS3un}KyJVBQSuTLA-SVBrdw
zIEy|U7&!wgSHR2}*tr6R&cM<YFm)E~I52hw)~<lLGq86B44#3-D`4_0x^iIj46I%O
zvu9xU3K%{E%U8hkSv2Rs_!(Hg0_M-a{uMX?1{a{f39#tV!4WXH0tL>1!5t`Y2n;Sk
zfm2}7s)J)-a19Ea1A}`|;2;=WgaRkQqGJa~!Qd(sI12`Mp}=7<xC{kOgGJ*Gj)TE<
zC~zJO?n8kCVQ?V|oCu5l9UKXRD^cJ~7~F{hhr-}e6gU+YZ9F&@2G^p%xiGjF1rCP6
z#VBwxEV_AcGz_jrfwN(7HwqjMgUeCibXYX?;CL8Zj{@hz;C>W1AO;ttzzMPF?ZFW-
zxFQA4h`}8xa7YX;Nr6*h(c*(+VsK3goD+k4QsAH%T$BPQ#iG*(N5$Z(6gVpeccs8#
zF}N%RPK!mu4~~n$bt!OO4DL&T17mPu3Y-{&8&lxO7+jeGXU5>p6gV^nm!`m}v1tFn
zu`#$d1<sAZy(w^T3@%QAlVe#I0FI8q)hTdx4DL>W!((uH3Y;FxngMWp46aXs^J8#-
z3LGGV3sm3)S=JMPBV=%e3Y;N>J5=Bh8C;?Qr^vF_030KOYgFJI8Qh}+2MNFOlmaKo
zvJL?pC4;L};4B&3r3#%oiNR$maGES@6u@yZxK0Jmlfiu|aG(q>RDly^S-${|l);rM
zaHb6IRDnZfaH$HMD$CjiaI6fjRe^J5aIXp+EQ5<x;AC0WJ%FRdbN*a`vt@9%3LGwj
z%T?fXS=K~=<7IHY3Y;&4`&Hn88C<XeC(N>50vs`eD^}o)8Qie~hs@xT6*y&<wG`l(
z8C<gh=gi=q6*y=H7p=fav#hfKN6p}>6*y}Kcdfu-Gq`L8PMc*71~_g8*R8;LGq`UB
z4xGV-D{$g0>odTSGq`dE&YZ!WD{$xxE?t3BXIZ-ej-A1^D{$@%?p=X{XK?WfoIK0A
z4si4gu3mw&XK?ol96p1~SK#zn)_j2DXK?)roIiv6SL2?_VrT&rGyyE@L7)*}Xay8B
z0}Snef`)*hB~Z{5u&fn<#(<$UP|zGOv<C_r1cnwtL6g9;jszM7hE_pAv%t_UC}<cM
zS_TD81Iro{XdD<?2L;UoL;IkhfnaDM6f_Ym>rbGOU}z;2G!qQ%go1{Gp`}pJRIsc~
zfyRQNwNTJpFtis68VrUOLqU_lvTg+$4Te@jL9@ZoZYXFt7+MYmO$W=G7HB*eS`P)y
z2SfXzpaEfMK@>D0EbCpM5n*UW6f`3Y?TCVg1oO?i3Yrp@wJ^|_FtjELniGchL_veX
z(4r`4Qdri>K%>IYswiky7}^yD4GTldqM&JESwjPj3q$Lopm||vUlcSj3@r@C@jRCG
zHPFZ~v@!~s8Q|^P6f`spEscVvhGp#yG&T&aje_Qep}kSi;4ri}3Yr|2bve-JFtj=f
znjMCAM?u5G(DEo~dRW%%K;y&E`Y33A7}_5N4G=>Mq@W36S<eHF5JM}Zpc!IlhZHnK
z3@wp@rif*&4>U#$t&xJ}h@m}F&>%6iND7)HmUTeTC^5833YsN`c1c0Q#LzM+Xqs5o
z2tnh-&^jq-o*3FE1q~EK3#FimVp%@~jTA#GrJ$K&Xr~l3R17VZf~JaPZ4oq946T)d
z=8B=cQqW*Av{(w7ES7ag&}cEVS_+yihIUIq!^O~YDQLP_)+9mW#n5^wXucTQF9i)4
zLkp&$31eu(6f|NCt(byljG-M<(2y~-WD1%x-h;JF(3ml_W(t}!hW1QBgT~OJDQMDI
z);YD^hVxA;6f|oL?V5sy4gGt$f~JjS4HPtP46U1j=8d6!Q_#RMv~UWVIF|KM(8w{g
zatfL`hIURtL&wn4DQN0g)=oiV$I#j-Xzm!=I|U6MLyM=N$zxep1&tm<tEZsZV`%pj
zG<*y#pMs{3Wz7{dehjUjg65B*{Zr5YGPHmSnn0HISkMSEw1NtnL56lvwGJv`XbBZG
zg)D2epfO}<4HYzp4DF$U29cpfRL~@{tmA@4k)c&o&@3{viwYV>hL%x5)5x;M3mQj;
z)=@$8$k0A2XdoF{NCizKLmR1}kz{Bk6*Q9!?WBT+lA)zk&{VRl4THv#p|w=dTr#wm
z3K~p?7E?i!$+B(?8cl{)Q$e%I&~7SdI2l?_1x+W*nlflS8Cp*T%_l?qsh|O6Xh9V;
zp)Bjopb=$gMHMuo4DG0bhLoWtRnU~OtVM&yl%X|M(3~=~rwSTWh89&plghGA4H{L3
zR#ic>%FwPVXjmCqRs~Hf%NjOlTp3zd1<fl%`>LRUWoTg)G_fq}+n|wUXk`^NvkdL5
z+O4NEw6to>5uA^;Z_wEC(oH4>%`HQFtDwPUXmJ%Zxh(7ApwVS$brm$b4DGIhhL@q`
zRnYXZteJzxm!b7l(EKvAzX}>)h89>s6U?%n4jN&GR#-tZ%+L-iXowkFVg*ex%UU~V
zj2T*E1<f%-d#s>AW@wQWG|4RM@Sss<Xq6Q-%M9(Zf`*x)WmeEMv#imB#+jjYR?s{%
zw9g6}XoePAK@-igeh(UHhE^JD6H6J|X$1{6Lrblosb*Q*2aPpDYptNUW@xV!G}sI+
zwt^;`W!)b%+6=9>f@Yhc-B!?WGql_anr@agfzWs}wB8DuZ-(|;K?Bavf-7jkS=I|e
zBhHzP#wlpV8QO6L4LL(guAnJrSxX3wIYVo%pgCt~&lNQ23@y5XCY@!SAvEd?t-69{
zouOS<(6BSK><XH8mNkgbxHGiw3YvF@_FX{(&(OjvXyRGcCqg67(8?=l<{8>~1r0qz
zORu1*XIZ-ljXgtaub{bSXzvv?_zW$+f+nA3T_ZI546VL`W}l(mSJ3b?wEPO1e*RxP
zop+oQ)f=xVf=CqvqzForB27>PA$e4grW8>T1OyaC1Vlud0!tATq&GnXX+P;o*}m+~
zHn#WPd+&YIbKiLHxqo~=NoMAhnK_xvyzlopaWIeK@z=!buNTk1Cf<L&FaVmc0D55p
zGzSkUjDRMrfL@pZP1pgwFa(;g1bSf#GzTjwjDaSsfnJycP1pmyFbJBk2zp@>GzUj1
zjDjX<S-mg|nts1tFARewEQ4N{2F<}(3ge&&>!26rK@;{tFARhxEQDT|2+hG?3L~Kj
zE1?%=LKAjEFARkyEQMZ}3eCZ03S*%OYoQnBLKF5vFARnzEQVf~49&r93ZtP3tDzTW
zLlbsGFARq!EQem04$Z-I3ge*(>!BCsLlgExFARt#EQns15Y54R3L~NkE20->L=$#I
zFARw$EQwy263xMa3S*)PYoZtCL=*NzFARz%EQ(&36wSej3ZtS4tD+ZXMH6;KFAR$&
zEQ?;47R|ws3ge;)>!KItMHBW#FAR((ER0^57){t1y)ZJGurhjKW;9`E^uo|+!qVu4
zsnHzlsW3L0ur~5MwL=s3MlTGGCM=F#m>kW)r3#~?39F+QW=9itM=uPICM=I$m>$i+
ztP10!3G1U5=0_9uM=uPJCM=L%m>|u;vkD`m2`i)*W=IouNG}YLCM=O&m?F)=x(Z{Y
z32USm=13FvNG}YMCM=R(m?X`?!3v|K39F<RW=RuvNiPhOCM=U)m?q7^$O_}63F{=k
z*E=;~pY*~&X~IJ3g^AJ}{H!oiny^xOVWu=;r}V;5X~I(Jg{jgUY^^X>ny^-SVXib`
zuk^xTX~JUZg~`$!+^sNLny^}WVYW13xAekrX{VRlb;5LM4klL^FHKl4oiJaTuwS~t
z&+XEL1=9%=ra5?BVZ=0H#dN}qX~K@_gdx*}CDRF0ra4&N&)(Rj32UYk=1ddzOeYMQ
zCM=pxm^977`3j?^39F_PW=#`zO*iq=U7E0LI$_#02LmjOn<lKAPM9}M*f*UpaGJ1i
zI$`282OlhqoF=TCPMA4O*g2grbegbqI$`QG2Rkf`ohGcEPMAAQ*gKstc$%<yI$`oO
z2UjeNo+hlGPMAGS*gc&ve44O)I$`=W2XpM?xl0q)Pxq6yOB41_Ck&t_ETB%9K+VA;
z3nQorE2tA@P!o1gCk&w`ETK-ALhXozjD#`Ngf-L&bEpY>s1pWJ6Bbb?OrqxCn1xZ)
zgjLiDv#1HXs1t@!6P8gorKOYRV4Q_<)P!}^3G=84`=}EJQWF+ZCrqT~;Gcz&)P$AP
zz0lW56LwN345cP4rB0Yi&A~?hGSo>E)>0?Tr6%m9P8dv0SWKNTnVN%}7DiJm-g!y4
zd9srx?50i_PEA-&oiLpeS39p0##0m4Qzy))ChVt97*I`EP+i{zQciel?PDiRSW%rY
zqnfazy3(ainy{ogVM;Xzi!F?)CakGWm{U#IQ=KrVny{!kVNx{*r!9=CCakJXm{m>K
zRb9JnPMWZ+I$>Hh2g5Clt0t_g?!+D^P1skRFtD1iusW|_oHPgDEsU%ttgO!Gh?6Gl
ztnR^aCrwydoiMeUgZ<uiR{HVAm%2IUoh1MFxvtlrPMWZ|I$?4(2Ny1kt|qLmPMBRy
z*j=44yqd7QI$?S>2Q%L3u9GILukO@8ay-p5b;1B^!UF4r3Dz7uxiG@o8z;~SGpq?a
zth?kX{hmEZCrq*CV9iHpPMWaBI$@4AVUKmfAZx-R>x4<xgiY2(1UqTMD(f;roit&W
zb$Q`Vny}0|VVX4uqb`iICakkgm}gDcXWj4dPMWaLI$@$U2fr?iv?i>y&XD4y2|KM5
zhFTMrTDLUANprC6!dPp<TI<ed%lMdOo+1pkCM@<8VX`#`_b!aKCam@pVYW44x2Fih
ztqIFL<%<$0&B4SA<E;tnJw=#rP1x@#Q!AV_VZo>TSm~rWc=;PuPMWadQ-m4UgdLwE
z47nyO`4nNwH3v&CjJYPP`ILrwCr#M%DMby^&Yt5_gh|&NoV_sWny~6qgjv^wU7s@B
z;G_x5KBa@vNuF~)pW-L4!n#lS)+GDWdDfJ!W+zQp_$k7~YYsktl10wT(m_*v<W<=D
zDZ<ce!qQK<Bd-p2|2dnJCanErVeU0y?<WV!tFZW!JKLQ!2iHGWUWL`4EX=+p?Ed5j
z@+vI<<OF$jF#p2%Yr^`!X_i+hi}W7{$L?UsWh~)fsvTUjgDrOOy>flS!MQqEQwQ(q
zU@jfpqk}zk@P7^l&%wbtSTqL@=3ufMT$F=Na_~V8M#sU)I9L@2FXCV}<e41@yWrpl
z93Fm$kKW;BclgO2o^FS)+Tm?>_=_DLUx&}u;dOQRO&y+3hwswieRTK_9Uef356|I+
zbNJC5o-l_m%i)c3_>&wSA%{=L;gxatRUDoXhi~Kmc_$qH4Tp!s;bU=lX&inYho{Kl
zYjSw29R4nc$IRh#b9n6>em{rj(BXS@crP9PPlpH9;e&N}aUFhOy(2E{h|N0UqmCG*
zBTndu)j8s2j+m7rZsdsFIN~Rc7=|N`;CPmIJWo5GX&uj%j%Pc^^OfTn$MKxuxYu{w
zZ#(XJ9rvA%dq2nhm*XDDaUbHi7jXO@JAM-#ze|qa2FLZ;agB6brySP`$M@CoopFp?
z$JkNxKgbyQZ=MIoc#!2@GUoo9w?W3{fAcfQ82)b_2FF-&%(tNCRgmw_fAc4(c@oro
z2=bl%Z{7p>ZvQvGfm{Rro5#R0#vJn%$Tj7^c?s0~18SZD$M}<eddoHMzj*`X+W6o6
z0CElezw-dd*mUsza!vk^>sS1~;`ANk*1_Y;Z^nPzz2fT?N3VE!#l<WBU2*P;XII?1
z;?w0f{67xe@m+B6=87wqdx!t{am9%%9$azXitkn&x8k)Gm#z3~#aSz!T5;2gk5(MC
z;++-OtoUWcDJvdXamR`;RvfY7g%uYp_x}I!zl!r!Jg?$*6`!j(T*cceu2%80ij!45
ztm0l3->NuP#j7eVRq>~aGgUmPJoEm?jVeA=aiEI#R9vUxHx;L;cud7zD!x*2l!}*>
zm<A3mQt^+9b5uN|;uaO3s5nH$8!E0)@q>yJR6L;K{uJM*I6lSeDK1a(cZ#!9Je}g^
z6d$KJIK{guu1)c4ic@o3R~<Z>;?5LbrZ_UiizzNlV!!|KUyAcmJeT6O6rZIyEX7+X
zu1fJ!ijz`2l;WNg-y}Hz92}G4l@ynx_#?#`DV|7iLy8Yl9FXFD6xXBp9mVM=9!GIE
zimy=|jpAh#7o+$W#knY+MR6;NPf;9-;!PA+qWBTXG5*JiC>}&{AByi#9EajH6qlj+
z3&mL|o<eaGijPnngyJ0(*P!?X#VIHrL2(C)FHjtT;sq2Jp#1;J=db+y%D1ol`O1f{
z{PxOMul)1MC$IeQ%J;7P?aIfl{OZb=uKef9XRiF@$~Uh3;mQZD{NBpft^C`{r>*?h
z%6F~&)yhY${L;!7t^Ci*=dAq9%D1fi$;yYU{Km>xto*~uC#?Ly%J(bYw*UOS%Eznx
zy5gz(&zGzGx5{U${Itq9tNgLb2dn(9%Gav=tIDUU{HV%zs{EzON2>gy$``8qpUUT{
z{G7_Ssr;GBhpGIQ%2%oUlgcNl{E*7`sQit}$Ef^@%9p78hstND{DjIksQiJ-2dMmh
z%Gam-d&;M${CLWDr~GxwN2mO9$`_~nZ_4MU{A|j%ru=Ejho<~y%2%fRW6CF{{9wxW
zrTksW$EEyQ%9o}5SITFl{8Y*}rTkIK2c`T@%Gad)OUkFD{7A}or2Iw7N2L5h$`_>k
zKg#E${5;CHqx?C_hok&9%2%WOGs-8U{4mP*qWmq&$D;fy%9o=2C(37{{3OaZqWmGs
z2crBQ%GaU%8_K7l{20o2q5KufN1^-@$`_&h56b7D{0z#sp!^BShoJlh%2%NL1Ij0$
z`~WKNuk!mUkFWCeDlf0{?<&u(^64sXuJYq553cgvDzB~b*D6n~^3f{qtn$k$kF4^=
zDle?^zbenG^0_K+tMaod53BO6DzB>Yrz%gX@}Vm4sq&jDkE!yNDle(>k1Efo@`);M
zsPcm<52*5eDzB&VcPdY(@^LEfrt)hlkEZfvDlew;Un<X~@>wcxrSelM52f-=DzBvS
zM=DRG@<A%^qw+f{kE8N6Dlen*FDlQX@+m5BqVgju52ErNDzBmP7b;Jo@)0WUpz;eU
zkD&4eDleeo|0>R};`u6Wuj2D64zJ?vDz2{L=PFLF;^8Xpt>W7%j;-R=DlV<!&nnKW
z;>jv*tm4Be4y@w6Dz2;Iw<=Dn;;}03s^Y6Ej;i9NDlV$xpDNC&;+ZOLsp69=4yode
z|39wy|Kf)#PN?F6D(<J^dn%5n;&m!6r{Zra&ZgpNDsHCYV=4}&;$14PrQ%mAPNm{e
zD(<A>ODc|};zcShBvU`WWw+b0i7X<Ms997msuq=r3Pf3=WKoPLM5KvaMR!G4MQ267
ziFS!LidKmhie`x35DgVQFKQ!du-VBKMTtB`e~V6teiD5tnk#xk^rEP(sM2aDUgR#i
zDB2_XQZ!Taim0Qg(jxVV{t+D!trN`_4HZ2l$~D`0Ec#uvQS_c@u*hn%lPJ0?+9z5p
z8ZBxqN;cZLBibdJFB&MSH`s-Xv~x=Ih3Hk0z1dEr=nv6XqE|(hCOg5R<D$i)fugcT
zI}b$LM0!zcQAmTG!=m}3=R}G1(nrxEQ7=(SoqQH86m=KH*4jBLnk{N8@~e^KCVE{|
zRV~L-^qHuKD5A>FUeOz(ib^||MIVXUiaaXpd?V^BiYT|UL-dL$t<26ZqSr-vrP7vY
zlBl3W-is!Ra*OR86ul}+DYD}v8X^iSw6j6<oXD*}_FH7hmvbi4i?Z`%TTy?}<6JwR
ziVQh+PK(BhBC_qQ7PS=pk!5GRC?ZqFlE|DPV?;Dm<ehHk15sg`o$aEIqD!fE#)y1V
zWSuBC+0J(&Tap}KQE$=TiFU?`d=g~rh~nezEEN^T+4)w~7%Rs?)LL{f#!hF^sc0Fu
zqCcYS^b`FRX=i}wYJ{9q(baJIEcz=<){8EL%J!mDA$Gcm4hGBk6YUJL)AU4+kEkfn
z&N5L#fSgB>=5OaU(M>-&AEKkac3OzU6+@nnoexF+-qLr`<;T)5(NA7>N<8I!iZl;9
zBSfd&Wq;k|7>c4@<-Ch7xk&q>Z=7Y>BWXu;?x7sd2Qp4XzV~H6MEm}=lmCyMsiLd*
zq<zt6ckOuHk#Q*c;kJ~&CGCiQzA4v(8+Im$j{PnB^FKQ}(dp|l#;@5ybo#3F?~0wt
zqNA7X<oqS$MYQ*low$qArfB1z(*6ZIokUCiuyf<Qe80{~dC|e&<@}tLV=DUUjC`+8
z%keuU?TGfBv=e$lj)UmK<MRDDCgb*~Y%5xR#Lkt&a{hmlHbg5A$uT=9WA9g4FZ%Qs
zxmF#JKJ1tBqM1KSefwlQ?v?Yu$Id9xm%Hu!=_K3iveQna+bQQ_hm4<}?4<rE<4vUB
zF5_#P)V)={lUw9?iN<V}WA=lLw@vc>`d-G>Mmt?ay6@ziY_N0kTREQV<-4>_>JYuQ
zR`&ZFxt^_&eg9g<`f5A1U&(h@H1SJWw@Sv%7jh0imvg*Qj^PTq)-0Frk4X2K?8`E_
zmMoQHy~NJ_Po?}~ITwqhFQPu5$oFTVT<1QP>(obfe*93bMGIsfK9D}lm+SaE>Bn5T
z*3YriUi8BIvhVN7e$AHa?=0DmnReFCknh8EIT!EBF`j1U+EhFLz9ZM{x9vQ6OU46o
zJoGX~b#mUP*r}Ur$M~l7agto;MeQfbci;`V9!#*)^L6<Sz9!>)ytFk=&c&;;A7kZp
zjC>v~%SXxjk+R(@cDjv_b2D7Z50kMwRO%Zd*NMS$YzEmW9Vq8^fLwQ8lI#78axLyJ
z$GV@4j~8Uz_O)}SkDXt8%l`I~-+<@kd)Cv=oE~z#y4xA~oE(>Ka!$L-x$YwU?ksh5
zlJXtxT<;*`w7ne9XJpK@voq^y8Lw?+?6;BcRBJg_tz^u#ly+Lkd9>TuY_qY*YU53d
zjTg)|tVSD|1{>bZHvVj~@nfT`Z?N%ty^U^lHmYiDgjU<QUS(rfrL3#4@oKq^XUc5k
zme_DFwsEw`#;QW8v%p5@d>eVWHe7RT{F-fJNtTU~nbJ<WjmR_`7gKGlOR+IIS?Wl#
zk(6NLTD*-7aZ*0kMw=KL(NQ+eN80#2!p4Yj8+D;JJVI>j4z}@bkc|#cWSamRr~GYv
z;%B3euZ;{J8<)IoGFOC+7rks`d&p;Z8%y0}y{nBBXB(#<*_i*(M#l#>g8#L#=O5|E
zJsS;oY}~yq`*6!f-<vk#{+7P~&xY>0w0+ga-&brbzAWYbvf*>l#&>_(7;r(hJ1=#d
zljHHbw0FkFk<+pdr)(6TkiH$a!7&?UN2J}uHuS&A@`E;x{c7WlUu<OUx3T|c8?WrM
z5wl0m%WfOJo#Z_1w6S7`jaEO&G2brxyUj-77TI>Qjln<IWG+7&D>vG(Z?JLUTN@MC
z+lXIl<J)g+v|D52>T21iuWTf&lH>e^jn<#r_+y2QvCC~dS!UzYrE*R`wXt`xjUJ0^
z+*oL1(#JNLdrHpL0vqM?Wem)db2Hb*@9#^S@7Z`TOOC}%83)sCeDtpLeX5PG-?35q
zmTZgkRd3_q6dTV@wsCfnjH`(@u1v5o<aHaj#>@F1XXBr-(uXlp*C-p~M%s8dLXO*T
z8~2CW82z#w|G_qf53&hsCCBz98H@dG^z3KjcwgyDAL(x|oA7ZqzVBh9<T*Ld-DDr1
zwK1!U9J5YRS4TNs?QJ~&jP&Jc*|v?1wNKedZ)Ib4OBp|QE5mG7&RDFpGF#bTv<i1;
zWqOm9`wdq5)LYqCYo(&v%12dJ9#>cyRBq*9sg>$tSyp7ly}-%~`Bt2At>k4}nU-ah
zIo_<aO}Fw@s+FK*D?^f`o&+noaaQ!PRxU(aX^OP6Ai~PsFxfWL%8Fns9#5=v4Yabx
z--@rVm7bcFb>3F|ysY%_l;!SLyj`t4>tf~eM^+v^u=3P>>Bm1-uHUs%f7{C2x2zny
zVI|{#R)$}<viYjib=gXXzpQ+G(aK*JtdyL$GWMKR{^!JsB>8E3%F25uteiMzCGm)r
z-iNI$J7neZud+`EtPI|7<;#7tUwf<+I?3l<(*6!v|D%<xZC3hjwerbkD<?NuiQH)A
z>F=Z;-&*-`ot1~*SSkD3%D~lD7JX^u=oeN3S6VSFw=(K8+3%%RPJL?S$s#Mw3*~%#
zY-RC>a*RKaV>{1E@f_Lr_pQ7$Th7l+Id;>n1W&V4_l_L*x8+<R%XL=HO_u$fB-_7X
zrSk+Uuf1mF({Wau##*^HTFQ)+evGivak!PyL#@mkV&%I*R*ny_^6!gQqWZ~s?rWue
zA1gz9S()0?%JS~A58Y&ZJS*FDwi41&&S85i#&&WJo|f&}$oXt-<-?X%zP4M~X|-^|
zY~i}mf?KnN&_)Ys^%lx&Ey813=ul;$cZG#vWfmrsSeRO5VP1iSC3zOU%CWF9%fe3?
z7WSuEIGSSNY?6gb2^RhrXW>qag$Gd<Tq7)ag;~%-EcgdmcoJwK*k9W6wGiebdMxsk
z&+f9^Rn|Mpb`NFy`%>;7>DOHg4{uwzd(*<-e_QzLx`p4bS~zyu!huV&4}V(N^oND7
z&skV@*1`v;Exdcu!W+jej5uoHg~Jv)9kO8k#X{wN3mN+?gzvH7;bh^)P79}hvaox*
zg|%BPEZl72?M)V5*=V8r1}U@7Lg6<SBEGip=qn57S6SHgxrHxQSeW^lg^^1wbotam
z?I#xEKepifp@lOaSlB$z!pCzgy!M`jZnG@ZOt%m@&BCpB<XF9BVTInp<S7=J>(N5h
z8?xW8%YKcwu=Q07bH`X1Jj#M;goWr~a&BI>ux+q~_Xb+%|B}?z&w^iH3nzP9`22Yb
z<9b+V`J9EAXDwXpEc?+>_PxD@*6pNx8w-E5wy>(Dh0%61%@#A7$;>YXGjp5F^k^`X
zR%_;RwV5v~%?vL$Q&D2(-y$>L7nm8JXQm<Bj7z4O&FN-dOEpuUWadGFS?<}*yb@!k
zIMU3ua5JBUn&};ECN9v-VSh8ze9c(A%{Y6RS?ghDfSZ{lXEVP&H1pPdspp=V8+Xhs
zzGbGv4Kt6gn^}L=Oux%!A}^ZRaly=p^JY@cn%RHaEb}Fr$vkG};1TK9Z}R?E*^dKe
z#{MkZ>@l<3$;{B5QuaqPo3@$hwZ)A0CbRs`n0ac0w6)I6tZ&Seua^FOX=daXW+GNd
z-##<*%u-pu*vz}1n1xq2vulCu%Y5nk963(!nJJlRX3umpeWsat__ox8nVczRw!A5Q
zpD4%gbvZWU&4i3Kvt+cH%2&)d4L8$usF^E+rSAjH_`PUmUOzKgeWcA^W(+-Kzn(Mm
zY*#aXb~f{JM>F@IG4tlrX8fNrGrN@>OS_51RukDK6JHuk@(gQYL%oUm8WUTpOc={e
z{8VbfQe<LhfeBl#yk^Vi3|XEg>yu@>MA<%0%Ed_eNU0}W>I;#2gG|H)n3(Nn!r#Zl
zn~zQ0_b~CYn~6W2O+5S1#QuLx819-_d)p+>946-d&xGGqlgwFb;>tx6T`!n$I%lHl
zjEN<uOoSXa@!C-nmwz+S;h?mAz(meI6SMZ1c(}_%pB*OlZZ}c7Me6#&gv&-*w!y@%
zbtdxGn0R-!iJPlTwEx`1y5%M!mzo&$sfi<>m}H(&>FWYnKhH#)IVPFs%!JPjDgUmC
z&F`4xe%Qn?oryhfnn-)Y#JJZ@92_U@k1;V}l!@O)$orwvzab`m9cUu`MX9@=^uLdZ
znCDFl=wV`GHxs^HOmyjFVp)3=cb=C0f6BzPRwj<yjig(QylgV^U9%C71|zNNjLfb!
za<almYN?SIi;a9)VB~hLk?JfX<1>tGNtJDrjF{t%=wglRiZbF8Zj^as<#Ujcp8{mP
zuaRbN+1^X)b~kdz#YoXZBQM=I^65Pzr*0dGxM7qzg^WzTYUKOBjNJUwNY;5H-F`PR
z<Ft_<PZ;^<sF9rCWZ6L@Qx6#VVV{xfyNx95G}8JfBd=~VvV60V!`~Zm-(ZwyAtPPB
zG4keWBdb;!Il9t_+h<0yml%0^v60aWjePW>)IHzGUvrEE&Nfmq!$`+>jf{E6$OjnN
zG{wm2Nk*I}NIT<=)Q^?+M;jUYijld)jI14E<d=a)uDvMx{eqE{-bU(r8tKs8$l$I<
zrgWAzIvDw;osm6ljGS#{l(?1wUyFeRqk-Zk1EzWd9cvBrt1>XU+yEs8<`x=QmS<pH
zwt*ir4E&O6;B=CK%kc*J?J?jQX}~YcKv=MW_&@_0eg+DB43v8rsB<@9a4}$gXrR@7
z18wgaXn)&4ryB;Iy>6h}6$8&*GSK~k=$yPiBg;-2=z7dR=fegW+XmVlF!0nq19m6r
z-wp!}+YMB1F;KM0K=yYAlGYoD`o=)uY6G6D4E(#&!1d1zoLgex@FD|F9~;=Xz`z&t
z41DyyfoZc0yf)py;HlEqTLxO{3^M14f%FLmg2x+pG}geSQ3ei<FtBN;fu(~DygR_a
zsQw0e^fh34-auY=10h`v-0N)MWCsIV+8J2f#vpS|8t89triG=MTthQ{jm=!CYi4(K
zGs`QQ(UmsSr>L3cyk_FFoB21RnM0|~tV(J|AK%RLG0oIOG!qiq%wIvxYzb)QecxsV
zdP^CPX2M-%`J-kw-EZdId$RrQW=j8V#`BugbGeyMFE%s$583u?Gfz%6bMm;fd!(6H
z4#~0u&G_$Y=J4)j7Vd18`3RaR-XeY2B<*}BeOup5>u;I~{i<2+#hO{LqM4q{nn_*U
z%%2OJ`Rqd}GryUf_nWyqOX{88O#i9PWYWxqDa|aJ)J*pY&BTn8HpVnFV`MWehfCjv
zH1os2W=6i)OhI4SwwKi1qnUQyn(^-3%=aCddAVIPX-_qCq-8U2*_x;|HF2%Ei4Pl^
zXkFXHqsk^eFKgo2;wF6Zn^>FEM6b*y0#lpVkkmw<czGY)#QKOPdWJTkJ!#@A|0X(X
zP4c_g#Ha2}v~X$S`hzBB{nJFn?IyVwZerZ^CgLwQvH4;XJ^pCI<!lolpK7AvSQ94?
zH!=2L6OsFyShKf@Hcm}k{;7${+nPxHLE7EeB>%rB%f4x1;_4=%zi8si6-}6zHgRHc
z6GIj@;jy5JIrEyxd9R7@XEyQFyG@*VyNQ?eO}M_<#Jg`a$#=O)=00trW@HmPhd0sw
z<tEM!Y+}HRP2B0*#Dre5Ki!*TzTGBbIyJGVeG}PjW&c_?QEqQ!qot81L!&&4H)5@A
zWOr2~t;-wvxww(G1&tiYk=IOlO>N|<q(=6|HPRxwk)7d<n1UPG64*$sZ=*a<G*aZz
z$a2?4QXV!k|KCPJ?li*9MqIBqGV)5J{1!FR^N&Ujoo&Q+vXSqOHIn~ZBOm|TNYKxX
zOxV*X_j<C;kB#i#(n$UHjjY_zNYvU!-u$|ezgIQVb!8(vmPuQSrHzG+a*P@oFt3q=
z?=@00qmhNv8hQLyBLj7f{4%ML^4A-gJFbxjqZ{e|iu8AABgumrnfOv8=U!-}xtEmb
z(TH=`M!I!wWJCK#BHA`Gw6*N3y@4!q0}~AmoM>pEtfqmfl@0t++930YH83-;flFBp
zG^8~!E4hJ-@eR~OH!v-tfwLhElms>~$*+M!-VLOAG%&)of$a|)2>z#m9(Nk}{6+)+
zTx-DeR|C`kls3*akbb&>AtxI6_DBP+2OF^MZ{Xd%4IJLpK-`ZF^xE3MvP}(K+0a1Y
z+6IPw-M}}i8o0ZnfvTkqj9J{khL5G*4;rYP)4<5tvVM94H{NNWK;OVilN(s_hV*ZI
z1F>ToXg^Z+X;=e01~=gRQUm2LG%&Dt1B-ezaI|X!0i7B!Jk!7{Z5vqLO8RK47e8q|
zjZO8uTwl+^>Us{8*W*%LPeFb?-E!(7qh8`J^_)wnCora->WF%Jht@Ooi7fZ4=Ztqf
z-X8T7y42J0VLjvisb|scdUpO@&y}n7Jh@a)=^wK0_j*R3s%QSOdN%%6&xv2^d9bgZ
z7$>Ror+PYVtLK#;>Y4dnJ*(E$v-|6MF087@b%kuRRO(n%PpgmX>GOfKF{hqcv+7y#
zZatgduID#hJ(nld<NSI(!LQbnHmaV=;q};t)bs4XdS2>Z&)7coyw$UwdEM$+*14Xw
z?d#drww|9`)pOid$DgJ;ZZy^Lpso(jsyYJ7>WC<+BO$Mj^sGAa(&{Kls-rTlj=HEi
zn#1Za1=V5mucL)lM=P&7o^lgCs-w-n@_MI^);DDNHCg{x9o9c&`?Ga4os{xNrJh4|
z^1n=V<nFB_ZC4%fKh_bxr4Ik^>+txtj{D!#@xQO?xbS%$$3ClL-=}qKU0BDO1$8W)
zTgRN)b?B$p$vr_GFY4>){HC<=dL8Aj){!!*jwi$GcsQhvO9SdS*sqRFz3cd_M;$Y|
z)-kqI9lf5BezlQ4w5XFjQZ3GgTFy7rva6<+&ns$~UQ)~Of?7J{)KZyVOLTHA|HjvH
zEV`Br;kC>St`(naE$y{hial!ybgkv`!&;d$yH@5ot>x9frR>#O3NF_2_<Sv=&(yN+
zL@iT~)YAK4E!96unccOV+ab%h)xr<8bo)-WUt5do>RNvJLh4yw%g`mYG%c*<$%0x=
z&8=nS>{>=oua!B5Y6;TSa$-^~OJA?$<yWQ7k+rxFt7Z4#T4ugfOP3dFNqWAPKcACw
zU1XaMwUo83<)2oyY_!!d-c&<lV~xyLTf^4M8YY(3&|FX>F~}M=XVfq*rG}dL8tz8d
z@O5|%gM(|x_OIc*PYoY>*3i+lh9?hd*m<vp*KXBNe!YgPmuvXsPg!@a2ES8M&#@YY
z{Z>Qzff|nNtw9bjHQQ^rvbly2HrCK$eGUJ9UBj|fHMCz*gZq*iR((>#vme&rHMfSZ
zX3P8OH4=la;R{_29VXTA=(QR?9a}@oku}^HTEqK;YN+jBBeCEbCiSc#qiYRLooX2H
zObr1~Nx2p^k`t_!-_dHO)>o5TRgF_wHT{aJ@yM-aVP-Y8Db*ZKsAgzPwfx^*HJ=7o
zQ}18RZ$8xw@~p<wrJDH<swui#&5oPZa?e)H^}ni_c%ho`v(+p+SxxnkYW5tgrtAJ{
zuI#Sn)g9INZmnkSrfM?2t!B+P)iixs&EA#ObY51?`9)IqN7dY$SIva?s>LH;&5U=d
ziPBZ`@uX_fU#n*2SZVW>YSs>w`Uh6?egA42dsnlyM>WQ0tNF2GHRh+Q`Kfg^CR-KT
zO;t2ER<XIZin@v_zAdSuEWe7cva85Vt71t~6$!Cb%!#ZbD5MH~U==P}6(hZ>xawL(
zuZL9}xmQKYTT;jMDoX#7G8d|dJX-}PtGIupikA*nas1~hTI`nkf2tyLOBJ)fuflD8
z6@%AQacor;=H*p<xulBdg;h*iAa&2FqW!EYzMob_DpkBSxr)ChRMBx<6&puYkvL4Y
z8(hVoFIHjiQ^m@jRrq(UVo;|ler{JKbCp#w)n3UJQziDsN|x1D;#pBi&yq^M&#xph
ztCC@9mF!KdBt52**CHx85?o1ve<f3VDmm#<Nr`hM`umlfx>HH<-<9%QQ_0bbmE@kQ
zWc=w$em+)7;-N~09H?aTo=O6DRPx-mN>*;F<ezUVF|Vm)#+OolMI~8FDjEJsC7Tvh
z@_0@qZDv(6cUmQ9s3h~vN(N1+WX-FU{5!IehM|>A98}4U{*`FGE9L)>DrGLxO7?fC
zB&cmAZCh0`-CDtZLj{5L6|}0ZfU*j96jtD#Q$a&|1!Iyc_$ID`>yZ^?hE&iqutH|l
zs^EZU1>P>Q&HV~S+^t~6jS9|OtswMb1=e#Fj6Ge!=f^5IeW-$<{S`Ftu3+en3O?B?
zWxub$Wqk$tUsv$#stR<=rHxOe{Kpme&99*Ry$X8FkiNWA!PmM9j!%^SjISVjbOmik
zR4{T#1s}Xr!Ir)iT<BSW*0qAXjuo_NCvCK@V5Y5{HO6udHI#F!x}4Cma*7MfX_H&d
zpp0_fN-k$<Tshk!%Q+oV&OZU=g!q(`=TVN?xt#9z%X#HaIaB{GXYrMC$sd%n|MznK
zI9blWN6HEKwVb4V<&^G{?YEcHX>&RKzbj|-+H&+?l{06h)W5WxwVy~E3#9Cva!$@H
z=h9T^kG>q|N#*#wCT)%>Cw4?RX+xy#m!!VF<<#^nr>Sc>mX77LY*$X(*5$OfmC?yq
z#<LA&bgM3-ds!Jh3d`u3BT5$~$>-QIo{K1>Yj7Ez{mba!UB=VyWwd%!hV@<<hMQ&7
zT`QyfQW*v3%g8ugM*Oid!VZ<;x4#Ux-DTYUsf;UI$~d#JjDzdS*s;2dZ$B?%#j-L!
zSX9P4AC@tGZW#k-NjuZZXhE4gx0T8DqD=Os4CfJLTpm)!Z!eX}xsh@`%b3-*jBy>y
z==-$vrBxYamQrGxOL46$<<H7e_LP+JWqv8MvPv15T1uCMQfi}0i4QHsIk1$|S}8wx
zmhz!XDdX;!^6Z^bs{U6>_~lY=UMS_~v!yIQQOcW#OX>cLtlLvc@Qzac+FHui?@O7t
zzLb~0F2(YBDRIk6xv{8}9Uqo5e{Ly*W|h)3wUkhODSu2VW!-C~Oc_&3rxB%O3@+u)
zi>3V7r<55zO6l=zDS7Qn`KL`O+gp_KuDOIRO(il1SqWFmOITY}!fUxDnA1z}Pb%SH
zYzgxsO6VRe+xV4m>2V34yOl8HVF|@|OSpYQ%3LjB<i!#yelOwf$r9EbDPhE~C6w+h
z;qRR#e6g*Bmo}A<vA%@gzb;|H7bSH3tc0LNB{+Rp!o;~H)XXg5#?%r%(@R^EN(dV-
z>qbjohL=z>s6_HI(vRLHwCrBOqs}F)dZvUPPnGb*R?KE&F@qb5iK{ARcWE)B3yS5Q
zt61U-#f(oVCM&9#Uqg!-7g#L$x?-6Jv6xZL#U%by%#K^d47y%S=%r#doG+&P>0;cE
z7PItVG4_4MT-{a7wC%+bBar&OEoRu7VnV(sX7y*qv|U`x|2{0{ow>#GA6in^)M9$+
zi*cS<%)If%l#VK9->_m{7*vc)zhdU}DyFcTY}cun=h_u>t5q?2YZ39yMXatX!dy|r
z(c&To<Q4HKqljtAMI^=+@l`|-O+iKM_ba0N<0AQ;DPqinA|Br<lDYC^o6AM4xKKp-
znIg6vFT#GPh+p>?(RFtb=YN#?HWzVoLlL9DDG~;#h)K(f@L62MJ0BGhG*{}FRYdsI
zBIf9eh@M!){P9J^jFQ)3@_C>v?^i^`^Ritx*}kKcds@o3ERtMqA<j*OjHxZ;W_ck4
ziVFE7r;u*xg&a&Qq(w|2Tf+*e2rT4tt&k*-LS{P`;`2`-uih%;+O<M@Tq@+3bA>dY
zEadAWg(Uw{$n?F1xa=ro(AGkZZ!E;RwvcbWlJYAGd3#AAcRwzq=lnwX-+@9(rWHy|
zs}PS#g}n5d)HS-0%3+0kIH(Z!euebwRmh%hg%oxyWaiU_+-_M&M@s?gn+k}kDUjGy
z0Y?i9sLU?ly|e;uClv5>bOEbE3-Apn;02!onLoRLxQ7LdyjQ@18wF%vDd3Gi3pjSR
zfa2o?l4C94^!@_MoC@H_0#5x<K*_fSOkN{(e^DU+HDAEEMFsr4pn$~p3m7t^fFIs2
zAaHU4-6j;UVr+r@XHNm<!3E5CQOfr&AnUmThIcMtQ@aAZTNTjOn$O(ke9qS9lU1HC
z{-Jz{UF7p1EuW@@d?rWd;}n`tKtMiiee#*<p3k9&`9$2!ml#<-bFSob<br%YlTU}^
z`OG?$&w-z1`(638*q+anP5EqHpU=b9`BbdT=jEmOEMJ(<x%v6T%+BZOck|Jc&*n+_
z+!>!w&ZvBP43l~W=CkvKeD3$mC;wSl)*+wiZKN)H9yg77q}1o}bXA_@qViakm&eJB
zJhY@d%470)K0HsJ1M~P+%j29!9{!JH`Mo^4-^@dIRkr^#kKfMb@$k6Rb0`n%&v^`V
z%45d%Jl1Z?<LLT49<0tIeq|nwOY-QsP}-TF$0xJ%*fK4TGx|IpP0S;9T%O$9=h0zk
z9>WGmn|<@-StgI|UGg~fOdj`I=MiMhC964?rrKOORpc_bD3>>La+#l&%a;kc{1}zX
z(U4rO_~+vMI9Kvsxuo9DrR;Vt=IgnV`^=^9`CLYv%4On_TxR@|%SU^1S@}~g-)_!j
z`-WWhugT^37rFegESKw_<Z|zWTwLDE#pm5zo{&q#q+H_1OTD9{FGF+5ACOCN-(1Rj
z<Wkiom)d7?sc)T2qcw-7W>KxETvV7NIiDQrQ*)?|&!H+Zhw|VYiv4oP^U5L1C5M!M
zbBMc@L&UWl0x#y^{d*2BCvv#^TMpOu=WyOBhhy7w_<2(f+t%l>esvBjR_5^Gk{sUs
zIEOdp<uH6!4t=KP&|a5=X+jRAV{=Fzkwehn93J)0;c~AWj&#dmd&eABwasB(iyS7I
zvKiEnO~<Ni8jG{Z%+2OWdNy|xv&Acx&Gyi2J`2cZs&_U+-LmQMAe-vj*~DJY#`#h<
zXU=7_<zzOW9M0yA1KB*kJDaBM*(7Yr=HdEmj<3#U-O6lcEy-rc$Jw-)mreT2Y+T;S
z=IE4cR!_+0t+Cnk8X@%#$|k5^HW#1IW>eQ}W_HM?Uz==dZCN}qWO1%8i?tP5=!&xF
zoRdX%Y8Ln7v)CP(#k}Aw`uk;3;hBY}a~8k;lf_3jvlwtymR-og?MxPXk7e=x!7O_2
z%OYz>7B{wJvEjQcCVZ2H^@}V5mSu79lPu<bki~QFWsy8BiwpWJKAR}@jLRbbl`O6g
z$>Pfwvl!AlOMWY|_+Q5?zG$1pz!uUUV<s2tGg(}jNsr=8VskP%oR-OqgiKmSW#So}
z$tJ%{Uh&E#-#L>D|77yP%}m-|&BXhHtUHs*&|{gT|C-6My_vkTBa_C>ncUcr$)Yux
zJo7~+9!oP>voKTs(=?OdS($8^n#mwtCNUE-**P|o;Uh9h9F)oKewmDTK2y99ne1vW
z^*)tJv^9gR%^CEs&EQE{25Sp4=$e&*YjOrlVl%LZWpFJpgXumQl(=PZ=s^Y}?_>~p
zJ%ja^GU#+JgS#g(c<;9i%6`t^mt7eQ-j;#i#tfFN&A_-SgVUd7FlJE(p&w-M`Fk0d
zr^zyX2Cq!aAmG&uK7A#Fn!y<y=$}E~UK!l)n!&UV8KgWV{jsHEZBFNSZ8`(W(|K5s
z&eW`Q;*-<)JT{%$uymXP)9K`s&L3{+41JK!quc3lJ)N+N>3sZqI@!n5S#v0zx_#;V
zxHFwrThlr8T{>OAN$2-3(&@J>oofrF?EG}@&Pr$ORH<W1Iuj<O<31*xNyF3e8ko-H
z7v!~vymm>)vt2q9TczV_PUE%4G#*r?F{&huTe)crPEX^ngf#j@rEw}ajZS`P?DtH=
z`Y4Uf_tL2NJB=?cr;&O-jk%}N2soU^!~<#EbxPyK?P;9+K8-f((%AZC8YQ2lv3OCM
z9J@3oy_d$#X=yyKm-^mFqi$>(D@LRdF-XeyOXGUaG`c*S#`b5@$ZwU#97`&$jj8mn
zPUS#JDwVmZe3YJwXF@73MWwPoIF&NrROWi7^6*hAJ?^El?eA35{z_%a`BW~ROvU<J
zD$Dk#;=L=C7q+GH<Hl4{zDecvRjHg@CQr2sQ<*(KRsL@^l@?P|Su!P6Vsfc;9+S#f
z!&31XkV?<KsjTmwN?@l{`aGS=h8FVPm_qOR6xLUy;9Ho&bJ;0;nUaEAYzohWr|@ZD
z3b(yeFuA5M>wXI7ZlzFkHHFvyOkvNN6e5qN(C1evvnPf7Kc-;bl)}5~Q#krn3dze;
zcxiD8UoS}E-}h2znwEl2pTgcZQY3erBKO!Sd@v}5GcTl&(j$ewT~b)qE``5ZrjTPw
zW<WzSD=U+^T$D_9b~61_ljWH$nLomlNe)crIiF<axh3=4{bYh}CDY<sGH?EwEZ@~+
z?jB91;Fn}x*ptjhKPGc%Q!;+*k|hR`%*f@*tXPyR-i2gBW+!8wn#^dOESr$b$uY?U
z3`?edKr(~-Ci7wUWcGGS=0RKOgFT6k#v~@yCGll>5+@3h@Xkz<*klsjVv?8=D$D(o
zIO>&zt8)@r_mXIHBT4>~Dv1T>lh}4LiHpA_;s0|IMLUytW~;3GE{S<-lGylp5~r3V
z;rvk&33HNYn4U!Uw~`n?DTxopC9&a^B#sPD;#R*Tf_f&A*Ch#SyCizGN@AQjk@p)C
z#nX_;uA)TFW+(DbN+M5U6Uhimq%I(lcHW8fb4_I2zllu0naHPC5?TL8B2K3gCC8E|
zzhj9w?~*cG6G{9ok%Bde)PJ5xtEGuN`>~Xro5+Y6iM;VvB2y<NN-iLg#jhmt#bBwY
zUm{z2N?lzN`L$gl$66-xyD5Q7^$A?BNZ@v10{><u;GCR*drSh4LleY@oFKlb1o?mK
z1o?0G1cLrfAowrQInfFEd`Q;qOCVrJg8Zj?0^Z*y;JG?MV$umbSe(G!1qs}EFM%u5
z68J-xz^MrdlJ828XNClR8j!&EeG>TkxdcAzn81f^5+oiFkFGhMS8L)KTpG{wdGS1x
z9xr+7cq$^|$$Sz|q)$BFZt>i`AJ2tb@f^Gw&(;g^tU4Xf2S=p*fp~^H#nXLTJofM6
zDP0pU|Jxmp*OGXye-zK*Ir023J)R}R^Y+AehP@guV?3U^f$=2wmF>F6bE#82d)i8!
z_Bf^+;uu;RN4v5(O7r3fO^@SdLL9$D#_?599MiNo2DryzyB|l|tvFn-#&PmO9P3ZV
zG2@7=I}nFyR~+$M<GA}>9Q)S9vE=hO`A=V|^P@Pj-jCzayK(%gk7MZ@af}@sN9*Bn
zBn^;u`o!_$b8)=iF^(77#0mEh%j2e44p+zWX-TZi(Gg2iYAgY9u^bPNWock6!@Ogu
zcZro}kXU}b5zB(hv2x!QOTmd)?jDMj{Cg~ucf`_ib1Wh2V>$AbY_mL;=NHA2K0lVf
zX2tUPJFyIz982-|SZ<DtWzCRSM)Z%RtY<8@yU6Euu?%e)OQA7_YjrWKD376EK@6!G
zF`Q0}VO~@W?So?o)MD7>9>W_CVyM0q!;PykEWZ##&(kqP9FAe{{un0iijf?3jO2J?
zSon1e&#a8$@!}XZEQn#idojdKjbY!E7+!llhJsNsoO(HicV3L4_W2n8dNzjlpNYZP
zGKRlR(JZKs##$cD&4Oq?%#`<u(fl11E%!Fj7_?|EyGJwQK{Qpjq9q0v&EyNw<eZ9T
z|KVsx?2jgDXEYnPM2pWV8n@NaEM6fFjz!U2_#m1ov!ls)Cz_uoN7LuEXgo$n^U08C
z8u~?ZqGvRtyF?TAbTnVKh^B=xiVL+-!c0UFl^4b8^e9>+L~$-6iZM^32=b0%nQIjF
z|3t|-iV}ZO6c5iuG5tgosRyH2w>Jv=k5MwUKoo=4MaeU56w{VPk??U8tL93%=~3(<
ziY^nQxHvY75yPW!8xY0RKGI&dC>D2!qM&sY-&!IuG(@teGLmPCA~}&2N$=!HE=NZ)
zG$fLHzLAXch{XLtBvWoj;(IlcX%`|1J{8IA!;wV%9Le0BkwkBfWZt)t#C#>M%Oi>U
zB$7GvBMF}w$*i{{37Qni)Nzq$BO;kRC=%Dck-XYHk~<wE8PX<_OV$XUZ;IepRRm8L
zN3bh9g2v<s*2YAT8xp}nzX-xTBH&?!+>b;s^jZYxFGSGsv}}7gLUJJytk@YL|JM=0
zTi-@-|Emc4FOLupP6Xz85qv!}g2cBXcxO@s_g;;l_lO979vDGYp9mH`7lD6=2wr(A
zf>V}o%njjuQ5i05N;qS)!o?pLjwLFbmBHZzY2l1;59i4JaB6Ob^Wl|nT+WB{{K;^(
z9SSF9Z#a{F3g_IWaGKYKvv5^7&P&7T_Hj5H=7baRZaBmA;ru)yTw<W%yg4+S(=Uco
z^?W!po(<=6yKoFG!i60Q<7RCbw$d;@&I{vCS{N<j<$ZV<w*tbjdWG?UbC~#1!)Ur5
z#>|UhoIevLp64(o9|+^OU16kc31j$%Ft)7@BWQUT-4}(ia(<Z1JrjoUtuWr56vpva
z!$=<<#*l$wZ0Hk)d$%xJb_iou>oD<HhRU;RC@)roia#inI~k$WB!u#MWGLI8gyQWT
zN(<Le;Xgvz|92?CmqK~w_fTdZ3+2!+p@ccf=WU^qj|}CPuS0pVB9vB(L*au^cFYRJ
z{q0a1CWSI)TqtWsgmP_QD4Bgi>G@nJ^EybG)}d(T5Sr>k7*!F%7X=}l&j=wZA%xbE
zA-wS<gtguw!mET3doP5i{tjWnr4Ux14dL9;5JC=wVAvJHu&p6{vLS^1t3!CSJcQg&
zLg+j{gg0l(wr_=Sa$*SHV?!tz7DBfHAx!BV!k1k`IQmQot}R2zG6vJ8E|`&J!7RuN
zW?Nb?7vqBQ4-2N)KbZDj!Hj+s%m;UZ*>o+KGZ%t!I~7dIZ^0P$1=DLsFcW_W=96{7
zY*`h|>7~Iu{3w{{_k$^)7EC)`FoRwXhEc&R9umwC{en5tBbXbVg7Ix5^;m<bX$+DW
zLJ<9nf_ObEi1(6$<i7=i*c=qZA)g>Fxd!pzpCF$69Ype_AWF{$VLlo}$6tcz=M==K
ztwHEE1o8grAeJl-V$CN(Y@HXx{ux1>K+3-n#O*ObxC{-#_r)N>pARCjOAuL42T^Q)
zLQV4%4AoC)QSwCQ;(0>nlqYnLc|z}yC%owUgu(7l7<T^&BX2%o%;hJHJNJawjz3|-
zuTPk``w5e_iM|tkEm|SV7RkE#vdv7{_AMzhQOb^$I)+JIFG-!fp3vu6X``LA)k4}d
z1k$1=5Myy5wb_A`BnOfm9Y|7eAQ4(1er|!d{u{`h8-e`wS0JZ;59GkHK(_x9$XcgB
zmTe7W?uI~E9mtsFfxP%hAYJAKVw)aFg+7q934w%+4#ef<K(6!;<Va5`+c{94;RBgx
z3t&=H0E4Om=vWj$V`c!Ei2*!`4B+mQ08V)a@S{rrEA9pG?*9T9aWQ}{X9B1{96-{~
z0eJ2R;Ljfda9StZtP0@mr2!25D1g@Q2aq>40RPDWTp2IxUkPB@pa3TK4WQR^0W`D^
zAf}bHVe;pfI)Cx(_%kKXpPp&{RLA;@ugPEj56GWw9{$XG;Lppq{IOp4C;ps2H;?<X
z^H+Zs?3U%*{4s6tCvvqve=Yat`%nCtI?rG7GX50m{c)Y(&w<hYeEhOMgZuka-@_lj
zPW~Ki<IfVSAHy2`XsGbRx4@6zGW=MW;Kxf5e)6B#emwH>W5**urrq(Q<264L{_x|%
zNk3tzq}*OVD!2RbaHAhv*Z47cr62Z1e)!M#WB*J)X1wLcGZXy?ALGa2p?<voqSW!c
z9}%6Uowk0=viZ`k$(JXUzU(XXg-l;83BI^R__8U`m(h=XDS70})jPf{z2-}g3%*32
z^kx4cUvztY#oOk~osGV%T;t30D`njxU-r!RWx`Bf$#(d1@eN<*kMX7TP+wg7`?9*H
zFTFbZ64J((?N*K9jT$Kx8ov~1yq=+vAFpvDTtgqAQRb;}_Myf*w>2uSXq-DQ?@wq{
z{Hk$gw`{XbqiBQ1(bXCgmTP1#)Yvyy>YT0-t<(77b&cMmG`t6Etb9S^sqPv#I%v#p
ztx<0B;Ygj2{5Pf#(YZcsNcEv}tPl4>e8j)zLz$Zozy9mP%Qt)oxa7m~vp$%Q_;7Z=
z53la@A>s!gzFOx)i&Z|HU*f~K4}A!m?IZVWJ{TwY$Ti=Gp~HRfe#wUgy?iL{;=_)o
zeR$UH&Gja4VL!d)x6hlUnch?-c(XggTX+d?u6TL#>LYLbZhJHTsyEr^y;*<48}qN;
z{JPtl9@}J_4c?4e?TyE0-b`EQP1GE37QO3D-V|@vzUEECE8grF<jqrky*b>?n{MsB
zIp5No7mbhkU(I7ilsx92?8l5xevE6>W8MsU%wzAz;PM#1yN`M2`eOnvJZ9Rd#{?dd
z*S+$2`(xhT_!!@>AERIK7_UzrGjZNyoToo#to|`~Uw_QdQIEMg_%ScM@R+mDJ*G>C
z$NbvrF)d79Y^(L6ro@ZYIbLKYd+}kk7okC3=zY9+<l@E9dtO|)?nReBz1Vxoi-tp9
ze6`n$l<i*3+USMn*ItZR;l&@Hc=60Usc*U$MLI7&dff~EkzR}$?8Tpby=eEG7eBQ3
zBD<v*vyGlO*Lc#u#FJmMJ*iFdWO0-yeos6Z?(NBOXHS~%c(Ux8Cjo!RvXh=1J?Kf@
zZci3&^Tcz5C;e7?vimbn@;>%t+8j^*p5{s0DW0qz?@90oPlgWk<Unsv3ZC_3YCBJ^
z*gdc{d9b9)1GhpCp3C%LLxKlk;T{YL@W9E_gVYBejJxH*Z<jsD|J_6WXU>CD2Rta-
z>A~BZJ@|c{2bEuV@Xiu>zrcg?Ssw7VY%|e=qA?y!94ck|dyvt?gVCKl*!7eL(PnpE
ztas<zGIzXl-RYR>&ZjZ%+zfW7(Z`*4T-`Z(&z-dE?!5e`I~z~A<8{cLwtL-~x80rd
z-?@{!+MN;0-T8i@J05e~Y4NT*Gp4w6WV}1^Bi!jV(4A$y-MR9tJB3fXGu-aRx+XXN
zt#qTdz>RSkZu}7MhD(?mjec&t?jfJ=yWxDpjk-&2j6Lfn9y2%Y{Om@_Pi_p^<i^Tx
z-1u{)8_A2@=r-St_h-0qK<|e3x*LX(ZoE3!jWvDUxZF*)dB%;-E!~)AaOKBpS78xc
zDadrCccLqEB3#)W;EJ=SD@6}v*)3OQUv_23@2=cC>PqH*S32!<MfZa%>(;u8U&)ow
z#jZ5ZcV);-R~F#Pt_iN(9_32XU{_kc;3{0AD+}98y)9+A!G-v07tBR249;@ly+ju_
zMY!-sfD68!F4Cq89d5aZ|J_C6cP?x{>cYkSF8J+mp<t5>ZP&Um>~j}pFLq(=d>0PS
zaN(}rg^1T(C?DxU`@t>@@9V;hZZ3TJj0<~PxbRoAGhS8BBo{hUm*GsO1ZReYJM)ge
zGfO?3*?ixbqc@znamg9&j5A4xovGaC%u_!()8~6<#;$Q@`U+?He`jYl%ynkpyUzSR
z#hKgVo$(&wO!NR}a(g*b-$lwi?M!#uBZf3S;<buLOv``7hiQ*k8T*J0A&=OpJ>rn-
zBYwa4h-=p$@$ZF4c%FR3lY@_l+5L#Lt&b@9_7Ro;hoh^2%A)DQpaLQyB}iBZ2#Sb^
zBJu8hKt#$yP(e{jqy+^9>F)0C?y!SbY{c&F{0vNN{pb9gbI<P7vO9C{yE`+_eXe^S
zMjZR_*R~JB)_s_;xDT=heNdX$hZ*X9P@mcdE!jS{$K40L(S0!d*$evE3zJv9Sn{wJ
zOK<eT;(RZxPV~b1P%oDCGHGE_&C*3IKa-UwuzKOFejsb-&Dy*4!qC1KdMkS|e`znY
zxL&9)=*0}pUMS7zg{(p^CP?-|Sfm$!|MXzwOAp??>A|xnJ-Bnb2bV7O;N<BZ9PIBw
z*Pb5KwfCT?t_P{5J&4HZK|pd3T%&qmyR!#N{Ce0rVh?6+=z;9&9)>6B!58%4sa_8*
zYxRJy+Jknb9+XJ;AVIVT+XQ;B@mn`6-giUyc{irq>xRhHZhRc<#+{?xIKHnNZJpi7
zYv@L3c{g10Sl!fa%#G=0n3it**xHTz?%g=%*o{WpZlqXs!`Gx6EA_jfqs{8f?8ev0
z-MAssjlJW#Q7G7ro!`3{MzRYFUUaeFpDwmn(}jy?yU;$+h2;HRaPR7ZNn;l#S9IZ9
zUKg&Uva*;iB!+as$-fKwTe={%u?w$lyI4%jE)<(|!C$`%X4+j)n#ry=xeKRcx==Qb
z<qLMf^m`}dhCA{4c_$9v>qO?&PB@?Kgw8-GM(yv!)y_`THFP4dyc3J_Iw6(XiHFgh
z=m_pa*w#*1xOYO<u@jG1vpmaAgcx_ibWtZJ%<aT2)lTL=+zB7)PAm}Z#Gij1I62aR
zjCUQdd)5J^yB&CZxdTmSI^f6e!2G=(_}1QmLv<a9D(!%2P6vdOJ1`j8fwUbRSnk__
z32q&@=+J@eRUKGm-T_Hs=>;9g)a<~r866m>(19}&9Y_%Fz~Vpc`1iRThyH8F&d2T0
zxz&!h7uwNyvK`Kc+o9Okj;k&0NUv_klA?C}&S*zpd^^0u+M&F?9XCDOk>S*i#cSK~
zZCN|oOj$d_cF5?o<FtA^c1>-^9NBg}5Nk))sCJnAXv4?hHq^do!|MBO5WLog?z3%h
z8fb&~{x;_K)&{SJHprE?;aF}P{8QSX7~O_bJKM0$uMJ9@+4*{wZ_@?^3s#5P;JvU7
z(sSBya7G(k6xuLWvJG9rZCLZCmHAJ!qUyg^EP33D*Ed^{aiJCSPPXFep;qkdZH0VG
zD-Kq*!m+Rwf6`k~8P^I5ZN-CtRz!HTV)CX|9I|VLgLNyunY1Ebzm@4_D=w(D!h3Qn
zgk@S$Biag{Kr3#Jv|!u27KlA-LH(T;=JV2m>!(}b*WUu6JuN72Yk_WU3(gj|z&Wc0
zUlUr88s36wfi2kW)dCCW7TjIig00J2Ah@Ijd4?@e(`mszbyhaD1-B=*z)P%!twXgS
z<$E*ahnvy(yqSGhHnX+4W~>@)#(jP>y!SR^q`eujb<GejZANi+GgOkA(Gk&%MM2Ft
z>fH=Wmu6g9*NpWmn(<^wGrWwN@j<5<!5Yo@Gqo9UvdtJfz8M*#nj!t835CN=%uk{T
z75ADj{c00x2b-XFv<Z!So1oFrgyy;?=I79amTY!RV(Ew`s0THn!Mh16E={Oe*MzAn
znozc+3Gzlw$k%Ctq(&2a&o@C>wh7T<P53F;grM(@c=x^$Tb?)K!QDozz0!yaXBuI~
zZ^Yp}jnHjxL`!WWrj|4!FRPLHqBJ5Ryb&L_H)69_BW^i0!fI_Jjx1}0wrL~7BR4{N
zUL#^>HsbT-M!3l|;;LvP77H|@XQTns-ZdcOX#;-UZh+^d23$YY0FxsP=;&*JLTdx!
zs~a#}*Z_x&1{{xTfL3S&3IiJOZ%YF_Ha6g*Z37lrHK5YC0YZx!;H%YuD=I8cu>s|h
z4G<J*z?MJtIQzLCTL0A}=TSYr+^EOe^Yz$&ydH`N>k-ynk9&>v;8oP4Jg*+VQ|hrH
zx*i92)<eOs9>H$)xb9Go`K#)YwX_~@c=fQ*tw-Igdi<MKkM(l(*gd`;6Gqp=^G6*9
zhU?f^)gka+9fq#dL1nNGq5L{r-ctvS_Buq?*5O)l9cE>*^MpEF4XcCt_Bw=l*5SgY
zIu^II4nfv+IAu}?dHp(g&#l8D)jEhN)xlA!j`@bw;n$y9SbeEQ$$zzY`KT5PZ`LC2
zd@U{=uf>#uweae$#h%7m2vpQ!Szav)Q)=-zsur3%YZ2sIi+<Ny=4Vxll`CseWLArZ
zMzxqZzZQNPwQLW(7C$G}f&rJ2AXtmRZ#9_kz6PtG)u8ZB4Q^km!Q|65a5_@MVkFk!
zX-f@Mt83t1ScAs&8oY?D!OUGX*y3M<26tAzp$0Qn*TC7L1{G9;I}2(sNwWsF$~DNE
zRD&V$8VHZ6fyvKm#%WWHJuj*;e6JcBSF7PNSdCJCHLmQb#<=!snABDyq_~>-n^og^
zd^Hrqs<CQYHCq>|#(|C1cyC(`WvgneF|J0kUNsKQsm8k*)tIKh>Pb{1R;U`izpC)`
zV-;jxRblaiDr~=2h3d0axOlV*fA&^Ev!e?3byY|xsX|Xy75lcUf@pXZ7H+SCvu71j
zH&wB{p(;GEs=`>4D(Eb#f`e8SVpXcps!)Z?5>@yvRE253D`EDj627l0*_v!6_Fk*R
z-LsVt7^sBmzDk&PRKlmO5}75H=+3HS+$5Fw5>^Sh?Uh*MS&4O<DiLB=iDIit>@%*!
z4ZTWyol^-Jl}hL+RAQwByS7jzQhrsS;bR2`URL1#{R(`)S^=4}6_|Up0v3BK;M!h+
zu-Xdb7gw-v)e4-9XZ1oW@HL<U<2@>%vatdNwiQ@uSpj!cAar2`vNS7Dr(A)3lPcKw
zRN%qr3Vi%gjxis~A@`yj8u!X!aHSm9XUegmzZ|~1%MspM&gLBDC@m~UOL{r>$Cl$%
zNI9-<Eyv@{<%~C>96wi;L)g3=(p)*F=$2#Fta9j1D+ecA4s)?`*a((m{kJl<c3TFY
zr)3DdU52oWWr#glhLl5P$nGgaVN)5(E6PxlSBA!vGPFgNp=(DO`h3c;&!r3p*OlSO
z@-pyE%P?S2hU400IH6XClS)ja%5X}A9siW#<mXbHcwLI)4@)s{y%hYRQXC#A#ld~0
z*xONxzPeI$m6W0_s}zk1rKkxjMcKAe6nc~*Yhx)=Y)cVqS&A@}B5+|Td^Ahprd*2k
zlS*MDUJCQkrQm*)KzFzVv!0h=>fI6+bGQV;r%Ukja0%Y`mf&%739eO^;8cDI_NSJh
zHM#_4J4=x6TY?DJ68PDdVB?AsEL&0nBf}ERo>v0-nd};qOYlXCwHGPDg+IkO^tl*K
zuZxlUuo#ioi{Uj?47-71(7s~!ekg`iT`_(Y7vpJWF<b91#_rH!lm`?eZc8z|9gAVJ
zx)_TriZO+XF=|0EUe03mrWK<{wipFs#Rw5BhU2#);9U`vpB7>C?IJwCP=wPbiqL$p
z2r1n~@M<iAWqA>s=N4gXauHre6ya205$e5)5bIO~r!__3Sr<XUqzGU2ig0;O5jtiR
zAz8i%ZWD??V~QaEvk;$#3o-P(kiiuS5plT?YfcwJ>qsGl`U-Kcxe$Gog-FdWgmY>k
z^r8zPwzCkAd<wD0h2^g+#HQti&@pB84GM8<ZXsG#3lXkZh!v8Bm@Zt1kG~3V>|+6P
zUlzdiegWoREr8%)0WS3yplWvk{8|fOR9%3vg$1~tR)E@=0{92BJih`6yA|MyeE}*~
z6u@H%Yin45-`WK@saAkYr2?#zD!_D+0=)X2kM2+T2!53hdXNvHYxx)&%tsDCAM5ty
zV{%(Q9#`k1p)em_>G{x#&Bw>!eC+mPZQSx<;E<1BEAnw<Nj@SC^T7bz5SW>dqe}UR
zmSSm<eEj{Lha;cz5dJC;h7a<X-REJ?U>>&f^Ps&a4{uuY&{UlVx57M3P0z#am^|bK
z=V7^D9z@*oFkqjD&=q+sUO203kcT?$JZw<QgS1i}1|{<lEu06v-?@1EF&DKjbFuDz
zF2-NY#nCgl2<p#;#_n9)Ysp1cRW246<gzuDTr@`K!hUBiM16B{&?T2)u5+QZJQqWY
za}lbai`jE?aa$!9Nea1GD3Ob&V{(!6GY9k`2md|KLDAhDm|o7o@TnY>9?pSTZw@{*
zvGa-?wqBHjcgd_yWDbmja`4J42iZ<J&|i~-M^-sVGS0zVy&PQA%t5Gf4yI4a!O8JC
z@E(-|iSOCWXEGb>o@V3Mt!z|Y$cD*@Y&<)Vjl`~OXf$NwY-u)pva>NhF`Hqpv$1Sj
zHr{T@M!I7*G*`27^K6EH&xWvWHtIE4`>ELs-<XXs(QHimmxaDBSy=gB7XEvfg@o%_
zm_C$+gGaMqw>Jy#+p>^U!}5x<us=Nut75b8DmV+#ep#60mW59HEG$`(g*&EM2r$Tk
zkaiZzRI{M1n1vG(S+Ez%Vrz<-i29HT=@*&IHZrm3awc2j%EbD^nRwfiiHN35h*xAX
zj7lc7k~0|>P9~NGX5y}ACcHOg;=64o5-l?!gG^K}V0C6^;^4GQES1f~m2sKaD3FO)
zUo#N+CIf#SWgzKB2Bgkqpll$6y{|IR-kyPlwHXX^mjSbk44jM2fNe+y?)YWE*)4-{
zP-Vb(MFu{aW?-j527b=XK$L0*Mk{6@Q6huIR>(lc&vZz9NJq}|bjaLIN5Q3Z$el_@
z(V=w6_oSn^ksZrfI)~*avGVYAOx&K1T#s}}ZcInU>U4-%q$7z-#~9soL~Equ_mp%5
z%cSGe*mU^)O~b3tX>fg=hI<dvu;yACE)1r@oSz2%?lkDPrlG4U4eAAHs7y_RY;+o%
zx1~YQCk?^QX?VLP4KCJcxM7?IYdzLRGY#{V)6giF28HoyNEb|F>u;$Dc$><2no?nV
zGZiP!rDEZ+R5a{Mg<MA}5^7WNwI~&vGg5ISHWelzsp#@c#T2(xq}r!4?k!eknu<&M
zso>2`MYBpOWE4^nIUyCVN2kK>M+*Air$GH#3UY3z;OB)DxSdF0d#5ST?Mh+mm?;=l
zngXw^6kLi=fnI0|%KcfMdkQ?)r{Mg`6zG_xpwN)D)lR`CwG<2}ra)CP1xZ3F`0r;j
zmVHP@$Ma-J+)YNnrDR+_nGBsn$;jzW#>a+a*pwxsJDZg!Cc`f*8AAcdn6)JtNgI;!
zY*jK$mL{XZC>cNIC9^$;Wb`N{W4u%{JcN@m@GA+EKPF-4izHmUn*@!^Nr*X>ggb|l
zFux}Wsf|f^QkDdRoFrr?CgDX`61Z(i$lH>HR~wQ*Htc+95?&f5fv3aj%uK>lr6eqp
zVr_+!aQ{~#!)hn8IP;0PdN&cOmlN3@S|UyzN`zcbB0L%sv9~M{!a0dplbDG5uta<c
zNQCj0L}YGA#JyFCYz;pVJB<=?Y+fQHW+q~TQX(296Y)_f5xidsNcxa~%g+<o{67Ki
zmlDu<G6CNXCNTbx1jcQZfJ>zbkk3wlQ$hk7Llf}MKLHEe6A-#S0sNH-5Hd@Em0<$1
zv=eYumDN>Dzy^r~RE<f%lOOR=8;*zPvv{=Lj%V}zcxau7hyQ_iba%$%LtQ*{O5(9C
zlcnQWIwT(2TjR0SEgtRm@%V3fJTy$>;jSN#TCI3IoDq-7^6{`2k4OHfcwGDz2eEf?
zSo$Om(Kq98@LU|e48&pXzBqWa$Dz6=4z~;AAe9~mtC%>%?2N+!pE!JQj)VHzIBc|z
zL!NOQ1{cQR-|RRnm>vf&**H{;i^G+Fu@L?m3xoe+8UH~n!}P`C%3v&n__0{DI~JZT
zu_&#K#ZX=>ekaFbPGl?`17nfy8H>XkWASEnEEFwbVZp^Bcz!Gz)LHw<u@I1sg_cMx
z9Dc_j@nZ~nU&OHaXADFy$6&#!7&sk@L27plb~mv6(in(j$3Q0`2J1s(5bGa<w#_lP
z>JWpUD`GHXNenCvVh}Jl28AjyI4mE7C*m;}J30nh-=nemT{Lz+iALGYXz<TP<H<lY
zg!e^bR(mv-)kI@!VKlPSqR|^2jcYri@zpyTa?a7vTN917R;(?eQMe!)duFlnsnPf>
z6Afw6XgK|jLfMNb+_)44$wN`FYKTHyRum5JiozGSC}^&Tf~$TMif2UO{P-x0`W6Yj
z$C2<JibTbpNL;LngkWkU<_AT>byFnsQHsQ|`H}cAITBMvBC+ga1a{qxK*PxhT<(g%
z?~(}2jE}&ott{U@0=0`HaCS}vKFUQvUN8dmCLC_p!;#DnM@LIIF6D*eb3{1gJj0>C
zIvftXaD>hbN2z2u4*U$mt!H5vxe$hl2g0CJ7l!2-VekqLL%d5Es;t9sU||@pObf#s
z(J+ku5(=dUp_qRr6c)Xq*i;^hz{F4_2ZW-0eJHw?gyPuTP+XG_#q&|27<s!3A~$zI
zZeSPG+IC?<!7eP0+Qsm8yWnWMi@jHOF>Z-nh?LsJ<})G4eIA1Hiy^2#5Q6r)5cFk)
z;9zhFj=F^4lywM(7KY&Bv=FwI5P}<@gK_JAFz%cV#=RaUWlR#7_y^;zLojZe2IHny
zFs@As#$~}^oPV<uXRhzWasEymY1zs4`FEl_VkeqCcB0yb#V<12iA=Sfh?m%jT|ahU
z>(d=@J--8M_w9gX%?|L=c3|#~9hl~{1Co|IAfUSg!;^R5f$$ET`w)bKcY@G#A_)1N
zL5MC6f=_G^*7^p)cx@178wWvVb`XBa1mWqQKn%SMM9<|w_Wlb*L_;9+(F?@VU4fYG
z76|d>f%u>oh%3_r(Kjv-`Cqmp=)rc_o!JiE-tCYo-;Uvg?Ktnh9W4&qkzl$VE?V2c
zo3tHrg4^-ozik-2whguY+Ys8k4XbmvK_h${{<&|%^_APuYOoEFDlA`o8)kkBz>h}(
z7&;rkICuiEwK4#d9DoVi18{#s0NTw05UL#j3xxp4jt;=%xBlq3;g4NM{bAbb5Al3|
z+>G!?wTC}EZTvCM$RFQSS-htS{)qp+6;@BSLgL(3T-~!3MO9m|K83}B3fzi^jx25o
zi(TR}Z!2afZpD+)TT%1Q4^B7zFlE3GcU%2XobLy_NIyt=`mtC-en>R(gRz<)eoXK~
z?{{DLJn?0mtiHIj#~0aEzF3;#i{IOQ(c|a~_ocp2nCFXg3ciRM?F*fEK6rA&2YE+*
zu%y)opYwcB7vTdN4<Gzn<%14GAFNmPf$#($^nUZk#>d_mJLHYt-QIAl^oCHfH#)X?
zW6cI{{8{47_|m*#DesM8L2u;0@q)p1FWm3<LUgkiRC2v=GRzAeEXLK?l`PJcz85TJ
zc;S_p7m~huLhYd^j-T;_bFU}<l(9G|37%Ns?}>}{p72`iiP3XBQ7-F=h5tNo{*?#Z
zuXy11ArIs>ct9h|1N|W$uyysoOKT4{XZOH_X&wxF<bnC0w&29wEwDSe1<yOTU`O#5
zjEUWXJfAIWZD|WSX$y=rwlKaHR_B*H9zJu2_XT%++2@YP8h41Kxg#sc9g|o*t}1hP
z=2PyDc13s0ALEXF?>2*Xb2H=I+syiJGsBQ=hGoQN3~kxWuwt8W!C*61sIcRBmL74#
z&_g#^4Z7iUuN#(>yD{HJH-=$x!+v`==q`3cho&3UW!+Hy*A)t{T#<9x6=M&%BC6gM
zBN?vn4R*z2XIJ*S>&krTTtQP@8UEK5Dj!@>c-sXc$6XN8?t<3^F0hYs!5L2%EL!b?
z1|t{9sJS3|f(zb#bB4oXXPh|e4DH>{Y%bx9F-gww3vk8_2WOC}GaBbOLtM@oLI0d^
z=amzTuQ;LMkP}23oZy$~gv-HBSm5G>LMtbH*L8x!6ek=Mc7o!EO$fcc3Ac}Jf`0oZ
z6c%j4=g3X4@!Z7xVm3k4XcIQ8ZUSF?6BNH~MBt;1I6t@%YJD3KS-uh16E<Rw|3<{w
zZ^UhrjnLNIi1>*c8D7W{b6z?k>XIX_9B_nMog;RpJL1d^N60%l!pp)D`*j>KR>=`-
z$2g+?-3ENRu>m-`0ckB8a5HxURKho4tNRA*U$FtB^f$m-c?0stZD3Ru>!EsoJ$z2B
zM{n19d@o)Pid~O5pY=Fnw;tnZJyxo(N3P_0T>s&KNlzVMf6f6VdmM1P(g6y|4sh7!
zfTHydxMAu587&9c$T=Y6pFPgLvWL(Wdl(<GM_9c*_GH*&c&9xyobBOkX^-Oh_PC^E
z4-p}IaPQY4@a8(S99@S8E$bkiw~p<*t-~(&b!cC~@)oUwr1CnLj9Z88pVy-H-dbEa
zxfX(5YZ)iwT5O70i*)a`IAFUL&v|PhHFGUEiM8<jz6N=Z*Wk$6HF(jt1`-u(m@mN^
zIQy?blKmQVnykU~*=z7qW(}tQv4hzQJ9u5RL&knPbl2G7YN{Q+2HIiLMmrcRwS$AU
z9pja?V;BcJ9Qe-`H?P`a<ghJd8f~GIWsBt@w(xebMS_(rs&#E~XtFJ?3)y1${c4Q8
zwHnF;t6|W(8msbF!!vv}BHdRbf5mFFE?N!#^wsPgwi>TK*)U&K8%#K91LaN|=oZ;v
zNwf{tc-dgfY8&>gYJ&t-8x)A!pl)OpdLFJ~yoRfAu4ff)m9E0GxK;Szy9&S7tb!0$
zK|*5{6r@&R#?O_Q{d6VfpIZsTJu6{Sxsv&Gt;F(xm9TYK3H!w>;i$P1&J$N+^Pd&)
zc(H=@#R~ZBUje_G71)}}B#?<C6El`Kmz7Oobp%-5*UPc_%5pd#S`Nqh<*?6K&h{{u
zW4Y6Em|HA|iOzBuDlUia=;hFSy9_g~FM~q=GDtQpgK+jT{0>=$k1osb+-e!_=q|(g
z$;%j4ZW;RCTchEoHHwZ}Be}&IyK=4J6=n^G&DOA3ZjD8H)=-;f&3sR-A@I=(?`~T$
z`?JEyHY;@JTcIq%3JF`R;J?xe_WD*ZQMSVDaaNH2Y>6LtE%E4tB~Eo%qP@@(xlxt~
z_O!$X8%w~@5-KW|5FT%dS6?h}_Pzz$Pgx+N%K}@AEwCcS0$Sb{5Vy6!8zWY(YQgY*
z7DyN|hs#5A&>3?m^qAvoi8(ICnxoan9PxJM*vOefZ>BjWNSNcrx25QRv=jw{OX1VI
z6eeX$F)4m2-uf=Zz#5iMOW~=$6g<hLnDE04j~|<%_pBM>`^;chZU(gkGkozg!-=(K
z$b%VNG|ZqaWyW}jmtgS85)=+Cf$Q!im|L*~KN6PU_|_#1Kf46$jF({gtR;9YwFEss
zO|k2#DU8pVLS&CAE>xH@e26I={7o^{-V{%aP0={Z6yDON(E7C)!%r78$nIhU?pcfl
zm5cE;aWVGzFUAi0#aL*v7@udca_Pkg_+<jEXD0aXoC%utn82;l1XGhtaNFMm`SvDQ
zVPb-@vrRA{ZGzBW#+d)inAJ5#%^qXeR~kbi$rva7jS*^Z3~du*Jey^VVrgS6`vv@a
z`hVCkHtzxCDuL69K!`su%O1FG3?$D27D)pyeiHJZ5*D8$4DTkkPE25-+wo;9p=uq$
z%9x#N5Gtiu{!b1cpK#2Fg~Q_A9R4fkkdwece=COvYdOS&!z>LB7bH0Z{@^h`1s>xQ
z<zZ7F4+7;p)W!3de+>^W*6@%-JgBSla9V-~kMBkher$yLK_i&<8sSl?5hCM^py+Fa
zeRf8$<&5xN%?K$IjG+3>5d9AgvF?l^K6V=-rNj_3VhwT7+YmOkhInOU$ktE{AuDc(
z)~^P@0|Q(;WdP4E1N<&BKz6hNRJ;tZ$HoBWh6cDj!vNl525jF|pW*!Up>$FotsVL>
zDAdR4NPVpF(8tr2`Uue1$Dir?ND<YC?59PjzOx9L#}{F5+aeg}FT!B>BCK{_guBZZ
z!A)-w-b`JDK#@iGIjo21TY3;4&_jBQ9;9;hP#CHQMK?WETI)f1fgb87>oLApJ+!=A
z2+bP{(cZrhT1^Ylk;RT7EbYwlEf=CyXCX8c7ou_0LdF%mfbr)oz?8!aP*T4D6EhYd
zYsUhN+q3}jOBdkp+yw}pv;ZIe>B8%kE*@Xfg~I_|T&mH9d8#gsY}bYE23<6p>SD?q
zUF1&GWxmGq5&C>S-kqNh=e_fBwQ@eplICNt|9q(1&quNGe2C7Pj}WQ(c=baE>z?S~
z<XIiYm9K-EG95_7>mb}$2e0gOV8`j;sG1HmC+MJXWF7<_&V%>qdAQm&54_@eXo#K%
zaj$vUVKWc+4CcXf#yqr+n+M6y+Sqwl8+VUu!?;}=_4(Qu8=(y!cWqo;t_>YMZRAhY
z##do&tQ($-{Ws@A{^(rnYMzT**>j=4Yc7gh=Hjd6T-eT^iyp<fY@cy1eBNl`^i?gW
z9M)prN?N#+u7w3VwAj9c7G9faVewoo#>Jt<Vs6aAvX^sEe{l|e?VH2=MCPC+c@FcL
znFBkAIcPOu=d<R(R(cMaern>^6HTlb(q#L3n)qC%3A1=jh8NRheV_>gP7^6=nz${l
z35}822!1ddr%uhr#ID(JEt-w)sM+}AF&mbvW}`rVHXcu(4K2~x44XF#$8OKU_+zuM
zwsjV&b7$dI=q%{C&B8A0Ss2irg|U-oVda=vD0r)Zd)G9ed_)5t4H{_6(7=Zs8d$JN
zgJJSCaA>Xu{>o{<_@6prU#c^XJ9P-{SI5$7btERM<5Yk;<1<i)nTa~$XQ?yp7<GmZ
zoC$g|6Jcj(Vt?;Ud?}rYd2urtPHQHbY-i$$(M(KMor$&MXCmv18V2vFLGYv+3_H}Y
zy+92u5o&nsu7*h~)UZNNjm5oH!vSG6ynn9>m7A)t=c^*UNfrDoReTCog_<+Vvrt9q
zJXIW$SH(L4RZMxUf)$rl5P3ia9W^SrpQ3{C+f`t=UWIXitDtbU3XV&w;KR=uj3avn
zEQe+wsBZ?U%VuCGZU(;k%)m4|md~4k?W!|SHhu<9d{M^Rd&-!2Qkn6vE5o%w87UFU
z=yF%a_2tU=wNROHeko&#urj>fPe;a$>FDmCj;oE+F_Jl*@vcpWq0@9YnomcB_H<NE
znvVW|)9~QsH2l3d4O8|{1Fw1-HY88Ou7GJMvY&?C#?x?FV;bH|PQ$n#Q!(@LRG17-
zg=5cD1eZ)jPRvxac}>L$o2l%lYAQyQr$S=fRH%QN0=hE=YmZG~`zupeEQcwK(_sp_
zT&FN@&ndV)e+u*Cn1WHGr$Fw_WX!rc8N5T2v9fM5T+${ZFmN&wHcUpL>0~r%PR2f&
z$vFK>2{)fA;l+>=zV<0$Ot})I<CQSoR|#5nN-*Rp!CX}dw&RuH^hFUq_Y@hopCV$~
z6_J*&$kvt>QMFkS&C3+gvp^9CCo3}kTSc6GtANYb6ma{n0v^^Y;6=Iu-Ucb)qoV@8
zEm6R)ISLSvRlt}(@)-ME9%AR^F=3B9q$=bglOPXSKY2`ABM*5_9tvtq#F>1Z1cm#P
zAb)ZaCUs1LT)`wvjF<#z_eqdkJ_+IrCt=)_Ne~vAgi-J0@b{V=ejJv=mwGu2r_14W
zkQ|;m%HjSJIoy~dhl>;CaQe3__|Ie+mRc5_yJgW>E{pPbS>*c4BH2zBkvv%hs>;H1
zyeu|;nFyPE6S3sPL^e;E2+jP7m>NEj@%>E1sAUuJMRy{eD^0|W(Gzj%jSTi(l|kbn
z85GvZAR$c#L4h)G-5`TirZON+8EDGLK>n9Bgq}(>e`9If@0G@2sWf)SN~6kK8mX(L
z5o9QhO*5onK293*K1o60juZrsN#S*i6fWmT;lM5_RJ%yAJqaoJ=}5s=K??eUQp{E)
zG3v4;UhbD<yfTvLN|r=kfFyR>OTxielFeNuF-1}m|Gr7!(L)IgoR&asmjvR9B;Xb$
zfyEvYn6Xj<f{P^ZaH<6Qg(Xn_egbygn1FTt6R@Ch0wgmh;N6Z1IJ0pA>dht~N^1hv
z%TB<;KjM&hE{@md#Bpr5ILgY!5fm@Za9!e1vlGW3BXL|)5l5StIATAKhr`|R&^|sM
zLT%%5CwDx$LdPTCbv*2?#xvgj@eoiPk86VC+1{)ec3l?3vIAn6S|f%J$zm7?5JRrL
z7~G7-psOK<(UM|}LuDLlACAMe)8k;=H4YPs#^GM%IJ9mVhmaNHV5T<?Qd7s_fe_1k
zCyE`{MHya36yqC2aWh>MH9?~AaTLYEC8GGNDT>oFqR9R=7WPlavi+#Bc-1==-KAp@
z96J`A_gIWsJr-vT#xidAu~;KI7K$H5@bH!h>W+%Qvsnb1*&-MY7D2C*2zHo@V3D>6
ze#nX7&|hIhybuOm5XQef!r)g3BRWAC#(peqCyag`D_0c;Z@e)377@b!yF!e+RS3Fm
zLims?gpN=lc)1Ee%}NN5b%ao^AcS>-LXdtv2Inq~LDK#)Fs>ehpGjlT=RXF%>&8G8
zV{m`w801eFgJmP5G5W!196UK1+d4+G{hZObA3hp+n@7W9*=YRH9gSY4(To#xG!);A
z!i6iN5OZ)87SxVnaU@2eblWH_a~Orc#-q@sF$&I-qagKN5XT-0V*6=9%;*xtl|n(p
zL<(Zw7C}5*E{M#9g5XUN#OpDFD0(Y^CD#P-@sI#2>jYqxCV-Lc0;pLpfaQw?@O_p5
zYNZ5F`sp9NANWTmIsYi%`5(R1{zv-%{!+??zjUYKFU|J*OS^b~>5SN4lDqqd+*<!o
z_pU$m+u{#d$p4|dm%r)$-ruC2_?rUO{HFb?ze(WBFS0oPi!yV6(KVM}q^R?YoCJPR
z-Nm2uvhpX*-ujb#xu4WI{wIC7`-A4S{h)x*AJlF6gNEgQkk+g3<g@QPH79<jXKTLG
zbhYoa;mbEFJpPR?<$j}auHR^}&Nm7Z_(r`KN9e!G5t_brgw}E+ls0~Zj^6!BUs}JC
zM(9`CVEL6Y<i8UC<rn&}_X{Z}ej%GRUnpAj3w3?|O!tp{Cb8Vlr0?>XHqZM^+5bM#
z;R~PWMa3tQ^!r4HyiepN_KDK&e5AgXk8~&GBMDl3B=t!jY1xYpv~AA^DvbX?2W&sk
z{TUzV-^XE69vCLm>|t_q8m9QU!&LX@Jsm&yo*tLIr+?n>X|myaG7x=FYj3@yZB6ee
zedjxBGJ8h@6W`IDr*G+V?^_a!eM>4fZ^>}_Te2B`LtFaaP<X~0%5i){4VrK0z|a5a
z+~9xop!h%f;PD@gTJ#^u2>(Ya*I$!v{cBnr_?m1Mza}TC*W~-?747PJMG29wC};UA
zDxds{n%=ymo`WyxP|8a>VgHiOslTLaBQNOQ$rtn_{{_8vdqMB#zo5^8FX;QF=k&Yk
zISKebr&08rgv6hd$h~JYw(S{-hBC2a=km`;<mFQm-uslsBs?WSyQlPb##8$F@d=F_
zeL^3zp3vJ(Pw0i#6MFRfG2I?|OqWX^)1cR58qj}C`$Zm8=Z!~H-|&b^f*w((=_87j
zendMSKP1oYhqNK;AuV6=kZ8(7(ti7ZrXPAhlBo~qpZx=Rul|7UjohcRC-2j~{QFez
zcAv86-={Fa`?TfKJ+i5~M@C!kkt%nO#K+&Gkvn(ke#>1t8FH7}&F@mK++7NJeup;h
zzC$K)cWCD7J0z-nhu#j~ri=ZzsVCz$<vHG_AkEuk_wyDl7`#O?#kc6wmRodr;VtSK
zbBofi-XyQun`E}_CMg@=q~8;6(#`ufsHgn~rG?#~%~m&vQ@BC0uddU(z1QhP!gVUM
zyH49wt}}YjYos)AjXq>uqZ6C1QL)xF^7(z0xS^{gQF@ggdtRm9MOP_S_$sZweuZY#
zU!jlNuMpql3S~%Mp$!i&lSb!d`VxMbj#^))G{wub_Vp!F-hYYSBwnK3Yc5fQ>LoJ!
ze38VDU8L*T7pdIoBDv1JNE&}G(7T}v)LVLig1s(~k^TkxD|~?luAis4`txKKc%DQS
zpQkgD=PCK&IkM<HM`I(-(P`^*l%RNyOkWR?;Qk@%PaLAqHAAGQIz*p7ou!U}v*eL|
zmXw{&(p{~yl>d8>mJbb*Q0X8Y_8g?3MT0b3c#s}lJ41zaXUKZ{84@r#L%Su;kmrNb
zq||YmE`*(?7^~AXU*R-8dwGfq_MRfMgj4j@_7pYDI7PM}PtvHPC#gI0ByHMwlEmhm
zq<ue6klWx1k|;hw2e+Ic_l4|y%n3Sh<v6+494E1W<J3pTX@mH28h!5=wYDCkRlAPS
zi1{%plRHKx&j;vv-vFh=4v?1309~3kK!NX%lI)SAv@h)_*{?rJKQxX~={G(ZoZ{2%
zd_IM^@oCb0KJ5|U)9Q=;G+fb7>AwA>Vbo72MElA4))D&Ic!Uae93kx`N9c_75psEa
zn0|I0rrgNGG<*4B8c;e+_WvEC_xle~e9|FOTziPRR1cBq=Yw=};2`;AAEdvV4pNTR
zK~njBfcBg{Kub#w&`pm6<f(UnzK=OTNmuvNq}u(|5U`(gv7ZLS_tVOI`{-WlKJwhP
zkG`1iqiDH(B=&qS7543=>9KpMb=6+dowk<_zuQA*hxgF=)IDV9u!ruc?;+Qb-Sqmz
zZt~CDO<!Dg)2?~D>F?h@iap;)!sUIG;@wB%4f-fkq>m(T^ipnpFUbV<QoczqO_XHE
z2R$Uy(L=dmJtSq-Ls{}YB>u9SQulO|NPIWNukI!R<!%Za?xK++U9>H|i{7m7BKKKc
z^zd6J*`Mm9%lVyT>DEaDI-R61&`DhvI!LXegUWq6NXoE-lE!w>uN&<Y(9llL0^7-c
zaXSr3wi7*UqwbD2ni1Ycc~)&Cq|in?UbfPUJ*~7hzLid{ZlwjvtyDMMLQ?%L6qVjW
zZ`Zew!>krM^{tuapK7Mc{ALn$Yo;KbW_tLqi7YQPQD1ozP4;P`1cN4eFVaM7Z!}VW
zeIuy_Hd4AtBYl==B!>qL#BXmP)vyLiv239ClNxCCi+b9-yPg!{>M7i&o*quCCzJPe
zRCl<J#-!DeyF(qFQm><#Bej%xqL!ZL*3uG}TB_5oCBeTn<aDlvj+EArqE`*=TvS6>
zg=$FqS~aECR@3u<YBEMOm5Nu>m%CN8qP2>eLaIo>yowxTtElH`C5`Q^B<JW#+P9*T
z#HUn}+nWkHaG-)Dk}GKQ+6wmGt|0Nx<>Wk2PP?<pNn}$wt)Ej)?LW)t@0l`MRa8bb
z?q&2zw~Q8#Dx<thrSzn-l;-=DQjAe4T@)>)skchVx3Po{1eK7mX$jd%l~DD=VtU(A
zOpC&cDbA{xF31;?{L3P8-BU#EaYZy@Q$!4OM9J?9>C)jsl20onXNN*+QZJ<UUkhmA
zi2@4CEuaDC0ut6PAnQN*ls%MB*GuwA!84y6_428DOg=rml1FMadF1JzN3C2Qy%Ec!
zId^i&uQ``GcjnUjCAl<LhNU0pP<vMny@|-7*~@asQ!$4cUS-qMz1cK9A)6d+v#CTm
zo30OMkz{`sS*K@F;`%Ha(8!`+Bbl`DWG1tROlo$?q{rHsr0_R`Y|dp+N@)fScxKRd
zy$sS8${_cv=~PyePM7`DNrcjgH$I)V-ASW{<}|v!GmXT}(#TjQjRGI1Qe#&t-Hu2l
zv1O^mQ%t3;uTrRLZwfK&3<=n#&^+Z7avn~m>?6s<PfMnE4#_lGBbls5k|^Xv5;f!|
z(G}+;`ZqU;=KM({`=LaNFG-{>k3_n=Fp-4DB+|Sq3ADaCf#SC&P$w^eZjMVJf!pyk
zt0|srcEr;z(|D?uil;LV<7l`ej^x7Qh-Vc?uJUn|{34b*cE{3{*jW0uDwZZsizVZC
zF|_$m3?-$+P}{l~x}X+AA3jHu%&}-%m>o@PH$_v(oM_Vd8byIQQM6ktioOg+(t<6K
z6gVo9dMhJn*f4^$ZibUrU^q2Mgwx};Fq&);Mr)siQdV>*otYd;f(Ley!J1tZ@G*p%
zGD7J7tPqku6-?%?!4&p)Cv}zXq$heiY2wu#wA6nG1&i&V=B6OJWg0{xj{-?AJdoVw
z11Wd+cH*zvPH*3CBl(nVWU97}whjbP@x}l;_QRjv6!_D``ToSau$A1rw^FL`R_d<x
zqwC~HzwY?bv|wK{mGPx5T|Sgz?L%!Zz3F_MH@%<cO%o1#(Oi2kTJgn`{IWeMZH_0k
zobjMjn?2}>fCv38-$IH8TWH~RcUrm4oxH@|DYj)Zm6>g(zQ=Af6yZis6x`_h9#@*M
z+Lct_yO2Su3oW1NLN3RgDQJ^3CH-`wl0qkHoA1QFPdCvy?@e@1coV&?-AKP^BZ=O1
zq)EY!q$=Y`I$axxv)(|KFV~Y@+<J1Fww}BWIZ)s_2MYgePYGG}l%Z))1*g|hx!XFb
z{kN8y%hpooqP5g_bq($FUqgq))=+<w9SxY;(TRt)bSli2PEWF>GkvS+%t|J2Z0Jmq
z4V_l8p_BYobbP}qI{IxT9m!is2eenxo}m@g<FSI;Mz5g8s^wH|w46$AE~DJQWt1wh
zjAGlYDb(DWwmr2Xk0>kJsANT}_gRv;ttIh>Eofev1*xc8klb-|5_K}CUq6@9yTYaP
zVE$6NaKViFz0Igo*o-P_moV#ELZNp|$#bVEt&ujR#hr^u+iEc>y)Yr+SQGj<#f0u1
zFs4&$jH&A*s5k=@GYjN(lE}t|NdFH<(@HoJTFB9xOFX*l%cH$xc~n|&M3Kfu<a*DL
z%t8!FW1=CA>o%ab)&_Lpr9O4V=~LD;eeyrFh*qv!L~}puk$9FKy_u~?gQpf!qw7M7
z`@4XgOBWDNZvn|)(WTFRx^zKQmzo>qQ>@8+a=foY3wP;|xU3Gn=$=PMmd&GrSK8zo
zuT6`mYm@xpx%7VBTsr<)i;A<f$WK#?Ois_CiEeY~)n83ISgJ`GdYa^PWj4**I-3N?
z&8902v#8c&7Hz+;L5p{3kd&+jJ?d7c&SmNp{%R&!#?K_V=`-o+AvNk+r$%9)RmnU{
zm83OQ>E0<7YI0SfZGUHwVd)GStv7?tT~?-iKV@<hRVLMj>GZ~UI`!V0Mj;{7h$c>>
zG2K&X(0VFmzMMj~aZ_m0v?+Aw;AE;?JDFTQDUnL161|wEL`^3Z$;(BNX8%#3H^mCn
zwm^Y=F3FRouRQ%HB2O)KlgNWHrOmu6M^AUkQH``5ZR(UIB`aCF`FtYf#Z07?Qzp{5
z12S~dPKKgBNRwf@G<{K*rjFxMw8cq^ru~wnTZNMB`(KjGFG$coFA3T!Btd>P6G(-d
zK(}v+Q&x~TEs+$bA8q5Q(|kO+J{2RmC^0&#C`J)`$I-mi<LK!-Q7T9gC37`V`f+qD
zwK|Ta4c|p*e7*=B))pb(Az_;AAx!5+2~$|55X~|aqFdL;P~x^Rv_O0eJ#HRNnM+2K
z(W6oHDr^+xPZ~wWeS-96g&-CECqRo61?a7^0BME&<6?UMa@Sw~;nbD?aH00UxuL9I
z+~m_gIlsR@xWfy7aO3^HbL;EBam{x}xDn|QZn4!@E-U5>cW3`+PVK`dE<pVgcW~23
zZgk-XZrS-^E`Q80chBfOrxN&%^J;y|bv=H=eUX2|8Law`i%5FS4fMa_#*Dn=mTJA^
zk~hEL2Fspv<E}pAtj0a#Qca$6gCS42vE7fkr7s_GaZ?|0N7p>${-i(P3{KqVf_~lO
zy5`^GUVGi;RBG;Uj<;@e1roQp^Gk1WLXkH)-kuv=;M?n5i^_HG;reUb#N4Z##o!e#
zT;K}Vz34Lcbn7KfuJIygasL9hYvKj2)%rYlH})JSc5sL@`goS});P-*I}LKD3(s(0
z&Y$L#g-&xTc&E6~z>{2K>k01i<Kx_K`QzNoRmZqhNdsJH|52{)E1w&h!{<J`^>a#P
zN4UjT4s)KOhq)}{L)`A*gWR3Y1Ki)|`#F^<`#E#FeVljNUM}O<9<KYxZtlvw-P{+C
zK2El(m(#n^!>tqV;ewZRbA@4D+}_?!?%L}P?(_5xPRhQWo14|fS)Xd<JpZ(C@e5kG
zYM*BAaBUNJ^L8WmQL>R6Z_&W1Mb&fITgTbItL3(-)^aHuYPg!*YHt5v6?aLXihHrB
zlKZo@f|F@1=QQq@aoof*ZnbqO=Mh`Ng&ip7vOW}XwdzIOo=t_^nSuiD&bfT<?dW{&
zuVEf1u|1cY-jc)3dz8%?Ps-+2t;ph>6EZpf!x>!U=X5T8b~;z;lEyU`r*eBQrf|oF
zQ@D#<GIuX1iF?(S$bET|!2MH5;KXd=IoaemZaP1fn>`Z4EzpYLXmd1|sTajn*GF(Y
z(&5~(=uqy;`w;GlV=(vO><;dqeh??#w4GCw-Nwy~^XKM&^yA3Mm$N+Y&Dk1xaT{Aa
zxGj^ma9a~LbHSfoxkwimF5#jRm(FeCa@riZB83fHd6ENH{dFBz@3xj}x@^a_vYp2E
z4jZmhX%*L%vV!aWwv6j`x8}O9T5??`7F=i7Qm%c98P}R-$~FHm;Tk-Qxti<5RhV*I
zNskeiKh2QK%+Tjje(7<sUJJSKo4VW%v-zA~-#pG;S)1FKrN!C((d4XsW^*RDHMm9Q
z>fD??YTOJJRZcEv1}FA!I`_|a8u#hW6z+w^WbW2pMQ%t{fjg2riR%)O<Epn#<Z|vw
zbFo%Z-1hwvoa@X9-0J-CoXIFLZeD;WH}!!CC%#OW`*mOp_ey;<ccVa%J3d-~b9(xl
zr_cYvlPnwIz1;bk$6x({S1|V-&u83!JmVKHc(TWy@?KXw;vLy_pO?Mn4$oERCU2qm
zHJ<S6OT3#W&hwh9&+<aTPxH*}Pw*x!7~nmZ=;!TzbC4HvdLM6P-EN*zR1fdf`cB?%
zy*6I7bTiNTeLYX^Yz^;GLnW^@ri>S~v6#mh6!3&)b9om(Wb%s6rSY7alX)}a6L{~P
zVtHP{k-U+)A-uR3+jtU{KD@Fu?!1}ePQ30D_B_Mz)x6`n%XrJ)nDMUHg12$K0q>cV
zF3)Fh4)0U+OkRlobl%@#1zvoU3{TWaoR=vl!jrxrz|#`@YP2x)l@agtT_aQbi$<2G
zj~T7h+iPUk&|>5;vBGF$T(*(xr#PdbV_S``RIf3*9mz9#=%`}!+;E)HHJvAh58ibd
zUbYQ0d^RL!cvr&GKtLcG0_;!fR}``*SROWg8-?z1gNKW*MzMG%az`Y3qA>55#gVr7
zC<JMS9r0t>RiT!`BlZ)b5WTnSh~Ei@T|IK<NOwRa<8XO=L{%mdfxSPEoNJ3f;ziN^
zcEbq78O!w#GVJNzwi*2zM&YQH)b2mu9)^osjr#j1hT+&r^ZrqRp)3x9U4O;tU665f
z?k|?!#r&#$`@h?U;M~QK{*!6JI2sY#FLH1v@-mbAPd(Uy8Ks&1Vn2fz7eapjeX$@U
zR+sjhPYlHK((3-zGTR}Y)!08)bQ`XPxAzBr^~bPVZ-3>jt(d)Je}7)DAFQVI_iu{x
zh3xS0{_)m6ustx?-z4gdvtbwed3;Zp=w0u><>P_qS9ki8CAMH??xTJOhIQMa`=Wn6
z&kcu$-t-rrbise?KlUpxb;i)6k$$26O;F$XyWdu8Bc8n!;49{D09QVm@BPUEvDU(T
zTMK)XeI3hxUa%HErDA-YyLPx^FoAC=Z;SI+CHdTP8_f2U;ZF-)iQ6Nx{83fQaWqPv
z|NW3PPK{FHOJBCc<)|rq_Xp+}8kxo){mcv{9y9m?PfVe9MU@|L%LHrn)cGEaf=V`j
z7XL>l2dg)le4{KQJTRKeU+igsLkaWvDu!%t|IB>;=P?VxgwM{w^7yO_tPY>mWqct<
zeAX818hmywuxs+!wZZ-epZzbe|H)_n8|)tV>|Vg`iO=qh`L<c|*}a0@GoRf%*fa3i
zv#_{oEBWl%z@CxMo|WMxZTalk!TNyD`U0#^_^fZh`iRf^3arogtna}3kk9%OtWWu@
zZ;ACWpY=7dKIgN(CpHFrHWtLjgwMu?*ckEISP>gDJ{vn?W5{P?No-8{Y;1{*F`tb!
zu`%bfu_vYje5MP;bb`-xgP4x+nXVAi89vh;VmicUx<pK;_)NEm=@_5s8Zn*YGu<Pm
zgM6lo#B`F+bd#8l@|ms@(^)>#U1B=SXSz&Gr}<2`iRn0>={hl;=QG_WW&?a?3&d=K
z&uoLOXNB{btq`*rKC>NSHpFMPM9il6%(ggYV|-?79J4t-vptU4AfMSH$83_%Y?EU)
z%4fF9F`MNx+vS)I^O-Gk%%=Iwwt39P`OMaN%;x$3{zc&{lgCU>Fezu^!(<+l|Nb%@
zI}=kTkN!j<kjWp0ZI58`iTz$|VlwbE3JOd-eng@DdlbVpMPU*X8i~S&uTj|gB?`fx
znS6?Z@5d<Ee~5zNa1^B9vum>7n*Z^1)?rmWUl%vPR#YrhY_S6crS2?I0WlCn3{XNr
zK|(?<x37XAf`y7Lc6SGNw%uJA*xlXv?(=(|_xp#>61Z_<&YU?jpSAYNSNu6I&9Hf4
z<~mzu3}9~l$zy)sBQt06GADoEjPrNR=y1o3NyTPdyUE{o!;HWpX6mn+vF@@N$C<Og
zd7k&-EPv){e$7eVuH$AbKWc{duo*rF&8SFb94j;<b)Oma_L#9}Cv*AR&A7b9jDSu2
z8SBk(Tx({g){Ga+&FH$+4BcWgb}lgE@mw=1<eT9z(+pSU_&ukX(QUFBPFZF&%rJA^
z8#8Vg%vhy0BSvjTlNA2kv1VxE%%~A##+oSJ{t;$u4&}dvn3=;evp?AkFMl&;^<|$x
zFZKy|@n?FPF-m1dx~mzpoy}P6$mgRS_sgx!&^I?@SY!T9doxPf@xIhB!(5d=w-WDf
zSu>JKn_>0OgegBwsQA@{@gGch^_sl`&rMkQ$b^q~O>n+t!q{sjEWK#LarPQKI&R|p
z925RpO!%{hU$foB`M4$=Tx;T75)+~dOlURVgvYZ?m_5w|_sJ&Q$S@(+WWr~SiPwTn
zco}a(P_zkqMwr-_WkTp+6IKN9=kzhb#+&aA-Ao8{Ghwuo2}$kwUrYXf6aF208M@Ts
z*Hq=#mgo1B=J)<FqUtvz_P#e_&`TrNDKaAUjuBsqjEK8v#H~|CsE!yh$700OT}HHJ
z??d!jBNi?*;^+b+9?ml2`xGNeXBlB-W?w`ae@3Da=VOdmH^K;Ah!LIxjriNwh;3d*
zga{*kbul8ZgAw*Ejab^q2s=9?va1>Kro0iprHokc(}0H`4V<rSK+q!t#upo~?1}+<
z&lqt0hykYy4LG{PfSnr*Sh&If%|ZkEu)m^4t^rrm4am_M&?VV`8!-kXMHo<Gr~#S&
z29)e&Kne_8Thjp7_6GJD7;v+`0d;E_5Kz$ob14H>{Ln+b*W>&%J+9ql&&4%8j-AzG
z%Mm@M@7H70Ha$A6)#FQn9-H&^2%VzmdZ2nN)$;EX^(Y*rhud&Hwg&1^ueTn?ZhH2P
z>$$cw`#GBGvC@uzw$bCSwI20<>)`lN2ao4EsMycpbXA8Yr*$ZEP=^P*blAQ@2kkN)
zy3W<%<rE$A({*sx=x{b(hoK{NxHCkD!G1cN=%GV<R~>TM^KrMS4lV6;h_0eTL1`V%
zeAnXb8!gH`(xT1{EgGEDqV8cWD(}&9K9&~Omuj(z{UF*LEj-LxW^c7v6|F^|;aWTk
z&_d^}MQL{}GCFASqp22Ab+lYxT#LpfwMhD+!JZcye7d87!(|QnAJ-sZzXlUGYmm2G
zgV}R5n3|)3(WJr1WDPJ%gX+N==Grt^=&3;f`$+z_)L>bC4cw|~aJn@A?pqqpzf6PY
z-85{tl!l7O(h#vX4VyQlan4j4+RjYFF!q;ZXwtAWHVr#N(?9`fIM6c<ySt`gW$QF#
z+oxe<)igMjPQ$M+YV3QiMnbU~cIVaX2~}gj4mIwtQX^`f8V_>R2sEluI983iBh(l>
zkpJ(k#$OjTy0%ecl)V~L*o(5Rq#Bk_sW|q8|6Nbz?B-OgD@?_dO{o~QBo$rrQt>yP
ze?Kl2iK9|cZwUXN{V4<8Q}L*6Dxw>(+N2_=WGd+6IL`7Nhm>pMaNzhj&e0hM_jT-5
zSuhSWbH`zeVH}RckHfjpaX8<99FDPXWryQ9_Ac>z*t_CoH4c@(q~Pq66r>lWp#6yy
zT-uX@F>6!sb6yJ9KTE-1_OT?7Nx|*l6o@`4$ahb{<2EU1Sw97ll~OS0cQOvVPR8Ba
z$@p?M86{;htT!d&-y-(4Oi9LdLo#;7C1dh1_Pq3EPm4z~F0@I8sa`UgRZQl4P!a~R
z$K~$LB!rzxLebtN^kkpQ+PO*0_a|YHItfeI>vDHs5^D5Jf@kL>L^er+xmpsYmq^0g
zcZtZqn~0oqiBMY-F?2&BIxR><smX~rnU;vGQHgL1O2m^M{QpjgXxKOrn{5)|^mi<_
zvj3%7@mNedH5PC8jD`2=v6wx3EN-TcMa`tK=oK~=N&UuRru$f|Z8a9VYmY^tHS4DY
ztbLGxybB3Pk_qtHkboNV6L2Fdf$Oa#z-vST-u6$xR8<0+wn@O&Itg$plYq^i;?d|q
zJhIQn<5^)mRO{lo=4d?5WyGUgQaoHk<Jq?wkMS<?n8V(f<<;Y{`d=KDzK+Apn{m(`
zkHgR%ah&VP-k2$IIH2X<jfz8?z&Kn%98%iGp}buj=2*v}?#EcnzRMn%GqD)ECl=>d
z#G?6(SR@-_u{$~z9|p#vnP)8ewTnf(T`VSA$0F~;7|gjd1~X5MLFTS8NLV%o{ilxM
z9FQ^i5;+F@{l_59V+>li9D{4NW1#*QgDUKoDJY6Tv%@i1wkZa+=Eq>d#27pp8v|8H
z45oU=;HqN`s@t<~rd$lheTv51yV2NwihVOXqj7dgG|uEi<8W#;wuDDxcAsdB?Glad
zjiXVi694_{XiR)C8lBIM#?9TMp<Xr`6{d_vzIrt3M2tpWpV27UWi(<MjmC)zqhbGL
z6vo_Rf6S>-c(G#?>J^Ma&+Ji%OdbWpuu;hI9)%elM`3E+Q5bJE3UP0v;CCYmEe=O<
zKNiIqY3!ddN5Ls3inFGokm(VHMh;QfVH3qU5Rs4%BjJ2D603GaqT-TB#AHW;k|I$d
zguOC7BQdF6B=*&c<T2SulzcG~c9+>3Q#casR*ppLsUy)qJrd=^M&h;4NF3`p5_9ZE
za{W^N{i_kUc4Y)IEF;**J_5(sH#1Z{0*^ySV3f}Yu0uWo0d+=TUkUcuyokWqOA(-b
z5h%Sp0^M>VFfKU)OM)YCsCxv8TeDxLdIY}w49Ay;;dsrSnd0r?IJ6)f1?k~P8N+^=
z0pTd+77k0}a3quuN1YF0*n1-k0SCiye@z%hPY=Trbr?cI!*J3o3~k$mA-hHxihqT|
z;ZZ1}PlsaJwoqK27mA-|_Qi}2g`;06;2a9C`l0AiIuu=B4rgEQaITp)9FGcyV;B2m
z%yGlv88{q2U58_Rqv04(b~rx18HUMMhoN@iFf3j+jO!l^!}Nq<_&snK!rh0Vu<<Zd
zDK`v5-iBbo)ev0W9|G%TA!s)#gmVx=5EU4LajqfIHw=N+Is{{11!LHyV0i8cMuWw{
z_?R9HiVnsEzhHPc1>>z<Fy{Rm3b!Xiapm+-L~b35*ZD&cryq*P;X@JVJrw)f3`L!4
zLoxR25Lk+bpwyuu!0I6wmpcSY6Nlhv&=A~r8-h;_hv2W(5R`m57{AUB#+x03aedxk
z>@^NX-iW~%;WHSm+YZL7s)MoO%ODK6H3&aw5azEKgbvw*Kyic6Ghh%7I}d_O-9cFO
zHwYCT1@ZG*5ZBZSLirg%=r=A1liBkkJ%aGOQ4lIw2cgA_fp9xF5IwgIgiroJcxnft
zGkaa^JqO}nvw^r-ZXnjb4#c>NfpFd#h_`bCQJ@cmPgo$Hbq~aNhd@-V5Quqi2B6NR
z0i1I=0RQF=z-avd91k6U2HgiBzWD&`EH?n3Uh#A7g#ZlQ9sqNG017k#*cB3hBO(B&
z8wcQ|RRHLjKQ^8A$E;2MNSfgfpA>)89ORE;7k@0M=MVqC{qgsHf2=&xAKh2?$Mx*~
zh>GoxSN-}UrelBHtImFwFMil@-4E6G`yqOfA9kDk@H^ZOZaw^v*xV0G%KG6L`&AyD
z>4%@2`th;p2b<)6s4}o0th@BX=i2>H{G%`S7xzV;?2GUvebI74UpyPp7fX8fg`Y!T
zd@b7-b6)g8hckU}U}GQnOzVS_WBb4}pbxfp>VtYU`oQp|H?9@+MvJ|@ku<+IcIeoj
z64DzDRlU)>L2tzW^F{W3U(QtU#p>n0Sf9Zf>5BzkzQ}U$MQmAL^m^V4_NRK`<+@(j
zn#10c*j{MXw->Io?FB9SP3pY$!PfIWz!o2znC`>b+&(zy?*m6iA1tWmgWn&#Ik(Fj
zYuR7&ai%w%Q@oKF=#7<~y>Zdj8=pUUq1sh1IPCP|dY4{s9p{Cv1HI7R$qV*1ykPaY
zCmvtv3Cj-lj?C(bK`A{^JFq9$pX!N>>g+A~*aMd?^+5c#9w?dD15*=waJFU-%;?Yq
zWo&w2+}rLbKG&U@<nEX?r8^$Qc1PPj-I36`JJyu%&i*=2SfBJn%Qc?x%JRg}C{K*)
z>4~_eo}AU;iHHZ?;D4|iT$Xf$ov9l>4(rA>#=2oz-EIi@0aUudHn-gX$FZRLIAH4l
zz{e3hrUgRZ3fyJy$KVYDrzQ(@juzl$EqrVy;9Xj<FHD7-2UMtCpn{)41yisJYg|+~
zSxbe7pFQyTGJ89=dBAGA2THQH<7;mZJZ|ZMGi5xm;jud=9(G62Qg<{ox#MAoI|^Lg
zF`%|P{(W}Cs>^QZ$sUg4scy`cyWvYOH>5eZ;bUnxL_KiDWpd?uYp%%Gy5jX9SME<-
zky*_ZC*HcC<XIQ4o$G>#EEi;rbivAQE-18j!Ren}xvo!FT-(_d7xKEYpQkI=Z|REJ
zE!mG@-IaZ{?7cY91&<bX!75D`ga>s&jZR%~s7e=%e&viZC!JBS(it5lICDOhGd$d!
zv9}icFg`h9;RPp@+USH4*-j{obV6lMCk(N7!r~vDaqC)VRNdYg-KKR$^q9_k@9T_J
zO_+N5+X=^Rb;23;Q=FdJiMOW{cJ}Us0*6jWFVzWQcOBup-w{@G9C0?u5mWm)qE{<N
z{IYVy+WQ^hXX(iONk?R*bVQy09kIN1M>v$}h?NgIpswtIoOvDaDWwB~`gg$A)*WEY
zzKFmF?KumkJ#Niyj~XfM;p5jHDXrRLz7_i=?zO|k{q67|za3sDw!`~A?eNB-9Uhl#
zhpV^Sat)ET>^Eo&Lws8V^lFPnP21x6pEg*3qYWb2<6t+f4UR{*L41!ksM4Sf)_iXb
z_baV&VpD7M%WjQxBU-~-)f#(iw??y%tuXm4dly!>LN{LE%nNCSJI<}pxN0key=;lO
zM_b}#K}&qpv_!2y_AIn(i9TgpBIH2}L>0C`OnwW_L~DWJzAezNX$y4y<AA!?9q?_d
z1J36-pdiu#(ZT_3>Nw!}hvq0a!+wKR%{l+RITj9S4wp{NaiL;!ggt477t{>#^P1sh
zQZt12X@*P9n!){VQ!KgO6u-AN#lW1VST(XK-gz`d=UPpX{H_Vsoos^QWlc~<-vn*g
zOVGPr6O1UsK7)IWF@A4jWaTwR=9tDX^=OQw`i&9#r4hW&H$w9@jd-r35v~qtgk_G6
z5L2NM+B|BAr-co%aCSrVj&F!hUJWs)K|^%<)&Qq2G{Dfc4e)4u14IvPfTxZPFq}OA
z7arQfz0jU>yX;XS&K|)%?Xju8J=bcekM8H{BV$#495B|$=b-v%+P*&emZ^`ick5y5
z?s`}`tsZubs)vK39*)(jhof)nf{rt{Ur-kX>bl7CtBcVNb<zE=9qJU>;n^lTY|FGm
z>To-BcDBQ-N_JTMxDI?Rb?|Oh9ZZj{gVsIjfa=ykzmK(1bgDMjmSxq{hM#|J9B5G+
zZT{6lUQsQ4*i;LBGHYQ8^Y?E%*Fx8dwV->*-2J|qcsHXa8b{YeKQL=wt0rc>se#SR
z*dJL~1DBI);I?lK+;3EaYx3Em=)5gXt+K^#gDn;Z+QQu079k~VIrFnRN^Pl*bD7mK
zb69l@=v*C@n3+FxzZ#FfnVX+h4VK7i2zIZAPt~d+^LbU+9;k{1`BhOrt}5ntuZpU6
zRWae64c;8HLEs`A>`b<Sjjs)&8ropjmntZ6whFwKS3#zx3J&;H!KY?b(DYYj^u1IW
zNoy)&y0J3W1y+V^RT*dgF|&TH5^gZlUNoT+E)1@O!|f_zYw1duce5f4TPk8`W<{=T
zQxVpV6>+&tMJ&8s0ioL~pk8(bTp3;gS)D6zo+`8Jcgw@Pvpno`%41hpdGvBFkD?0Y
z5qiHI&o7iiSZ+Do2rtK3JLRyiVmUN<P!?Ic%i?ivS<c-pi<w=@;(o=lX#JoJ5_Xrt
zrra`k7G4JRyOcrSie;d_&+PavYglruaXri$ubr&%r@S@F-?M_vPAgQKY=z39R-6@N
z#rJP3Ji1*PXSS8b=B(1l4JnPtj-}Dnx-`n%Dus)iOJR0KDFhBFg(~ez;Yi6+7*|vh
z4L6j;F>^_b9$1oV_LRheKPAxaatZ8TT>?GyC2+id33xRt0po{%V)TN4!n?;mQUCQ{
z@qG4QW~Kg$5l{b!YSaIS-Ch5PfcwA2!|dN8#__j!cJr4AN&h8|xBev@uKW~6{ZDbG
z=}%GR><{5P?uXFU{~?wh{VrtOcX6r4cTsHlCT>T56IUvI69;#G6)T5*6=tii!hhoz
zQG4JQaqZV<k+b5naPIS2T>tn<j9u_a{Pp}KCcgM6O5}YMDJ~zyoqHdIYSITWyZs08
z@Y;LfV0<qkn!OjZ&b$+r<aeUj?w$B>@U8ee`mHEs^H%)c^+voM_C^$yej|3Re=TyE
znI7`}m8ieul_>IhC9+??6dh;16c=4zic$Aph|gIsgr*(qmFHrV?zy<w=(%t_@l0gL
zKNHt&p9%Z@PepL}Q!%Z~Q?YO36Hz?iiTLvUv9Mn9n3=7|qSC8JqEy}^@xIF=aqad)
zu`T_fnAq~6@H_uNR2|1Wv)u!sJ8)k#iMlTiRk$w(GrRmG=$;t!>#lgV^sWf;zAH|=
zx+7ZW-4PSJ+z~~^w?)GVw?(+aZ87gmu{fDnEZ)~F7B+>qMDy@lqO<ia;ky2&=-U6L
zX#4qws5AeD_^rAjZalm$Hcq-O(%N1ZZkLM0m((J$rf!iKaNwHwH1e95TJD-?xaq1`
z8*o*$`g%nyXO7qwSA^lwWpR7bW#QEJvdFx6Nt_#ZNmRDGB)sHBks5JPEVjNV<T_@A
z`&|%EJ}?`c&;MM{izj!^iE9(i32J^$6r4IM)bVG9PqnkcX4e^UamX1l`S)qzw)C`k
z+~c&!e0EAS%snNxwLc}?FP{{YdQ!O9ofI1_Cq(V=6GC75geY2lT(s$ZT%^4@CghA`
z;%Db$qT}_WB2;%&WZEAUD-RwKg(HuMGi8p5tLqMnYkd!k^Y0FcgEJ3_4bF$ev>OM-
z82v#Z8XOcA4;>H}nZcc2=78{8N8(E#5{utTp~{oudS@wOiY(%@#v;;~vHdIyMND|1
zC@NJbRIB!j#XkGRmlw>^PT41BwBIMLT-+<Fr0f+vYVH+@d-jOAL-&Z?zjllBi+79r
z*ezZ@*d^X%>=G}U?-F-U>=fr>c8Z-9cZ%7Yc8G-jJ4Ck++eM{W+r>qv?P6NdHs*%5
zi7$5B#FE0T!gKgmap&(Ak-T(^DA9e3nDl6~D3`feq&sXDUruZiBVsm*6BRaz78^GT
zbH9z^(%TK9{)`PG!f}IGa(TTdN?9+;)?6<fcdrvcgV%}V?`y^6`D?{|x3ywL@fxw(
zutuz~UnAzzYB4!%wMZ$kS`1pYN_6hNN|b-JQru+rbVak3V$`t}qUop=;#QdzB4^EV
z;nZunxbd91(#gw2<<`qY!Re)<RqRr+x#CjMZsQWMs_zm}=S_i_IJH2$Y*!$9pI<Ci
zCM*`;t1K4YTNa6_{TGP~?-q)RGZqTZjtfO1v!M$T7YM4lK-}IsUwrmw9`wUJQ9X~@
zPse$}?$TUgn>1IHt2S4B+d4<w_n#w<yw4ZQX5=$t%#7#7*`jvhY;nhCwkX&#OAPHl
zOW3@dDGp4VDPr2s6qV02!x^6^yej93n;U0{(S2u#_phdll-%j!ee3BW`t&qW95YS$
zl%FQHteq;V^_nW;pG^_RvZjby4pYR)W4U5|WUhEsI#;w<kt0I8=ZF~(CJW2>$>LGN
z$-?SDwrCuh&0N?d;k#&(800=l48N5n!nIjqc%3W}v?o*e49XPFUnUCs*%L*H&J)GG
zOBrHsVuqMvlOaMjr;FzO(#6YH6U6$Q3CuH35cN)u7iUK?6KOqOsCt=2dZtNO4jaXr
ze+E%QWe|=!z3|$j6a7DHMSn-F@J`T(&KuH1?dNLop_y77ibxgN1>=Nwaf<j^J4LJ-
zm@ItqlEl4pi6WswqWJ7RRwQO5h(`zFh2QTuvBf1$lu3;hLEFZNg>PcSjaD(D;;3lR
zW%+0^<nAbuRCkn^Fepl7&x{n4&W{v^3L`~~_XyE1JwmjiaPj*`m^khnCMG3?if)^R
zix1C-iTTZj377B?abaPw2)#a3Jgz=ejPM&Gu1_8;dLA1j)|D6}%6J5c;Ix5a_4YvV
z^34F@&}x7Pjtmf4OZ>&UTm8kcn*GI1e?Rd!x1V@^ysvm%vah(|(MKFj>n+x8_Z69M
zdWqncy+q5AKH|+{Z?WNqmx!?S5>@?riapsq#GoVH#oIrg!tCNH%B6G@lQ(fJ=W`*{
zO@w$jOeMVMdWaR5+{KTI?!w30jX6?RabdrUDEFnSaO==jM8$LwlUFdCcgIOsYCDND
z0iDH_+)m=^F-LL!Uq^A+wWHXa(t)q%_9Eq3JJGjsJJBGdt#~oJjo5s?wTLa(S~Tt6
zN?g^q6sBD*M3Z+8;$TY$F?d9C@oZr;k$kPG_*$i@7}u+bcr}5Uxxz-`<mZN>ZTp5I
zcXR{sc&WYUa;v_`u&pmn_pK)?WYra32keCQdmXXXv5vSjrndOJqL!$3r>1CCtEO=8
zUqkq0+lqdNstdoL)r4>7YC^<S7428qh&p$xh(EQeh}-=ui{06kMDC%ABKT(o(X4X?
z@jSM?ShKR6h`3W$)T&ih9P=w9#!j*pH4a*do!?7y8!IiI#FP^1<t0VQ;u0d;wuGoL
z@2{##`9G?^+Fz<CFMp^GhkRG%pZ%%|Q+-i2-26#Z)Zn8kWBPkl%M$NYM-tztf|x72
z8}L#!{P1(t)lSb;-B&zOt+9QqDn0R`YVha#s^yXQRFALTQ8n<ot?Iw)mP*t7rfOdP
zb=6kuA{EzZRGoZsS#=`llIp;*3#!e|=T&o7omHjQJfrHDc}ivf<%H@<<Z;#Nt4CE~
zJ&&lW?mVR0-}Inr_$*R=FC|q|k_%OK5BI5-1ngDWAKI<T@3>24y>y3atj%`SWz$ww
zySJNF8N)ZJE}h+=vh!H43f{0*m0x#_>eS>_s&C&{s2WBuS9QC-R2AaAM3uN}vC7<R
zkt%!E0#$CQ`Ks)sxhnJhd{t8a*{b0*Q`Mtgo~r4h>8igKrm3!Kr>Isw&ru}|o~&{@
zK1uc2DND6w#Y9z9^$b<52@_Nq_sptG7K5th0<Eflnp!n}V2Wz3W1{MKm3US0s~FX@
zlcQ8GSB+FXNe@?D4;!vJ=n<@1W;a-+{Tit1eZ^l@eQQ6}<te>YxiLN}5AU9;Crvz6
zlm4kxO>VoXcJ1w|^2~Qq9ZzypdHJ<h$<}RD?aQ`Q&41KP_2)oiRmh?SsvVkoD(j#+
zssP8Ds=1Y`t8TogqOv_+QRTb5oJwc1R;>yyrJ5W6*W*_6?;f^yKX~+*^U7n4-xH7Q
zGWR?R=!VAz^<|H(?az8_dV0)bMZp1&yg~asG*xzZ3^~5hqmya1hjo{w9+%(D_n5zG
zmPhdLsUEdzPVzW=cD%>$a;YAJG|?WbpM`k58`R&U!}0DO(av2w7OZULam?1<<7IkP
zj|v}4d-xuH>z=ywn)`f{#eLVX74B!;a@_Yhj&Q&9ri1&5z+Y|;&&+YVWpnEP`JeF$
z2gE$kK7|M1-|zdw`shrp{l8dm+W7AO&UztGzh7Ym_`Ul-u-<;NW&dl|Yc{9$KU4nh
z_;A0%5%A~lFJ`^(R-y1JYw?*{g=bl>4{KVeFb2F0g@vqVO&*2YSdZKI7Or7ExHPCx
z;SYE_3-egF9Zo3BWL+1iFVwL5f6ORU*aY5}!r`pm88Zs~SPz|<QwUb~8jA}RZh`l=
zupw)QRqG0?u&#ZxrSQ*RGa7f<U8pb(d`t>&uvR;9xbP@zw#})+t*rkBUno>~2R?3v
zS*)*~7Z)b7hC4ni3}(HieO{=r5PWP4+px+CUkYtmI|lwL{P~CX>s$%TeO5mHmgB5F
zYL&HYVAZ=-uuNy&5n9=j!pi5!GMKf=8e5Ai>yR_GEcIBYzq7OaVYY(LqvbB^uda<O
z#M*IKQ%eDB)OZJrk(JN2C4}|-$+i|()>3aeSZc94SL<w1xD0L&mh-F&hPqnTvz|42
zSSGUmT?UK7Y;c>gxUh!5^s+Dm@;~nD#ZNx|o%&i7o`c(!WiG3|et;!`weON3OHWqq
zks%g^_29N=dGo`JD;2{mhgko07-5;s+Gb#sMd3iWeOg>u$1jStRAgO$Fu_vHY{-?z
zNfw0>;Wlj1vo>p|vGiu`6QH-$VNFgoSrmSR+qq>2>%Gu)%Xrq0?=viYS*<cMEec!0
z*Mj9C^Cd0TWLq|}y13?8Qdxb^<XRN&gs&G%8P+lHrdiH^VUA<M3`;)iWZRh*g-PLS
z%F>v1P1k(O)6Zt?J~hX(p7m(RJd47s@O5W#WW8rzX!-ofjMvo`TXwVlSW#e6SQfrE
zEiSCpPA;>2XRf7w@CwUb))uc<S`^NOuV0HZt4GzfmQT#QcrRaP*~;4AX@li|49xM3
zmX`c;#E{LFNAH;#dAY?>z?x*(W*NfD{eYz!t9j{8%jtJ!UUS@SNoSpMbdSZ2mHP_I
z2j*wyJl}6w!@5vsu?%NjQi&`ISHt~@<@g&uPaO|gbgb(RAGWk(-7xT|MPY8Z&#}y8
z-J&`1AMf{>Ih?JFPFoZnhx;W<prQxQSxT{P8F0a}jTxOyk1tvjR)_m8OGVao<*r)x
zGPkpO!8J=H>+-hOEeglO{hMXqb3V@gw=5%BXFn{qRA!w%?v6!ae7Fy^3};QBci&>o
zs%!nwvhgYNMV3bvh5zAx((?TYAD{bAEsI%)BtN%!vie!Qv?y#4_obF>R+pA<ENxiZ
z?tg1J$GlLZzV9sxH^lv|#fG&^;wQ_Nhh}^)`NiVL`eN2si^3FfpKQrxJ-z3Lr4{Rb
z-(QyF_j!Mce_IsZi2H5J-+N|c{`+T{&${nq3F*YTC9kABf0sF*;8Jol>%yj`WeL_9
zuS?5$clh<YtYimP?*HZS+srWel##<&M^r5<KNj<KakH#c7$&|)$a<_EvE}8KTYNn_
zRgm3T8~>>wuifPBKVDIeX0@JPNq)a!#@E4><z&`pjjBjHR=(HBwb#u!x!p!~W!<Z<
zDvuR$Ki9LGRJbU<AIbaIxZM<0mvOAAOKj!$t7eRht|2p6`JN@Ku;OP;`Tv|}<11#=
znNnLSJQd&9WGB`S_I7gLB{S|kwUgagPj0Cz71oOHeX=j>V$b^W(gi-B73^gYYw{I)
zsc=|)f0V;mdqy>sch8y8u6-jJ&RX+ZBdIW2d=Hf)SRZFMkq^&se;&|OMzC(L+e|9_
z7T;%OD645>b9wue8Ih?Daww~>XdxB0i|@rUfVKL?mh$WgK0fnWNgvi*5v`@deewNT
zy0I?#)JASU#_i0~R<>r1%xotWCXDat(vH=kb_Y5Ah?#3(c92%A&(?O73NOa@efjnf
zw`;dfGJ-X;bZ2?>ARoW8ou$H(@z_A_J77k`P-oei^|wP8xsdoi`L2spI5QqUNS);C
zbb^a~VPWpAx2qh?>SOCBj}>yif7?xVV*S0+T^8);`%1irtiZati%Ked8jnNdy}f3H
zofOiSwQC;a_C01)3GOBpc8$j>GGn(Hg|9s2%U%3EJG;vO*3rfuQsLToJR|K{tJ-+U
z^c{ShuY1X-+qs=A^_B|r#$z72X`30tJN5dH?@ijuT-i}ysqk<-E|Q&DR|NHuvo`Z}
z*`TldxQVa3XMLr@%JJAqZrRAZoyJdAX5Hf1Uyj*ehM|JLR5&^wU&+R-wH5_P<2oKM
zL=KSG*Yf_g3zQ0D$73*=vxeKpfr0YTYTmExAnDF}!+(%e_&Xk_$rmfRUwk;2ix@JO
zw_%8!y@LDSl%Y~#^LQ*L1#6adh|F8Y_owqA^6^sMuDQdc!tL>RPflLK*JsO6d8>er
z<A+e$nzhOPFsWP2$1goxo?gWLf1e0hhc%|g2swJ88LjV(kP7d|<3?GMb$vpl>^GnL
zqpneM{yZ~Ul^7)z7Ldo5vOVjnywOrKhp+G8Xn81~+e6bBsc?ck{*(h|bN{?^jGRA<
zuQy|?yg$>7O5Sl&VF-DQD&z9Ff4?3tx6R;wY-xi0GTn^#(PO16E01HPVH$IhKNBTQ
z<?H51k}Sb`CO27nPT~9Nz!aID%lCWxaq@5u_iIna$&###Hm6F3OXTseG-dPo?3N}A
zC-L=KP9wi(ar?idkqWcOV`iC{$>WR>y8pQDrx|>FKI^5zGxE4v4o&ClFViUVCMbEu
zCV6T+AJ<xDsj!Yb_Lg1E%y|wRFXK(zzW0uoD~vo2t3N?193+p=WhK@zPbSE2dNas3
zU8d;xez`eaDvTtL;pKG=w?}n`EXP`*I77OoaeKr>sqm9L&X@C2dHc&{$`j+5360B?
zUsAX|Ud)sVTglG?vVStSpZQr*pTzf<KUs23BDeF1N%HboW+abKl7A9-J6mT<2iD8e
zvZa4K-yc3@ONGhgX9~GAmh+ekC(9FK`1>2>$hR?O44#-H6<(8{JEU7QpO3z|GHf(o
zPup^3#whORYEF>~%gN6s@^mDh@4Hjv>yf;l-KWYbtUFgvl?vy{&o9zH!i-*Hr^&J5
ze0^S-CZ~sS|I~H5R2Wcx#*t@-^KmONL%tZs?~9xv%dq}BIYTxH;p?m&PpAc(k&~Av
zhYmI4;+H&`GK7zJ@Jy+&qx`HSR}bR*ZIfB@KoGabtXcB<K)w&Ynk5ykl%J=hHS4Y&
zvt_*jeBIQ}myQ9vABKFXFsJ;?C4>8$ak%H4|9JlK{kVUsJXb0_DnFOWRekvWcx|rS
z-J6e(+dO&Pm&a)Z^Q6M6^0S+K>cj1E)O`8boBw`hzAVk!yTbyhaIE}%C+&OkbHKL+
zvQ-bhpA1_lox7XS{oq2WFs}RzD0_F~<Db1q4g_!C>qT<7;PxD_SdLPe!Ow{@!Gn2X
zy8@Z&&iiL9kOnutKRzsw3LDGMk}})HjQsUW<dm-b+)-tz%<E!Cxs;_+;b!@HQ_gkb
zag_Tqxu7$TW0owFi#nO{y!3Lp*pbg$^m19y(Tt$8{Bs8$S9M$=7q{o*F?)qncw2sM
zl?&SP@f^NV&TYfvkV7lw?AH8!%~wf<#pP#PIi)4v$KI@xlUnfje86g%?!fnl-K(X-
z>GJchOl`*dZ(1YcoAUVM;Tjp$g!>PlwNhbt`59RTHsbSZvrhUp<nc$!I*A6{?_6Ie
zo$Q%!_E;}l*5~%KbiJ%!&kVKI25D25+hz0ysj$ENtSvv)=62R`qkLS8uh0CA@>)%9
zzdtt0V>P(l58otr+H!w;Xp>w~o$pJ{H_N<gW|Yp^EX`H<e*AW`jI-g_57_dbkE3U0
z9{<$cDixlXpX;SvMKgXr+$u{~;N$MIO};M2+p}StR9Itv_Ls5@?`O((xzd{NL)W*<
zTq}OwbKfBq4w>f%<ls`=pIYsd9wm9)7QIt8D#7D}vpc22DDxbGeD=qLy|Z`8Q@>5P
z^?jGz@XLhX!*)xBU*>rR8UMos(R`2W_uYiB$$MnmZzh=E?2!uF%ySX)#b*;}*Is$z
zlL>e1_Q{nWP55QpCl&6Q=PTr}_a=1p-Y>hpGhyKR{j%Cy6B4TwN`;B$ISqOAl?iK$
z3gzOLCLD3I$kZ3iAs1Mr!b|hKhiv-HgzBTE{PDzuwr8Zg@Yuw42}vp}HP4Mm%|jDX
zzme?Ax$RR!4#<Z0nX^7{Kq{Oy&!5O6cTBi6>7dNNZNk%62W3<-?_d8zQem)pjzwDE
zG@*H&!}98N6I>04<?<qCweKI63ZKpMFw)~Hv(jsi$nsZA$f$HwUcJP}E%B&S*lnJx
zkz+2Hu-oOBbUM#0_o8F+&sh_SN*tF8*Uj@ea@uKTv`-$FL8nY8)$W9>f0Dm9?}SvC
zZ=Um!Ymb@Gdg#gj{5y_EOw7xjk_r#b^Fng(K@*0&I3@K5ID@|5X{jO;;<lZZ3M<ZY
zNAf_S2`23sY2I%_)}1p_>@#7S=UJ(6<UGG53wN8asQfvp-NkHo{5jcWrwQvWos$Y<
z&T~+5^EMN9%s($<wlX{Z=e%sT#e~9$3sT|Fd7etn-N>2utu9Lc4JI6&dQp~J&-?k|
zqEy&)p39QzH71<gcS*Ke&1!#HK3vH<;j&b?b)N5%eV6m=e6Pq7%S<@7>5AO3gwJ!e
zt5RXwc}`5$UTlKAc~zcTXu>|#HK|=-!mef4q{6%NyqUZ?*TngCMKXJi39HT($u9Za
z?i{a6g@xz2HJLZlguEZur7F*a$-{5R7t>9caOj3qIC-9blbC8k!sMIsMXm{vZ*Iz&
zIVJ=L+>#1I&vSJ0(IgXk*cHp%EN-X9V%aIvgf<U~rNY<qJf1YA^Z8nLTQ;4*=dbb|
zdBSYMr^Gu_VefgaPgXISaMk6m+@|N_v*@l2)ba5waZf5-KF<fr{4^70oV+KU)g~C*
z-j~<LaeaXq_oc$@^PHiqp3L7r<iUTwt$t(qx@q)KDm*{WE6U6`6W%;~C>zIeyXx~u
z7RK;-+44v#tUu2^%6Fqon4b1nW=EMg*YdG!6luaRJduhIfafQrUxW!Q%087(!c3?X
z`&8;fxqiX<r&93<@EoRG8N%m%&NJx}Y+}a#nLIPZ1ViX^srUzYo>RUL;_Khxg-jo4
zLc^RFvU(u<6yCg$|MM0Eyp)~%O<afYr99-v@3(s;{rmB8H@=dJ?||n^Wo&N~*FJeI
zzx6Vq^19bD!^ec@mEK6jlfZMTa(+*)wQ%)~Y}$jj-{q~`<jLn{(Oaqb6?ooNk}%=l
z$am6PWy19n@8mgm6K9mamx`Bx=Vs+i7ZZkldM`t}vhQv12l>dE&r{(CsrVdt{#L&1
z#O*!(ql|at{d)RQzUyFuU++&+@j&n#ul(4Sk4Lr7GP#Y?9zV;Et@wQ1{45oJ1kVG@
zcMc}BTlPi9H|KuM>Z^R&l-qUmSE+a>c&=DJYGmT9{BJU}A@@(SzsZ~SCVcz$O$OHI
z>n7y8JXhC*+ymdGw;lI?O@BzL&DZ^;A5!sL@SL;URKvvC+CTsE>&>sm{ZOr6Qt@N(
zytK@y!pG^(FZr#K36ng3%h-x0^jY;=DqanqyO#dtxPOcLBM+D1`V<%c$j;XMJx+h6
z;^W}?ZE0JI&-1UpGQ9+QN5cNe_kWETaO9s<JRUp;PG^4^G1{vHx%@Q3E3E{r`ffzC
zbtOpgfABmx>Ax6puTn{R^2rE`C`tW48o73KNm9HaJeN+5-tp&MElJsLjA&n`6uo<8
zL<N^pr1(a7zMU-3jX1cl6g7Uv{*ZH}DC-G(N&b~0#Z$s_^5pl>h*l#@)3*CYl*%tn
zw)c!EK3<v>zX{LVQ&F)IQ(Ie6ms>_e4YQ&-H`seJ&59H+3eWA+z-val`d~%duNZN-
zsWnx-%-a`aO^Q#2=l|){dET#m*3|5r5%peKllhF1>vxnP#lymD1l0K?drQWbp()3W
zNZ4M6o*Xrz`{OdC_*-}#fo2~v;)PFHdUb&JUt5+u$%yG2%97%J;k5>Owcm)&Hsz?>
zJ|nC>%h9YoMieENBgGfP>k;I-(+EvbIm+2?WM;ZN-QLQzK-|ic;+f$!3o>jnV$b68
z^#4B1y6cVX2dF@bpN7{pX!mL(K1Noc(yNR(FsB0bU%|)YWCc>ZHoW#hPnQ_cqHRU$
zSYX7b;T1`@h+j9oA}Kx`ULT=K^V!4msUi)WYeeJbm1t4Eky*D&q<D0A4TW0GG-CYz
zN|Z3eh~BR&(T-_G*fyw4ihqaKS;#$?>zhodOs2_3#P6s~hb9@}{G>7|-X30yp`Kjt
z<Y=!dl$p-or>jE8#&dhvScR<2yq|ZgP!FRKcWrDaU2nunPa8U*H6kX(h7?Z_uj!Dh
zn)k2BhQ^KK<4~?DZA~`vJZ)7{{6f6$L(Rr=J1nS5q4E4Z7pl^nSoX7)tVW8Lh}VXw
zOf<K*sA{AdWyIMz)hH!WIX;|l#6BZlKcc(gMpS8AoovI{e>A*0c@H;Y+VtwAc#wFF
zi8c;3qSB}8bayb<YH4OmRR<X{d5|qB{v=+9qND-rVcKs?OZ|;F^vael_!(icuR)4;
ziPx&AZ671PjjusNeT~?@y#{6aa65WjgA`vAuV>Ni9!5O&sYzwK8&ROGNsir&7_y-z
zDV`@@^P-6!Mx3cq>py?)RTm>Xl53IThvIcHYV2&p#%s06r?U|w%hskiM<eRG)+WU(
z#cOA@tDO;(7S*O3ZTPx4Uz>il;&$+_HYq+TUSA_P7%_Zg9SU#8-<My9#y2r?MsOWc
zJXX90M+X`hx$c-9-KlTH{SZ6)Ro94_Q|(CcU-3E}IoIa>dv8YpHTm<J)TMY^BZdyF
zONuv(*Yaq&jS+==>XN0h5wS1o(zS}bef8>*;@jf&KC&*y-(#vr^~-QO-CB=2TN!cf
zK|NADUA!hpp(Tvy=vALm{u*#sU7sfXX0O)T`lR^1c-@dTeP`cSMSD8<mAzRid%E<Q
zeOhDfN%4a5+9G{=&%eKHPo>{+4IQfnRQ(OV-njuOJ~3W@qz*3(aGKwMJf0bF=X3+|
zeZs!4-wjCdkntKNMLaOzYFI;xyJvttuOX@Lu*d93LsI-@ypBneZyFHq(1>PUH^6pC
zBU-@qd-hIlM2h!}*E(tKCH9cLX+)bZ7_h2AW7>JnfL{KMN%5uedML?LynQ<w)4>x4
zbbQj7jvh1Ma;+w$c-DB$lujNppr)<~{l72!v@~GQohGFC*?3)*PVF-wzgtr}xyJzK
z<fe3dmjPE+G$qCB#%r&1Xqy35%Qhpqg=-4AG^2f+*!MQ387V$EUZ15c>kOE9t{JUc
zV?d*S&1m^511uezlj4!%HC&pt%z%%xnp4ga1Ew5nP7@Xzxb{qQQv7qg&P(z0xh_$#
z1C5x=ugi6y!TEfCqys75I$jGVk!QgEMlHy3I{W1Yw4kO_4S1f>f)w8!uNRZ`WcJ`a
zYe8SK3|L>MB|VvF0D8A1#goTt%5-?V0nwXU(pHlJzwfrB#RdarRBc6yUys+FNv&bO
zdP*ybQ1fwJ)r$I#GvHQHD^k3Cyf#e@6Ak#|+M3EG7%(-qHGPORuuq^hDLy}5zorAD
z4N#S6L#v|<IP2Jkri?ToWMmssJb=8$O@qP=NITw!+=d%q^}P+*hZvC8sx2x0Kwbx@
zhl6;#r?jP`1Gzm?TUs^1!1aXNlHwiYwQ`E`GoWZdJL=ijfQX6hsA+ElUhZl~|ML|-
zYe#pzc)#kjr@|iG?s~VUxt<18Hnb<jbI5D%<fk&A-o5t!`SDA+8ql(P2U7fqye>~W
zoVfk2>Oi@jxF%Fl2O80l_orM(QoM@1c272K4e*NXNKaZBaB5LU+Sh`&>wHI2e2l!l
zPZ3QG@ON}1r^ejwMmSR0h6V)Ab|l5)$P56juWP`-Z;qs^!#}s|M7?YA&%vEY@jo&r
zK+mi3d6k`LkBtEr-gcsil?~|Es52?vNM;GBL3ute8J+1x8TMc9>`XhY4CwZ>Gbz4F
z<_*ZVgaKWBov8X>J+|wdsQ8y2Z8tiR;;CdNfyR8(qoIv6IeyV|{<|}M|ENc`WM@+R
zmdq_s`dd9pUUMd&*LrBmbfJnb^?28{3n^YqW*cb66FrI-bfLgUdibC1LNy++H}g*y
zQhb`sKT!T{_GE^4rJ!4SG@03zYTVEx|43I-Je<r((2Og3=p0<A-z7a>4|bvQ7udf!
z*@YB;Cvy}u;j|vzUb~R{N%n8ryVBQVdNk_qO8@hIj(4T#L+sn!=1PqY=n?nGl~-K!
zxK+cA6kjOw805WIkDY05^m~^cjn}!+wjFv*z2!!VXOx)@s=GyxNR|74ISk|1>*2c8
zofJPQa~<?}l^&H#dr<xgJ=9Jf<h4wXyHOsbcukr8pp}bw|4w>P-~v5r{`8=d^Yk#Z
zQIX<9Wj=&LX6eyunu^Ni>9Og6itq1wRR5qN#iPm$36;y??F|&PeUcs`Q&32z9?NzM
zQv9pTnb5}Z>~FOL1)B6Y(HrzruLn0ZQoOCqqL5db9xv~LUXIhlw`w<<o~*|@&u*mn
zUYS>+qIiD)%5J2I)#K>3Zd5mh&qG;HQarKDw9v3fK7TQu^gBY2t_wYBVVEAX&U*6o
zs0VW|bTgPgw?lVQ58>kx-kod*>G3D8J1JgTW@CugEV1QtcY5ZhM_Gp+G@-8^VS{^+
z;<IIbhIaYrQDuJ*^7G>3{Hg~%?XKrs@t&l3aG9~88iL!AxhHLK=Xz>edr~)7KHd*|
zlH$*04u{4#@%iiNMSmUn^VME7vx6Q(*LacQ-DOsXcDL5!cX@B>)spM8xqH*i=6WoS
z^CrdD%RCSLXrzb71#il3phs>AAF5rSkGG=_DV|?ueyCGzJyK`;{FlGcr#f%%Hy={`
zz{~|vL}k8ChW4UY74-O!(~DBe>EUkaMT%FL*&)g*&F!>-FI6e2M;(7(n)6qOhzY)=
z_=uS=qUAqyc>l<kT7J{PrDkv1#C76K-n~ij7&C)JJKyP0VO?+P`bLNTw|dk5mpaU@
z*oPGVF>^{JpXg9Op%1AZ=@7Prf4;B7@{9cQT^%$1eaTX+gG1-O<aSes(UE;=PmvC5
z^ZSzGTV~#gwq0WH@%O&e?gIb4RX<vLR)^KW{YddNGZRINPO!gO_M=+IbO?XjkER{w
zdUXx`Nbx%}H$^6?L(OzQ`m$dK{~dl5yO%x9kNrsTLNi-MgLdff&$~aJ*~<H;=}*|K
zL(;nbr1+$nzoO>r*f(9#pXRRC!A|8*<yP{3Cis)$p=L&lUKHqHx#&+r7wPb!WB{F<
zuk23%DgJ8axM<~U9j4_6Q1zKQ&N2uf({vp^e+wYRd(EsD4a(7BNbmq27wa%NcL24?
z)M3A604cs~=E3N%S%<m}18I~|$8{J2>AX${&4fTwJlo8S(V|qY$@eJmzucA4iR|0<
z9!QFxo4GRT7|Ywab|B4;)?wStf%Gj(hual`Nb!0zdq#!fI&_E+qWYn{9R)#T4AEi2
zg&<OV;LN9y#~>XpIS!(QfjWF2F^GQn>(F5KAW}Ty%&^hUK01u~I*6+J>M*^<V2bnB
zVaJfcr1-~~bE77nI{ex{m<&P(``3f%n!66&?1zxzEoT;vvbyMyVID$vI_t1<>kx8s
z<aYI72r0gE=H=)?8y!mb97<hU@p(=iN;wYv{?$WC@uV|TM~;nk(3cCQi4Am^>l#c&
z^>o-dCYThzI&*iVt;NUjY%ra&)xr92Fxgepp<#y*QoQWU=F#qoIt1i}kX3o!kHaA}
zpbYQ-rw~$n?#%De%Mv<l4H`yW{%UbNYZy)VrN!+%!$|SKGvh}!ziMG!cQ}Q9Vh?<u
z;k5d_7VQkfN%6-s2S{CBX%TpLI2oR^&)p`J4nNUC-7S<9?>w`D)bG9)^OlEF-W@I0
zUJ0dZx3t(}6-IS#@b@`~QSdb_u8s<$MVGaBI5&*$T+rg($uLqp_skqp=xHs=wF&<(
zZ|C+=_Tx_tC&iD?Tp|rQpyhhy;goOD!lO|HUEZgKS3m?QUVUa4$#<s~K|3NSW1AMk
z9!HSeti{NhBS`V_Gv7!Z*J-&{_6Ukzt;M*tBWURgEi^YrkmB)Y29hclXffV>B=uOx
ze*U<Tq?xBh=Hij0`2U%cqz5y#$o@ByYRup|kR2n*XDVw%Bq`Yd%u>>ZN&LDak#u{a
z7FnMosZzQY6Prhok{iIhCB+)FFinc01zOGx*c(MB)qMP3M3Isyz)U7JNzx*&&nWUs
z&|;Kf6zO8M2-`G@l)M4vHt9l?7XCJ)>Bk5ydUYF3O~SQ6(r8k$2$=1plwd8|UKvdb
z25Zs8Dw+-r)S|X?G$}a+%zskl{#yK-6HT4^YVqkrG!63A;>q`DQZfvf5v9dFv^W(U
zLkGKQu|GG49;&q1V2L3m-+(z%YUZLvPJ=Pj)0y)S`j4T=PFjo}KZca-17=NWSzE4~
z`EU#!Xr)C5+gQ5ophdl&v83c8Fpo+#8*@8b6-yl(aJwstr9SnvI94`}l*|NXR>@pb
zi@7mz|K%)gwc*b{6Guv(0&}f&uRPc0Y!^>o%W(S)ji*Xhyg$?8Ny%DZ_LbYU1}EOf
zQ}16IY-pT7q2D!_HXwnN90ulNDdVFC19m1*{yPmiKS`j~uQjMqYb+@l4b0HeiKkq%
zGi@vtJ<?$N+OhQHzJ}+&#*&iXz??0WEY_fpdm>f2p+U>IM5=pD1FOY}q+~lVi%X7N
z6LkOIL~=jN*$y3&$m<lpFFc8q+y~}$X~+=`8Xiuf@PitB`<O($Qj7CVlS#>hV5XN+
z_h_KcOeXzK&Ux6KOyjq4Zp5=>Qt~30`=#s+{Q6!gG-WMkLTFQH`YH{^txq8(OM=;8
znz=-SI+e!JtVJ3;_ZUaB=WDPpo|SVZm>;HDvosidVI1Yn;Lk0QO4FzEes@eIC4+()
zW6GJt$7^OPWlhu|_(&?HPvF;mP9-Iuf;nVL(`!%|q^2Z|2ANrE8k4Gl-ySt7*%izx
zQ^;684t3IKK%54vebdM{MuT`=8Y#IJ%rleoNDbFGOQY7|8c-z-H5jfzx=KSz<^?m)
zWIb4e@=G-T<!in4=j|z>B_$7oxoA4uTZ5`2v}Ezo;NnazZS2YC=ZKb+tPEzSDMx5f
zxw($g+_?s8kdC5Uc)zoBq~vHYUrnk`8kBslqgEX>Tz6MbHQH*B=Bp<qV}luNdfr^a
zb?NnVsR`G1E!NY%h8hg3WFRGfgE?)=w&Tx@H_+Hxyxj!`3bNI}<${5fYz}6*sbOUe
zmUlFgRRs+OMHuN>8Q!0nMpAM+nD?elB{UfO$w<@xq@htW6D9uSny&**q-1(96Hbnw
z)6i+RiK>1`!-J<LdiN#`(`%ba$@^e#oHjg5!z+!MvLB~m-a0cyJxD{(TV_(SK$tD3
z`o&y7)_y#FyPk$7UB=U;t7%B{8&6732=nKZah|`|Jf4P~NyE6g<H_k{8cu8(PfCUe
zGwSr<P#O~MkEcDvxn|$T)6~K=*jAfBO1=nl?Bu+QGekTmQ2Fg?C>K0|Zf{P*(BuiE
zWREcGPUF|6;pg%R6tF4{y$dH$ljUhxaAg81xg^ZP(;=>X>uQxwGv;vyN&R#R&F9*;
zPU)m%mM}9<Kc=N2B`W>DT(!LHG*p?BPD-8$bM@3BJq>G*r_%>h8b04mr~Udgbo-W0
zO4bRp_tYnqKd(gw*(US;cgvt#32BHQl0ixi3iJ6iDmsnxGcu@6R2tV(&Y<@ZX~^G~
zK}tpnGyJ3pNkhw*8RRx34T+^D(w~9+zPb}h$xmU<pUi$~=+$Q;b?d|DW#mLE(JKu_
z`iZ1utFRY<OrB|o+&Gau1Rsy16X}Or8s6QWNJ{Ps`voZ3DGj>Hnbh7f4F{TM(u;O!
zC@nHc$z)+q0fn|mLvBJQ)o#WaFIky%u~8bTFUce&uZ4XFgt}>%dm)p)*5bOs&oXI~
zEuXg%S)^pSus4C~R8B)d$1FNqp7*C$7L6~HhK3PYq~yG?e}SI<;~K(wSv3E*8u!*^
zQSTpW?vJua$$(*x18w}M#-fi|6!K1uTNNfz#n)=oX*!9Nd>HmY(C8<ea~C*?YCcrs
zV(cV3bXSea6DN_99m8G;vb&*1*3L<E^r{+%&Q7ASm(=+4n19c?GA@56(c#l-B-hNQ
z*b{1OYL`v6N7Z=dl}$?K40|ppLaGt0&i*e?Z_{oy&aTcTC69)E8T4(7n(Mn}(}Im^
zjC+?&g6ku1EIXN$tQz)iP{wl3uyL78&6cR)??0K2E#&Qqo=i%P4f{LDI$w<s^Cr{E
zJT)A)O{N~x)Cf5>nUsth_JELSk{U;UOs0Ah)%aE|hxUwDqfP4^Qu1%uCqi$vYUBmy
zP_~-uGbiUzlN2?+<m8Z&jl*6N8W^X>(83&g9j!*rl^n{5;;fukIi%#~u-}BXhN@Ao
zelB^3sL{tMmx>3gq3fGVN~R8bQmAx*nlrm{X>LC?%I4=%tKMojZ^|VlZ-;#=)UO9`
z=bc=-3$6|QC6^LB)OcBW3jO6Q9`?4-RA)81iz!sE6X*F1nnLT^tFa(q3Mn}~?0=yn
zE!22dFopb^ahA`XDOB7@jh+{#kdooU9vS*z$MvQEO(9(^H4fIEN>;XNyy!5Mlzbod
z(NK*_YPg0^rA6h`h|o->Ce~_X&zMR|_78h)sQuqm6djyOJAS6(_l>FK@{RKlKTIVh
z7l{2h#KqDO-*_4wew~V$uG6UJi&X3mm_|xw5PNpW`(Y~nPMG#zj-q#QD!jJy-#Jf+
zeLd9kYASLc^7}8QV$)ClJg$3vq55=EvWD3ELoUZtQLV>x+Hp9Q{h!mR{ee^jrc5U#
zhlu?_)MPJz?~3WPXlE+67fz=d+fs4q%5+jPir7O$R_jwy#cBrWSEr(F{TcLOc`AB4
z%^)Seh<!#>yf76LBWIBRyi_bR%%G#QQz2*1ASK&~y-2ivYAU`Qok8_;xc2s)88kI3
z6>YxEASL&R{Yo^}oQm+~d30Bw3au)S`e{-zD=3eYOeFR+QR^hmPRh)qx$&vEvpA2e
z#_;Fu$|EH&iG5FWdqgUlKg}bbFs}3cH;=Z3r2ZdIcNrJe`n7Q!5EE2H6hr|Pq{})=
zULY+k-Q69w$NGEBV|RCV_gZ#$cL#QNJ?nn)oLBRa+56smKwy|X>-R;E=95UZlw>xF
zhDG<pApc49DxxQ*q)wuk(4JV;YZ9r>lFUz$xqnab)h5xXZawjoCea(up7?QP5~&80
z%vjORF7oxNJDE&6^+ad0$u!tmzHVJ6lj<|c92WW6^h8nKWLnm)C;lEZnd-LfiE+~>
zlWI4~tQH+L?uqqBCzF+-9PjRA`lo46ocSXAOV>%}xyW0$Ctg}jp}F<sxR^rUwR@s|
z{1j5nCz<)84Zo^kF>=a({mh)t)$rUgg;Wnp=EBJEO*P_brcl|7YGi6mr6W(PQED`m
zR4Ynm$EfOFHU1Ykm5$%4#@O_!WO}_C)BDKBr6VQtWpwm>HCC;dO2%iT7qxFHm7J)?
z?rT#?HKt?+jhY;+#>slqD3hzjHJ?VCc30zi*J-5sQ!=MUkz1<qB!3z$*iem^gQwB!
zHPv`OV;ZS8mCUly$feczd2AY8URVu{`_riPylQBFn?|ZzCG&2yZCW*SY^IaO<Z3kX
zo=!pItI;H3I;p0W%*4@+5!GlmYC5$YRt>|2)2U!^HH>ynC)K->xjFjOM{b`@C)b{G
zt2u)PRmg3N8KhcRGFwM=3T3~b85ERTjpi9MXiR1`4EoL>)yb0iJ8G0vE!Xd7P<Wj5
zvG&iP@ln-iaD4`;hL+6eQNs{vZPlMi!GYEI-FhaC^sUCXt}{vXwPcQuv^=WuI)5g4
zx>V!Y;F;97vpDfHW|C@e$*do}a;TQh;Y_l!l`hx4nUro>jU!)YlIn8FJRqGjt;RO%
zSyZ=WHP(8~A`ioAEQy~*s@WwogS4`7H71Ol^<Ottzg{)^@0dlZ=OuH6)JLNlIW@Cr
z)z2y<Xw0TtU#k#mG@DfGOJ)zr^Ia7>1<t0@S5>e|pH1_gRiQ<n*`zvPGM`94?pNX0
z^4Vm4rwXrmHpSkk!riO0Nj1V`hLP4?r~=oWL)Xt#VZGTL(mq**d0pm^>W9gkqdb3?
zSE}>o&=8iE*q}M`bEOLL)8~+Ci^(h`ecfDzjz{N^*@h~#zB`Bf)>J|F%N$bOF`1X7
z@k^@k&~h$qSs=&roJ&{dRAE=_TvAOknW-d`sZ|&^d@f;P75dDZOX*{)kg;tpsa~1P
zUDCpTWc?>|Y5$NawER7n?)_bbTFvK?YMIGwCbjA%oio3A<WgCM9VzoDwp7l)=R8uK
zGnwC{ak*6}SUQhZWL6=3?>st~D(hXIN2-Bl^lBb`j;+E^?fKLwN<J^G=96W36%KZq
zPpXe5bD$I*P=%4%^Qp*39{+&(G#FI~nKGYLJ56RqX;qghG&(e&sH1#-Z_cOlPE|Pb
zVLqv@n#_~ZXDfMp<_oB<MHNci7LZZvDg;L@Ak|!xnN#X&RE4_#Tku~mH&(9-2R1Dr
z)nk*nRH~>~h5io~&_L}f#C=~tV>GJJL4P5sR-4SO(!#HmsPSG%Yd%)uK*B=W_O=pp
zDi)IJxXFAg9jmEC_`-#B?olPIcP^x>_bQ=rej%yGo6Nw{<7<`Jps|QvT&lzfqeb-g
zTqRPS7m@0}$($^GJ64GX>5J&+p-SBAy@>wolLp-QMWotrGD}OfcFOj=h_ts>qT|&?
zRC{A3>b#L#>Bh;tEorZ;#9GtEa{amzgZ^4fnhPrt8Mc^IQ%+`b>F10}eEfSceVtN?
z!&4X2#|f2~wstY8-ki+s(({p(`0Ms!dNfR0be|T}oxzp3q`QPvi%w>H>1>}$RJbpp
zqt%r_^b(@-O6V3ZA=Rmq`CnR{Ux{V2m(YUjN>pxMLQ~T#;dycisfL}*2-Dy3vflS4
zR32T4`T9#KE20twwo6I%?PQLa`~xfTGhr!p@s;zdSV~r2l^8c_DXI3I%o<beu9Yy|
zxs*P3ti<DUOX-1ACDzm|CDp}~d1TsSRS6fPWwgS)Qs#4((PXnq912)Qs+lJ<%T!=k
ziLl<w{_7;WH?G8$Wy?tQ^klA?bn8|k`N}f-s8tEG*URX}?+V<ny_{5QPiCKK*=K3!
zbzV;YzORtKCzezB>k2%{UQVjRC-c$N<w*r{rz|Jq2Xg<K<@ED*1s)w-PO8x-Gt|VF
zE0FPFIn6&`0W+NyH0X2%Zna%Os^2Gb*5q+mx_v!XP|N)l&@Ws;-}Y4C%#anN+I}*N
zO`Enz<8R{%8n>YWzmKh;f;AP`d2a=&?w`zSlj)KQ*z2vNFY_z#*lH!6n_YpqSV^i0
zC^OwOcya|AmaU|?@fA2Ud?h)KsX+gED@pYNW$v4<53Rt{(<^D+K-ur{N*da)0zH1M
zB-Ij>*>JL{tiW#jRrI5z0%g9d=yX8^%#&A<>I};KIF)6{d5&2{NU4C^;#Jf*p#raV
zts>PRlo@kc6H$SP=c}k+NCh;tR#QM=1va)=O{z~QbLeyr70?S>O>5jL!0D^0SC<Nu
z_E}A;T`05aq~lb96U$fACEE)0=G8REvH})YSCi@*$~-&Sn^xfOI&0`diwfA7uA!aH
zq=Vgg4XNg#%)FCt!wT5utog5xeM(!lpR$Hj4^iggsmIT9oISXP48E45&&@S-<wLo=
ze|in6R-(+#Q~Zl^l(k(;hEL1U%ylhYeNc`)k!wkH6lK1iqHmO=?vS<A<Vrc#%veij
z&X*%{!&*{}MVY}T|KsJDd3P;o9xjLbm$kHKUpekJT1TqCD0BMcyrUczp6lq@=5ic~
zSw{=kmm{xa9VJMcQD*r`Z+SUZ%vncA7L_At%Q_k`uN*Ze*OBTr%Dg{4omvjdAM0rL
z#Bv<gUr*s<<-BaylWICj6M(i1E63b~^^`kU+Kv_L$!I`1u8dqys`n_}0P0&+j)ptd
zlXaOK=j?jAT39ag59>*_Af+upoifYOyZHvXpHdDz#|<<tp&TpyHjwH>N`HW!M3m!t
z^#+<4QjUs$H;`MPocEFqq#BaaD4=mDN9T(hsEb=UPCnm2cmFC!y4FTgeM#vUkb|T2
zDBEwOOE%>&4cbWk+LdEd`bJXiNogI>!B*wCHhv@J8I_}G`9{()D910_NUBRIJp_u-
zDVOitjr6`wxxAlo6HV5V^D@~)s#z(`1iJLC4Cx`8{_CRazbnJQ{+non^em;TKw&jy
zn7L{by?9tAUBgW@@@^TnT;D{hbt&xy;wxo1Rc|vTUMNF+>&^7>bQvCY*-WZ~DSZaA
zI$VaYxtodim0{?>%@nt%3_8;`lWJs2!-4+UTn3ZFo2ljcGAzBdnKrH}gTu$or23iC
zd7v8$%iw0dg-Yj^VZZAZ(wbR@fF4^&wKb&$L6#HB&|}CJ+A*dKS7vOXpb=$A+OS2w
zZ_6OP2r3v@hRnNL=xg6HJpR0eM)WL0UZbs~nw-*<pvA>yDDv1!&iQ3{8NHSEWR;<$
zcq^%1r*tRiVxs(e_Et)bmHRhsrJ6|D{=`;NEl+7v(D%SH<bT^r|MM-w6TNNJz^e>d
z*4s#RKBZqlMqSE~9Jh_;btuEN(rsknSca(K+ekG)rEx(H?aC0ebsKGHU510Fwo#{6
zW$<{kjZ`00IvCWoX_>sPyPbA5D#LQy?c~~^3})T7lWK=bD}!7$%h0Go?*CbeVI#Lw
z*RQ4cF@HO$uBh}hsN<VbJUO$SHassy(v$6E|D+UWe{Cn#9F^t<ncptOHv1j__3(`@
zm10iP4pKc*>2gqmlcg9udIt?XQi^vAchL9!rO4d5gH)?j+8y+ChpbbxgHpDXV$+`;
zbYXod+8FL6)iIU62kl-~ir;=a$!Sq3ic@ydqPeB={jif%<5U_TG<=Hew|FOg9bXF5
z-8(6NOescR*h#8?DxDAt99oJr&0Vzp?^2vF+C`RqOVQDJ7pXR?v_wd=ycD(5c2P-D
zDN1|oqU*V(xH5JZscx$DMrcDyDVFTnMaBuG(7Cir{$7*L>Wf{ZnyS(yq1fP3xEt>#
z@-M}L_Pfclo2(bKn^bRAx+V0XYbj3k-c1ReO5rqKwsR`Qq-DEFwOFNXLL)3o5p#Jr
zy=Wt!$CtY)%%l{C+IvWKTBUzN`Ua)A+F=h>H7><p-S^O?2Bnyqv4>Q{RT?QYS+f*9
zChVd2KTEKF`5ub+S^{0(L#pp89Tn1fQ-Z^<_E7%w611tkmkvEH!GKnKNwr_4wL<-G
zm7sm_Ub=j>1Y<JylGDW!JnFlbR2NoyEOh_4^j}x(C6~h`^89-*P1sig|EqgRHDjgO
zLLS>o@S!&S=OEOqEy4UwM5-q%T^E|Tqy#}(M33f|U|v6>F0)JUej<@-%}V=)ZcZ%0
zjD187V@vSjD$(B~<+yK%REJjjFk~{Q1oupsiu;woxiizQo+TI(!lW9t(vYE;V(HlS
zXIhw7g0e|WuQE%pcO{eR*GgxGh9#6B{u<Mn=n^b_!(<d8$FH-GRNGcsG_=ZJy0@M8
z(R=R_Tn^bsE*`R8_C8YGTj|x%k&Y$UGHD;_I+ftp%6$}RE02HwK2l9wY1+_@)+M;|
zW*?cfDuHR;{giH4f^5_Mq<Xp1y`e`9OYkmaKeel0f-c$nDOX!Q|NZxqYUxTFhaP_~
zM(tJm$>MV{0{8Eytaruu_u76^on7hY(4D8nXj1n889yvWl<5JAy;Cer_XDIFywcdA
z)0f1Z$UZ=I&lMx4{{iwoS&XTZ4v^~eN{5Fw?JtJ@{sZ)UPcb5|9gx>kiZSlZ0aEQ=
zY4y<fb;YP>dXNsUEQW9AgY<n#F$RYmB-Qnmo)2ZsF2?762Wi^0Vzi%hkd99*M&ZhX
zq?*6d{2_;t#khU-;D7$b_<_X;t#e4;Cs_>X0@0i5V(jU3h)m0i@jmzvg%lOb`vwk?
zY6VL>h?Zv*WAem9bSb$Q$5tF7jd<w^^C40lVd)D|Y*;a}ULT^tL8>Kum{$49cC8MR
zY79$*h<>_Cb2#`gS^QOu<jlhq(!LmD`yM9MAC^uL&9o}U%jJiO+ZLlGAErkp#R$4`
zm{glsT1MnxP>iM8M<}9kF)p+`LRAfl@u$NPQr%+d9np4;V!1AGgs%T6!q7fP=-cNa
ztQmiVRMS|RNaXUW2pV*R;%kavbNLAMdRT-WFOQJw9ZNTfHeD~mBIBcU=28((v_DGE
z&lcfr;89X7WN9l=n<GW==zWyj_7@>@+);|zQ-l#qkCN&nOMi(*Y%0Rpi$`g}+9G^-
zew4PaC_;0sW273&U0WQZ$McGi<a~^N%q+ryfMcXLwFq-lkCEytOUH>^#uVYszsD$K
zcoBXrK1OLnieR$)7^(KMw4P{K?;<2TJ4RD0i_lx+I4vuYR<q%8Qe9^0LD7+{BAoU+
zPM1@Q@GSW_JxnNqcJ*;m&1Pvv(Vy@lxGXyUpL=5DUnGtF<D`1d(v>17_ae;ueVkmn
z6k%(#6XerD*0VoBs`V`GDT=W!!uP}zlxkiCy~-1mV=8UvQ71@sprubmRR%=}-+qGn
zHZDTenG-aqK@oaAK0&GxEe$IgsZoSEO;6IlKMJwV_9Tt}TnP3)Nva<$ohzFBvJm&n
zPSVt;g?KmoBu#rz2#tAiD{X0MVafZk3t@Un?!Q<F`-dlK%9%pAem_a7J1xB|8h@w|
zQP!vEUoJ#CPSL1cg(!+WMXE_HO)VO{p->vrr>OtxLX4Sxih3?9#MDivNcF0vyG40(
z3bFj&DN3JSi1lAiQT(JrY-@B{o<|l!+Fay6vJi*dPm}xq#EXeKP3;HDc^96R-&4}H
z9&(ymRu|&NjMLP(tPpqBpC+xsLOeKfnp6W@8ejA@tq?UIPs{s^3h`X$44sH6#LKp4
zNcFL$14gTY3-LPQ49)VF+q^S0%3E#+o*~uFmR1<$bdl}XoS_~aWdDO_$kRdAyK#n8
zS6g~w)ZAQ-SMMxon#%Fb&e97bIiJ7Il4@>CbBw5woNxBo|Gb;=+VXfNoh8-dmM$5k
zd@sPZeP_w%QvudpJxexk3$X0<SyHWTX_wK5#|4<u>YV&tUx3ja&(ZFi1sL4@9I1}C
z^v!7S`2rO7IY*hN3XnSf9QhnAK#yhTNHxBtfkxVU3()n_IeN6c0JbmA(ZNjxXr*<Y
zRR3E#X*6g>0e(B3r<BD7c<q0lT;>(vPRe;wZE$I+(Ywh7*fZulof=nwRg2Ek@=*nt
zvGY8sZn*T;C~;5$DxRLFj{W5Lzt59y&jJKByFjWbE=@MtRagKsp9?fGrvUX6FHl~3
zfy~!jAk`a}ZW}d;Ex_S<7vy<-0oHDn?Stj<p1MG)MJ{bOO7|{6=JyNK!Cji<O)gTc
zE(LJ3zDTN5F8w!JYF~gaF&C-YssJ~OFOqND0`UJXl4_VsBaZGH%6V?QNbB?qkaz4N
z^=~Na+`UMuZ!R4<GN@I61`RLK-Cy~5ZhnbYea**l*Gr_@=hB)Z&)4~Kz2y?seU^{x
zL6_+4L+PDQyF{vsE<HL*yPl692QQK3rF>kyafx1@kzV?{OQf3V(yXK2hw_nccA5U)
zInvmbkCvgAN%hpFYe&P^OE<mWWeQrAk0lc?Q-h`X=)dAJsn)u*@95uI`LMonnL?)K
z<JZf}q&p!W7i(Q1)nS)D9*zD-wr_uh0tV+JJn#zD?w^mgX;(-!+NGgK1IzPq^xrGw
zQj{+p>nrprCm)5ou8``tOJ|P?lJe1@<_ej|=HtfiD|9m=A1j+(CDnG979R!s=fltE
zD%JANN7KZsw9_pg_sXx5>b^^_kJ`1*m)G^K(ha+O_-wsO<1F*h=+sqGO?YYg(WjRA
zSoG~Gt!SQ)BE4&r*d!mFtgeyj#Y^{(_SVVAq3CN=qM45|Mc2sWXC8VCy+*1fZ#457
z^?#Qq-`Cg3=4BohAGt<XpX4F$_BB$SdFcmI`&)T<)8IPYzLJMcZLZVE^Lgmm^*X5r
zy)*{t&XGKP&ACn^_UB>efa~PECl7rmUnkY4mkuEf*_elK`>vDCnmla3dY#TKlWzU%
z>!jNC(ki4@bMo-6<qg_DEe~ru+@Rcvc_<9JL8@ynJwsYIJP-GJ-Jr-Jd6+%+27TzC
zhnOWdNHy=Jc}QI<@^I|@jsJYBKDl}5`sW6z9=>!DX?s#0mfPQ?nAkj|_}ruq5qa`?
zzDcT;FYQEf^v}cJBW}_OuROG$caw76^6+@eO;R0w=_}G4=R5>IxJiH6<>A-Yn{=*S
z9@aO$MXIqc4Mx&znTIAGw`gXwJnWCUMeX(SP+oY8RDWMOjg(qD4`-&|q7Q$hxxelf
zjr^Vqo5QzAwfUvxNE_eeV(9x@<o7%mj`eTT)knFwZg!hgw_kdX^z*uWJoGk=y_Ab<
zS+~jbY%YfMyG^R;FHK1DIFySE%Wu;u%0*wgO-Va*(faajdA%VQ(v75E>!j<ib%$!L
z%!Pi7J2ZZAF19<}A!PwbTauQ|$i<)JJLEh$7mKRy(5|t$@Ed)HloKHRNjg0=7o)b{
zp_sqrcxUd=?cTXK@#qdIL!j`-9ePomiw634sUj~IE3NO+myBEl;4Ud&;Bm}d(ukAC
zSA3U-MdpezbeHOe<YM>CyQJ)axD9tn*E<*QkKCnkZsHK!zDte&%7xX(yQEwK>0y$d
zT`m&a+@taBWV<f+s8MTi3&QS^G7F@cNe!CiN;l-*f3BH!13B)Bd!#%A>1xu?-#KV>
z<sS9^mV?DF@6r1YIryvAeNxtev^VK-O%9Ts?^Ei-9QpZtpRU}_!Jw4;q#Ok4bJF1p
zIaoOQKDnLFf%C%qwDD*T_HDmU%1DrgC(YTDgWHepliv0m`Fz}`VH?FxX!1bbKb8aO
zd{W^uSqBg3)`A?&j(I>~vvXis{D73LAT3aGo{$6AnGa~e=o}nc|9~3*lY@{W4@kKS
z(hH@RedYW<JfOtt96YT5kdBthaaunlWim)plon*=pl9eq(n-z1_pFEVK3_Tieh*1`
z4bmN@;LsclU;dD`1mvI|JtUKEIT&;4At}p2+NAXAuN;ikd_>Xh<@03ph<4fKV4UM4
zQqF_)OKEuP9Q>Q~h+Y`yph4v$3U8K!ks}|GG9aXJO3fSOVCdFI)K@zPzfV4*o4>QA
zCH#n#4<Q{?n)e}F=Byvn?^oIKdc|W(t;t5F`(sjegtStr)$MFV6+EW?SF>?)&||uG
zK3jhNKPKf$NKcg}9m$5%!N>G^UpAIpe@xwXXQRd2$E3^&X|B?r_1VxedGeoUw`oZ>
zo(4T3<xxnNm9l2ay1kyz?#bD3ANz##$7N&f;wPl63X@$=h=*q5-*ZpM;O}hwcp@L~
zEsn*nC!`z;>AO;s;%xZZKBb)8Y;5#;O54+AzqqHQj0<VNQc_GdKK$<~tqIRY%B-jK
zD<~UBH#{ZfUq~mG=6Ggf=Iy8SqH8uZKRzXwj<SA(8d5ffv}Ea$RW|<WQbTRpW@Aoh
z4VAQ#$CF({%FU48ENM59^Pf;dVLI7xTwX&nYG+H&zlM~lAx&Dc{hlSpR1H;q%))k!
zXSC~e7K{v^k@7aATT6itvvAGl8I8N0g)WKD=+aejHp-uovN)t|ODU(a5IOf5Ej*Hi
zb(^2jqkUP>Iq{5?(;@v^D%hHZ1D~JK>h)P@)$lpJT$zPl=FdqP9@5CAl6hIMiFi(H
zW@KSV?sIxEDGS#JJSXLQNJp3QMr2{c%ICCnNEUAMb9&G}3mvaKCuM&~YnKwrvv5o6
z1x+oK?OVK{v)Ne~=JbM;3nD#U@=3^ob@B`9AC-lEl`m*ZXckV6d_l?#k!CNMcgsTY
z)))Udh7<nELW2h{NO>aC^`#%SSy<ZWB{{Xrl1B7P$}-CW++LEhMx^~K?~9e=<h`Vy
z4YSZ@;7f9>mxZD!FG)Eh(g&vTKQr-r-%FXF%0$4`m-OasCdR*dNy;dZhA@Rb&V-5a
zE9!qY6Isr$XvOtRtn`0H$}f@5FlnC2M2D(Z<Zvugt|z^s_ygjW%zs77Hjx%Ft=*Oh
z&r`4H>V`}Ve(;JkR%c@W*H@(66X_LG#QaQjYxkP^%*@0Px7Rd(awhggz9wa&NYj{J
zjL3xhz}KWVG!uQNyr#|rGUdEqlk!redrSk$Ghu)AH7zL2MBb~{bRatu3v0b0WvNIT
znQA9w!oc|rSw>|d#QzNigl1w`@*7gliu99dxOXPrk9<Q*+{9v;|Ar29&P3|gH>3;}
zX)Mz(n@k+N|Ave$GV$Zf8|rMD3CBinN%<_&VWwhz+0OMX4c8UNCE_hDsFR7$xo=6?
zEz)YH3*R#kJNYd=|CoV)R=y>zHyPN%Z%Mf>(sL%KhZ$)6@-6w@&VaktJ4(8mfqbKP
z@;;#qNb{M7oy-uY>fL{S<!a7=LB%^#9*lIM>D=ZF<j#FZ_t$2~9N9a1zdS=aY41o`
zG188vrgOxN`TUOBPRoFe?t5xKAp_xU-;;7=q%TdO!!j^E>^&t7%n(!HJ>~Vuz@2{Y
zNf|TJpr%2^8PdOdPor});IsF=Tp!Co_Qm(4{2A#~(~9T}Ecx@EHil*3K(i0DD=-81
z?LLsQX{2RM$K5l~D*gkV`zr%oOFz&R=L|#-`#{RAk=`}kx5&Wg4Ik*SsjPG413fd!
z0NwgP%CwOtHoeu&z}tEs<@NCl)HVA^A2l*y*7+kT??$@W^!Z~tf-~gybviP7%WX|M
zdX1I)#ln%cHhsL6j(Iy}|10U(c=jW`IhT%uk3W)fa-_da&km*IX_HU%n9}jp>J#1D
zk&b$vpGX-x(&(nkYtms^_=(Oglj9BkM8_7SOV{iZDPKoA-n4T{I+723q7CEHk$>$I
zEgzXKp2jCq_Kvi^Y07|fj57XAqk5%dvh!zoKAny^{+~&?JkkTF-0XC$sr*cdsp;4}
z@-v0Rr(@T=&!o&AX@-+?NIH(3`23$+s_&JKv!6ec@_eK#PVYLV<4W5vbk89j*Sdb8
zvsUT25%z_Y^&{<ZTGdi+`+cEl&E$5%7y4ggxn1^!lmm2g&lgIpm5%EdzL4*)G+eFu
zLXKb3aOw9KGJ2N=X_%Adi!_|J{YuXsrQw*@S2}+u4F_Yt(vE9skj^>HzmSIQL%-7S
zQ)$>R<0};%NyCbDUrE_Q(n6=syV5ZI##d^wB@N@=ex+Y)(=e>gH&X79^wR0z!Zeh2
z_(n@-ry(=&8x5bDhS=0^ls7&N(p0B_QE6}+{f(^tmj;Ig->A;tX)xXPjg(g;-E}%x
zo`&D|ztO_NG`#-ujRt0?;daCCl$4qVX|q$8_%!Tr`A+&h(y%oAJG}}{!=#+=q@1I_
z`+uiJNJGKI@6_KV4N=R#Q*_5Pc<lX7%0QCFJ84^`iFx^5-WQgJFTcOjCgU{RHTXdz
z4bmVTcuHxMhBaP4sAD}@H}(hB)k;I};vX`{mI`Ub)4EToz>FU><V`BtuKPjJ&r(tQ
z&<|3slJw;1%dJ!#fAfQmT}j2N+COQ=xm1j9`ID5nB+Ys1awrvn0YCrqYA<e={i}Y`
z!i}krE<Kg5P6f~VNv=y%F?-8Tsxv<oy-xfjWi?5=p5{(Uh27_$l=p8cv~_<``{Aj$
z-R2j4ACxNg-7h-WH&x7!Uo@sF6**bID5@kCZhe1|GM=P?PxsPO@np#_T9%lK-MfBK
zadaxipObaMQX!pu`V^3g&Od+APVZFI)&EU@yQSi~)o(&)c|0D!Ny{k}{i1%;LF-g>
zFZfOWv`s~eLBGkbRVr$x{HEH?<vdpXro)X>@xOh)X;}SKL|pkz%9N5OKWY9-L5=1g
zqR%PVWcY{rzfHm44u42_Q_}6H4-Zq&IN=Yiznvo2Z~joh)fCJh_J@>3l{f1T-9C{5
zhYf#d`k@qjIQ)mgDFr)j{vqX5N&laCV~YH~(BNLHQ!uoV20JWGL3RrbemE~h838<F
zMhYyQG&pop3hKCOu;#xhc;c(U%C{0nfC~nt$h?vUx9ppOe{wYVOr`8!uEB$fQ<OEp
z?Q>JmX1E65PfNj{2^u^xAqBT*Yp`;$#3SIhAt{)?QG@6Cr=WU|28Vd1Ao8dND>F;X
z0$$!R1@&)h@c%o-e=JkL?=@I?TH+dTjByHj*3;xaO;ZrwRFhXWOp)uznyjoXu@Cr%
zMhb3q)a1qAld;uPlY>7dV_c9XD~C&b1fKCU8FB%KJ@1RjRjA32ZY1M%wI(a0OAG~e
zIFpPyqc!>b(PUIj)#U2^$p~7Y$;$5%XMuNaNtXBHX>!uKWSrQi$v>ATWBy4^R<@T|
z4D2yG8G-jT`Sz4#`Fd*dfN{xq`&pBf`z2lj?--JdX}Ve*+dmlvhFbigIvMV5wOE;8
zVmh#0elqTL(c+^S$=KLUi!+jvF*H<*l@})N15XW0hDDYZI|U}=V~K3%os2_$v^d=@
zS=kW$rBgDp#%b|5$7FPvsm1NAlcBjpi<L7begsFhOqSmdTKvQy8AXS*xL>1WxSZ8u
zWsr$6!3#B$rH87;oqi-?{u^2UV-kwLYq9dl#G&BlPm@qfuNL>apM*2UwOHq75@xom
z#mX)dtAcILB*D?G7VkKkgs*<J*nfW#4n)*q<(i3S!5LeU5S?3#U#(4oNkuL0yF3Yx
z``2P+o{4$E6J{l$=fqn7`P56sCP907Emj_yxEQ=`a1ti&sl}fCk`Q;a79XjSbuQFm
zWu=Lo!IyHAu;OVgPE1ci$@^M-FChsXe$`^-sEMz^&qI>1OJAEy{gb3ypv~`)1aE6?
zR>qnb9Q>t25{`Okb6@);j0)7|@9mQ0{Yl!a{55ep_=k}^?tJ;TeiFu4$^AM>h!`l_
zi_IpM2Y>mUi1U-Rx#!nJOq{39@82aNVx=}Kw@thce(@*~XGoj#?j&ODaczEZH4(v=
zv{{*MVuJ9M6NxzTOq(MPC1Th|Z9cwNthYbfth_gILwM(gMC>xC&FxnuqNiDHUa>e4
z?QLtbvf#uP;VIJ+u>!TZ{)9wicCXC?M<v1}rZy`lPW%zh9gv6#g|+#5&qQ?ZS(`)3
z5>ab#ZB~Yy7$xkKnTYDCwRu5OBJ3B`<|Z+Tc(kfED_>3=6Mh?zh^T$FIn6s!`f9cL
zjB6tHU9Qc_o)hbYS31akFKTmht3*8bRGWvkPQ-MLI;>ne@lZISX(BY5*Wp9DiP+k@
z4m;LKM1fr$p7AF^nJKLKEdgh}>ip-DUwDy#&arh^d3NHe@WML@m|0YZ>t0JhaIZRC
zay|h+2iIX`-HE-zT@NK7by^*svo`^a7S>^n?Fr!3byzug;<ND4l?gE2Ux#fLC*btS
zIy`1h0{UO6!^+4L!-Ye~C*azPI=psd0)~IC!wrWfprdA8R(_s1FMP5(0b`rjWt&nl
z_S)3t5qSxCVpo@yttS=?dnG2o!@DleiAq3Ca9#cyl7Pvvby>N4;>GYf$j6K7ay=K>
zzE@q&=#T)nA$3`qd}7M5emhxzT3s$QO~79Z>+%7^1l(C&mzCEi?hKbTNPy%1x_r1+
z0xqAd%f`RrG2n`PTr5AaY53rqcpQIGmzzI}7vE3Tc@Pf+&3deyKk;k0(dBrgHm}F&
zXW~(-O+DUtG#<<C>aj8a#kk=fyW;W2s~#`h9FIxC_4w_Yc=`O-W90*igTrIz$D?0S
zJ-#s`9<6%SW2;H=puzQ6*@0r^Fb|7|#<Y5@GcX<t7u4g}-tq8WU5}M3D4q^KFNnvG
zef79wRy<mttj7bA<H48fu`&n6++p4Dc>H=^?>~=zrguELYSd@t5sJ&h?K;Jys#$$5
zbclyu>-xOjG9GJe>$9>7#qQz1TEycK>T_THcns=ZpZDm*!#JisE5}fLAI9%EgcsK5
z!C&I=thzq$e;X(Bn)O*3hbE)zv)98oY@1S_2i=N8*!=pu_i`MbuB^|>KNKg3yB>>!
zA=l@g`{Tsntj`;F#li1VeO5N2SVC;QHV#$K>T}kzIMn}GpXbhxlj~LWS-FYg4YA&&
zI2>=<fCI<GA=R`24;~hW_tp(qnTlc(@ta<8F!pS~mgR9+8`yx83*y9-Y{1G}6t{?v
zB*h^&zXAV<j>Ff=2J93ThtYpGU}Z6iZNyW(;;?2?13u~!2amZ8_*;iKoL=65mD4Ex
z5ht}1$8k>s{?{}Pe;;kYyA9)@d!Yd<!%>VRZqXnPHc#dJYQ<suy9V6zXDs}FHelsD
zilfA5U&kV?i4OmG8jF`Lb=c~DEc#mNu(BV;TH?Pi#$tk-4lh3yi&p+ReC}{8mPhEY
zav{ZI;<h_tu_s4|yKjtzf4L4<u8PIEembnoNHLq3=fvW{cpZK`HCC)&9d0l_79W@B
zu<|6ub>iqDv8c66hx_!4#h61nJi96u`e$|If_|*BpZH!*EX*G1uvVIQldpByJU$k7
z-*i|xl;T5icK29xZlue@d}6W7NS7D8$HLQGmz7Z|h7{j(l=JGU%fGE+alD%@w`>!O
zkWgJ#ex*259Njb)k(s(&t{aPs#kxGEb}V9g>$0*f#iC;V5`(yZb@}?+7+jsE%kQ7X
zAbz1PEB8{oDsFpA?%$@%u9xNheYzZZCI+!5by=C1Vp{Rv`(n`Jo-R+`8H01rb$P|6
z7=(S2cVMiJQSKF=TM~o71`YY)+!!1-Xvm+Z#lYLFq5QlTL(`@q8;^=X*G>)DerOCf
zdp2Z`{xNV2YRJmj6hDhoN@8H1+K`KLV=y<rA@@&<LG!AHtPD;uws?AE4C;++$V<A%
zV92C~ywN8H-{v%A<#UR|#m72})48!BUvi8=+Mb4d$4Vaek%p}7PO-Z9eTx_zxY>|@
z=*xLLX~^2TF<AGuAuHEYJTGqgI~vn#H)7*2(a_av#BJV2W3X`}R_3ReUu^#%8hK8Q
zxc$v&+;C~ce_e`3h;JiS9;mor>~SO-?GqZY7e`}JRwMS=5e<XVMy#w*vBTJZRWv>g
zZNveKqmeUKZs$bf@^rZsM^t<<_8%9GEo&OF--u|KZ<qZBM`P0dMy!lcF~}H|(I~yr
zh~0{!ar0gy?wTEqz!!~J`J>{Lu~Td`+G;dr+wf?NYtWc20;BQWpfM|(R4g+#bdAP2
zo5tL@V>H}4HRgKu(OBx)n3Y>9-Wh*3iALY3#{8;zG#;ch=7)`=5uD$cm1!y_8lTaO
zMytOY^TF>?7&f9YZ~qX5mlGSa@=nD~<GGKc<au;so^U4$Z8kRMp;x0YVs~R!7OL24
zoO4{ZJJ*<F4n$$cjmGS^I|?R`8?$m!#b0BKwNZHdtugB_i$ajL9&5~x!rDf9tPE8#
z+W6*#C{&s2@zGIHxa^?En}<fBOIJOfC%&pUZak_w3g1KYxVj_?NpX6dnj3{Z8G5Yj
zRk7aKIX(&ldg-xIWE5@<mi4<w!EKBlE0<L~I6mVRg>Uoqcx$I9#I4ffSq@Ryx<!wb
z*(zon=a@yI{J0(m8AajrMLl+C5(S$(daOKGapm}fRut~P*W=4SdcfnC9&i8H12gJ2
zVP(CFJ;!~Y^gw8<CY*4$2bNnlVV7$?pxM3&D+gA5I{tFJ2R8dP;mZelKsTZZZ`$1h
z*@;b98L@k^n{e^k9xy0t!a>V=pr~&XwwT`o2maTDl^-k49p9MH17$Os@Rm_MaClJ@
z9yhcHjMp|{Wy^|%$EfasL;K};C9?ggCj2Hxtl29~Sh=&}<?-A&S^q^7u8I(k_LCeZ
zs0ViaX~N2+6;qGjyY@h;fj%GU*aI6(^?8=PoWG4eE3a1EJ%(uyEcVdnCWi8O1N7zp
zPY?L?&}U`Yip|HvG<)Ddu0BV9kA!oDK3jZ<#GwBAteji%`*{DONVJ@w&*N`LB7c@X
zr(6;5c8NYK16Pbc{(LkNVLSEtz`jV#I;hX%c1GgKX?<2ct~h{fzB&>E9_aI{#gRDr
zQlGcaiA0kx`mF3+u>v`8TqKt2$X9YiBwjab%2x+PqD$+htXy631UaWd_UqJ?Z3`pO
zSia(KGb0fj)RdLEE9M~gjgG{ll&0(vDlTt+Q`Yd0M0sUXRvxdoggm@UBz_EU$^p)i
z@S50^>)S-)pV>`WS-oNx@@V5oG~CdXyElzQ#4fpCHxiQ%HD%@aif_one?_3h^``9m
zIRZ%!o3hrM2+Voal$G%-1|s*r7XdRZ1MYG?0%^Ji{Qi6d7Bn|t<^PJ4$ax3lemeth
zvnK+noelWLmI!(OwgD>}SS&>jUKRo4XalY_KLYWo2E1!}1g7R2uyTXNTV$(I5or9k
z0pA`Hf#4AaJgHv<MoctdWeSVQ$UloB@O!BNug{Kv%LW6^N{K-AE(2EHu(*wUEGz;w
zXAHP+Km^)cH()!j2qZo<;G1F*i|xq&wvWK6F9z&p8v$*tX8fXU1l)9+v2u#Vf8;=e
z2(hV~@n>CmJhshvaqS4{12ki07>g0fKR<_KXizg=@g^MGqndG4O*merG-Kr(izCS^
zu7@M0vKjZd5RQ=pn(>bl;n*|087uo(tVs^pBiqex#viwYBYJ5wp1n34!`C-s<syqm
z$u;xB@$6tT9y>i8EzUIKjuXPs{aQ0tX0n)-JYYz;*v`$^tY0{;e{RMHE5lJwvpFkI
zSzJr5mo2t(v*x@qIUJMCnsabWIQH8#XJsvmeaZj&hohxubGAb`0s@=!$u8mYE!muv
z!z?}~*Ru(iK6G<l+9n*I%bT;0v7B%J=B$inF*JFAPB?mwZ_b9=vi;2Fy!mGsjxBD^
z%5N5DlWSgup~a5oJmg6jybm<zmUqKYa7wll+gU754mlTw9rv2^qhn#X^Sn9t-ybG(
z8qHa`&*F8;@AEK3)Hh_$)nVw>)Q~SO4#R8{LsllVn4bJ|N*ErtH{=Op!%)}Vkj;n7
ze*T86yl8PhIk2~Q(TRq9qbv-Qvkkc@KMY$-Wxw<=WrOm+31Rp;)R0^C2!qjBLtfoI
z3@+0RSvk|<hw?GEF!Wt*$g!QmFk`DBKe7+Qb~a>XP>V6jzf8j9I+P)gYA#mw9YZ!~
z90unaLsmYuIHYW&5r)E_hP?S}C`QyVV)u8USgdEn%C073BMyBKiW?S2eECKwJ~<k3
z%EeIVxfro>t;I9t!b73(4K?DodqR;CXT&|XhN5?d5i9dr%u^n?EEFqx8nM>=Q0yCI
z#KWhD;@T)9d43bBTvQ%2G8A>@8F9lQp)grt#N+ygqT?nbR#vvysXU=D6sbpyST8FS
zRp*R&d{QVz-Y{b2Xp67P|AvHO<7*>s;1`NRUyXRAhpeyFf|ao?1}hJ743&;!3;ty(
z{&t%d+}A7=ZR}dG^0&ol<x)L4f3)D5dZCC3YQdSBp<=YRU}bZQ<;qd-Loh6_1)qE#
zf+-a(*ymvg7WZ$#%Iy~Km7OnzNRP4wFFO^2(=%IetHU9<vA6{*(_2hfuDvY;AGgbK
z*M&giKns4gECjlzTCnoI#f{~Q(?ei>uLb)}2!Z4C7QAg_2)cf3!O8*`Tb5_^4M9jf
zW3E>jf*5^c?o$|o)K<o<oN)1HIW{Q-WzNQYC@KWKU5&XzNC*b{8nZIQ#i(T+j}ZJD
zFZ*>4!Q@P1e&`T_nZ?Ged~tDXd8es7p25a!ZWw|Uqm6lN;}EQ!V$8}O7weYOG(xa-
zg)txf8jKyAjM?d3Fm~@TX62HLhs(e22V>tkW6rt}i~~1}`S^uk9DF3(oeWlHE>Auf
zjKg1z`Rndr9MNjYNn7Mrw<RmjTwGmlyHvJo-I9mRmHlj6@{_5uPN$ZvtaGt<dBt!!
zPGC!}KS++-qb29}mh(t%$;v?&pO>xjgR!x^CI6EijJ5q*^27LGtQ^*om60xnFV71K
z#=IFV`MY;8W-e;Uv97_Gyrv~9KV6((ZfF;b;rm*0o_R0^ooLDXTLz=|rIxI0b+LfC
zS~nPZH7)s+b}-W3w`7Z7-4Xk<B`bGbykNfgsyn*rwPM>R-O<&!6%W4C9gY^QSefi%
z3d`@|?l9`wiU&ztOt+hC&)uOB(u$SWF77b*+t3|P(^~QA72R>8pcR`f?2c1atyo#^
zViWU$iQTbbL@RDOx;qw4Y{gkayJPa~R;-+N@rzljsynLJx8lg6?#SBNisxr_N7TVq
ztPFTDj@dQ3JKA4u#Unzx!|c8s-?uv&zL4X1bXN{C7j^EAn%}K>n}ay=^-Ng9vOD(c
zo3OIu#Y*PM&AVf!r3v3^)E&c|O}Jg%?kICLVdct;r_5Wv1i?4VgnzsVf@8c1cdH44
zVWtTyb6(74K7B0+&w84${`nxBA7sLD$AhqQlnE=3UR-9ryHkAnxhC9pQxM9Qn{f83
zAnDGSu(ImKZswX<L1=T>gl#4Vq0U(oE*ukt7uQT!Iric^^Yi{e*!)uNuMWcW&nBE-
z9EAQFrmT#6F`)TTauB=>Ou0==5ZaoWa%yN0w5?5fmS2!^qWOwP5RST;a+AM;u-wm-
zLmcIN!cBR&WstI@d7o(z0<ui`d-EVzmY8zK#zCmv+mwsy1}Sfv7yk*w{?Vp<<4Yjs
zPmy)r24cWGQx2>NR3<eKycdYSHktC~Yk|<;W6ICY1<Lb!Q#LsssN8Cf+#e|Kn=s{n
zb_QbLLsQ<dQTBUf%FkB@D%+Y(76n3A(~QGr1>$i7GafW45PJ>Gc*E#GOfxm(dqV?J
zYHh}P{R83G!HiKAh*s`qTv`;UjBK8hCC3Rj;}c18ehFs$B`Od-v&`5cBv3ip9O)Yf
zv)*Prz+JW<Y{n}(1>)#vGrnjasH|=NWg+X&Gh-{0KzOe(<A`Q~FxX_qeH#Yi$!;@V
zR67tm4$Jz#0x;^V8Nd4!fW+%&Z1g%nnca*h0r>IKjC1Y;;N)jB9&;rCvou=shBE=m
z_2x@Q0?^f<wY;7XfI6nFxz+XnT(WA-SRbJ5Z_ZpEfHJq%JZydd-27VevgrY+7v7qW
zj+gD?TXW5b0L;&9&GiNcps=_#TlWb-=U%NjuslE+;+&fwfD@xy%g=`ZOrG4D7sm%6
zd2Vao7ZISGalRcGfY%#Z^LMWRY}?hEo4W*H;Gx#szI}kQ$T`F&0J_&&b6%SOT)5ww
zhqMU5%onYBR+9kbmGkEM0kHVfnons4;90#k{OFrM*6O$6pYQyYY0gcb`=hgE8@7Gm
zk8e(G*z1Nr_PDg+*bDy3J?Ekm{_qZM!-Eg_qgGrSp0djyhtk`~^9p}uqx0@n{_wAE
z!)F%xqt3uKd~cRNj*Mu-?<e^yKb^J5_``2@8*cVLe`qgl!|nR}<G{K$+_}nM8SCs<
z<PXmSZ8$p1A3sjE;mjm|?6};9%cJ}u4m%GF_J{McHay11A1~jx;TdlJSpKsOFX`y7
ztajdD=Z{u;ZF#r3Kd!cD%ST%JV}f~GKG)P=dG35e#~)f<+VaC%{@Cr+mS6txLsj>-
z{PBaIGT-^<3qSe0xGmRu<cFDgZMnfMKSWft<tCT>lnc*>r~I&ISX*v&$PX3c+RF2A
zKUmIa%a&XGlpW8uYy6}~-Ig7e_{sY#+j9Fke)vpnx#JW+<;!#DfBlerp)GeA=7&bN
z+H%(ce%SZ8ExT0vDTAI}iv3{zO>VROa8b*gyC(Z#n65c@iS|=YJ$DZAlg@}acl7nc
zBpY*X@9qchj^^yx$xm7K@;aLz=K7nnrG+1YBh0yND?fZqFlQ43Kjq!Cp{^eyOU${6
zwjX}=GH0EizF0BXoV7ptB6_qr|9atz-;>Sx(?egZoNLanZu-h~T62DM(HB2AnDfn(
zzF4-)oX;QhMff3eKDyf%Urw9zp3T0Pf7P5fuJ%R1eRE#A*cY##oAb=szL@&aoX1Y~
zh1+j)9z4bu_v>14<^Oy!qKO4(_xFW;OAC&z^2K=z3l1pqMNdZy?vmvT<E|ELmE?=P
z-WF^a<%{%S3$7FFi&`-j{HdFqN2&!sboE7Gz6GD};EU%K7EHFj7}MW^SGSdQ|FPid
z#=bZ;&Vv7^?~9Td7V`SFFLW1KaH5tk)~vQ*-|s%?zSV*q-}~Sh$#I_hV8k&C)_CB9
zb{8!8*>xXzJxSI-?}N0*7QFMg4}QM3;061AFypHQkJ#yhPFn4_WTOwx>a^pil|CqJ
z){eU_^ntcnJ2si=gZb9&SaYHex^`&Ck4O68f?GR2HrNM6e(iX5A0N~TZ^vWHeK0$|
z9hc?%pkrn`j!gH#$)a}LA>Id>J=?K<gb%(BY{wr0d@ycgJH7xPSWIfi8@u>m=j?Vo
z!N~_<OWSd&l@A`SYsVpGKIpxp9orcCK<7X^uG82D^G>$o2X%bV{&G8}-`#NNPCK6U
zxf^0@+Hv*kZm4<Jj>DgHL*E~=-<@t~P}`EVu5`ofMwWc@bT`-;S@M>{-LSijCI7p(
z8@k(Ba`x74xZcT<-PU$PzNaNOS=tSs11z~_PB#pTwB)^0x}iyuB~Sjh8|GzOa{e$`
zr__?&2Xw>s-j=La-3>lNEcszkH=G%5$=kBJAz_Lok4ox>hjT4CDXJSvms_%Za5w2&
zSn{uK-7sXArCj%s^E+h8^E!0Hq|=sMYTFIQS1sA2Z8t2sXURIo-C+CNl5aHWh7BJq
zd3pVA=<>^wdun#W-a1y??VC4z^sKniJ8v9oVZ}FUyb)?{#Y^vb<AS{vmtXTn>|a*w
zcFr3&V8ykMc_SsriqEn)?)9+Z8QZ;)nQX=B>%H+f$BM0&dn32Zir>!jMok|p-agG6
z`9rOE;5ctQ8)L<O!@W^3)ruPolz-2&;&VOa{uNd{wZt1wH(GH*jyH04Td_%sHy$0b
z;``Cw$T(xgOG3PH=c*Ow`g$Yjz8uHh8`qv&@$-(}i2i8BtL?mT?w1u8n|mX;t~J}Y
z^u`fAYksNk4KHJBUfsZ3+!bps)bf^Yoi*Eh_rlu0toi9XFIak6^O9#?m=|Qt8TY-=
zJj$9)uX|x!vNhj0=Y`t2);#r?7Y3ABbHqL`yzgVpIy=1Naar@>^<KC$#+nB$_d?WE
zYwkMV3&-YJ^SfzYa9?4~E5~_Z!$w(mxEIWKTXTznUYLH!S{}C->YuUZ;U%)}Rcm(7
z@xtqS*8D!%3u(`-d3m%K&V8`v<Pa}-|FUL1UoUK|W5b8sywFC^hI@DP!o(IfY-{HQ
z4Rag5)z%B8_BK4u*bBEi+c5OK&>c4Xw!Rm31lq{;WG}SqVZ)K%fQd;qtnm)`oo&PG
zYk-1M8&16kT<&edy4L`&AvV10ETki5Bd>=8&8FC}0Rsc)+VH+@K+Q56E?x(j*S2B9
zWx&pzHhf?%q)%?cB~yV>r{v>ffwz}s`(Z%bT^lZxyf)R?uzodQ@m|(1lI?!jaAp?p
zM%$L_CrKuuku7iN0qiie<=E~(t2Va$(;FCUYs-sVfQKDzIiNk@?_tX?tbrB&wmiNy
z&>+H=I~oDS3ATKtF>pH5miyEN9E)wa<sVOs>uJk-K6}c1j4h|W_C)ANTmJpn6Kf{g
z^8DML(3x$^xa^67CANI$lqZg^wdKDLd7|BR*?*5GhVHZFotr&z=eRA$t@ec5MO*&3
z$P?3U+496$o_PP*mK`R^x^Hax_$W^-|7y$GLp-6SWygQ|cp^#1j%Sv8Vyl52cg*)h
zBU3v*o#u&LD?84O^8`8D@$WECG<UV*Y5txl@v&n^Pfr{QvE##?J<&4Oj*}fcQITfH
z?=3uWB;Srlwvvxm+R5)TPn7q!<4roAI6Tab{cCy3>!Wsj<GTlnr`vJqdk^peJGrjr
z0sU2WJo&x{vNzkY5YX7R$Bwt3^FX~Lb{u%j0|{sC_&R%F)ipaV*zSSv_wD%GIuCSz
zA;(+hftere*l?Z)YJS=AvZ)^EQrDh4jrG7kdiK13m<KMlu;;J=9%yZD&o`?)P-1V-
zc|{)B+1Z{yWO|?u?0I0K2O<OQxqc51%#F0?$w3}?nrJVt+k2oxwmmQJ>VW|z_U!EJ
zfy2G*d54t;8V|N-FEbCsjk4!s%{{PSl0AnvlJl5t&sS=Dh~sO|$-msuYn?qm_~?$k
z+vT_~-BD}5J->YDj-V6vTz=CX<1gCt#|!SbbjzOmoN$NH6MO!#-yJD$<h*veW5HK@
z*4XGS{a^<kvcer!Iu2ZGfxGyB4m@nSJ64-Gu=aR&yt0&k4|j*7v)n(>9c3;KJhZ1f
zHgt1f%@TLK4R+u`+3s+Pap0dxa(}7=_l<JL+B^sT+}#~7%N@9~n>%d#Iq+*2cjW!g
zfeYKaW68e`{K(oJ_oq5=T5ETh%y;1HhVJtBhy(X%?2f4$9r$D&cbwbhz`noT<mbKv
z@A>2g-_s7<>6IG>UUA^nkKC~1u7h0Pa>Lsi2cB`!4L0u`xY0>BWc-lxKH!F#+K&8f
zryI^Sbd=xMZm4VM$oE&c!K1Y!$1HF|m5n1Go9>2{9UR$hyc_PgIr7@!ZfNS~$YulG
z5D@0b6MDL#f1IN{UN`BOJ91^V8}1i4@`EHd7*siOWRx5H2RQQn?r!Mwk0U#Ell8_q
z@;nze+?ejjI_=${v(S<ITD!q*l_Nhkb3@T)NA6+hhFN<YnHss__+dx3spEz(XB>IT
zFITj?=E#3Ox+3bnBNx1M#o*_TeDR?x)_!ng_nWS`{?n0{UT{V2I!@g1ge#mIJIVE7
zS0ouZ@$DV17~aN-eK)vbgRK*<TJDM)9i3QjzAI{ZIB~COuCVua;+tb#5fkpjUjMk_
z?|3I(GQbr}Gn}|ywJS~)I&pE4D?U^?@!3pQwD{YJ+b6mL!<~3?q$_g9JMpJLSB#$F
z#IatkSijJTw|8;H#Z^vh=;Vqoo1M6~r7Mj0I`I_~S9lz8;?B)nk$%>Rr|7z3=rt#P
zU&|Fs?mKb#4;LJM?!;@}yWq(OC$9h81$BNoan5}gSk`go{nuRJ-`JT=&bc7R$eDW|
zb-}PU&U}Gfu*lY#?YFsLUq@&DXRQnFxI6RRB`)~k=geK^xWFjfna59dL8o|UemdF(
z5gE?xIn)J3h0Z*+uM37(IrGbM7wM`wbGLjK?Ec4@r>D8#(m45etP5UGcV_P}IiH2H
zy`KxrRyp%CcNcWo>@4p;aY5J~S>Mh@IyugKzpV=foN?xk#x9t2RnDi03s&57<}3AF
zK+l}nO2Y*g-^=-b>58X6ocZYMuHqTB=jKnkqH&}4oO8P?+8Va!&6m2ObL;l3d8#V{
zZQ67A!LCT`(4Ob)>WZTOW9Y2ov?|*!ii(NYfdSaq$^?wHFB3&<L6I6-Vmh86q`SL2
zq)Vh>leQohDhf83yo!k^@A~8W`Mo+l&zy6g>)Ly*J8Jsi@|@^;e@$o2&mmV>)7_`%
z#MEbM`pt1Uu{f8HH!LSMwyVi~I49mJuIYtcb7F6&n*OaUC%)@d(|6_N#2<rex^JtT
zs5rK!cQ(q2v#0TXPvtP*tm&q8bK<(?H9h-ozK(S@{eA76xO-bo-+D_<)O)L@6W8R>
z_pj;oRdXVDUrir7FDKd^sOkGo&xzvy)pWlTa-!4UHT}ks+R^j)3|IcOb_}eP;U~VU
z9V5=m@W{_=$M~ules53hn0ify&)Zcy=G>Cu2CvkP1vwcWv#~ZF)eL{IvUaR|nE$@0
zcC2|i!%xqu9UGcta3882o7-e~*NED&t$>d|pmyv?X87Umwd2+98Sa;?jh8UP+X`yO
z8zVFPUz^(T=A;bY-n4eSH9N!Q_4()G3@@$6zh9N%@9yR8oZ%~P=lx#GaFd#RoZT57
zeJvmNlMKIIozL@ChAUpk=lwCmcb>u5@q30#Pvq<RFT?YX){2!UXL|qPTCw!3OrQTl
ztypkTrXT*YR?N8~)7?I<71M6W^h@v5it$;QKJaR-7;#soFLtdMSSQnuuBsJ1ALs2B
z*NRRJGreMVttf7h>8~c$igq0`ecq^Akz1PS2L{%P23;~;-lG<KgG|p!)rz}^X8MD|
zT9G|2(-ohu71vGAbVjpUQFVT%n>VNxXRXNe&_`;;3F|Yx{=QoA$F@u#yuDT&e2b5p
zQ7b<AAk%kWS1aD!m+8FAYQ=^FnI3mxtyuiOOm8`(R!sRj(?6V8D+V8*<@5i|j?R^`
ztlzSu!+BYL{)g;nST)PTzs!z0*JOFk$Jvo}OP2S)lO31mWcj4mvZL}nS-#2H@ps)U
zKfNkDzIiIk>BZUcPU9?3ot;e{KFixCWyhTSEFTz|9m5h?t~4+^(%rIrOONbm*+0uq
zrLv>mh%A>EW=H14ERSoO9hc0?^4g}^ar~kze^Ng?zFV2)f9hq&u8mo~^uFwP`IRi+
zd3$zD+LgucGdsF}l;zIXW=ESZvOKYRcGUfzulIuNxan|~KdhV`XC2M*;fmS8|C#?k
z_;=>N1#e^CHh3SdM_IwgFdr-UnC4>#pTm5v;B%VK9efSuYYDz4^R)$Eqxo8cui1R<
z!S`Ukm*9Ic-&^oKn(sCEp3V0j{0z*`g1ua}`Pl?NBlEKgerD!p7yJy(&ocO#nxAd(
zGd4f#;Ad`r_QCJK{4RpuiTT|Gza#Uz3VvticNhE)&F?b!otocm@H;lY>)>~8e)qv^
zz`PcM*Mxa(1g{bES_xh==Cu>NhRkazcukqtR`41#ueIPcXI^{3YtXzFgV&^aZ3eGV
z^I8pFv*xu+FR+$*EeEe@^V$wx<L0#<yyneoKlmFke+$9ig!$VD{zlB-O7J&h{&s@D
zA@jEs{7sp^t>ACW{H+ClbLMX^_!~5Ti^1Qd`P&TsMmaZR1b?&UZ#VcGHh;^(-?aJL
z4*tf?-#Wj~+U9RRxCWSOL2ykl*M{I4VXhUyHN#vxf@_GmmIT)nb8X@J!}|@$2(CHi
z+7n!Z%(W=ECUO1A2(D4)S`}Qg%(W}HhM8+wa7{DUw%{6Pu64mR&s_V0YoNIn2G>M$
zZ49oF=2{tCGtIR#xQ3c*X>d(7*Vf<~Yp%7yHP>8wgKMz476;d4b8QZ;(dJqmT(ix!
zJGh3MYk6=@H`n&y8gH)kJm=<^YkzPLF!zGso?z|`!9Bv<D}sB5xpxHj5OXgH?kVQp
z65M0Vy(YNln0rrf4>I?n;GSgeO~F0N+^fj%<d}O`a1S&0vf!R(?rp(6&fM#Qd!D)X
z1@}O6FAVO9=H3|GBh9@sxM!MsXK)WS_tM~=YVNJUJ=WZ7gL|&I_XhW1b1x3=$>!c1
z+@sCCI=E+>dv|aTH}~@3o=*PcRy=ICnR|V3&o}q};0$2S0-RfKGiQU~j9|_R!I{CF
z9fC82IZFg*3Ujsy&KTyb5u7>9*&{fEn6pT5CNXD|;EZC<D#4k>oLz!5j5*5$XBu<1
z;d;c^^Y1Oena7-cf-{gg3k7E)b2bXjNam~*oSDqoDL6xsN4h0AQ<<|>aK<uct>DaM
z&R)S8%$&u7GnqM?1!pvKRtwH-=Ij=n;mlbsIMbQ4U2w)TXT9LeXU=}X8PJ>sgEOHy
z8wO`Yb5;z_jOOeZoFUCwGB{J3vt@9`G-u7=%xTV^!5P$?MT0Y`IhzJ&RC87h&aCF_
z8k}LxSvEM+nzL<i#x-YMyw!XkJ8uroz~(F*oQciZI5;DlvvP1|HfQJH3~kQR!I|2e
zt%EZ*bBCLQGq*W=2WN0|77xzk=4>9E(al*sIJ29xdvJy~XZhevZ_f6?8Q+}sgEPN5
z`v=be=2;+kCNR$i!83w+RtTOM%(FxA3}K!nf@cczY!N(Tm}iaPnZrDL1kWJmStNKS
zG0!H!Gm3du37%QZvkT{jJIu38@JwT#ZQ$43X`Xe0XCCwH6FdW%XQAMk$UGYb&q(H3
zDR^cw&rZQJlzEm4o~byu-V{7znP)BXU3Z#iuizQXJc|X-Wain7@AppgtQI`8nP<1)
z8O}V*1<!Qm*)Dj-GtYX#GoN|(3!VYZvtaN{Xr2v&XGHU?7(6qYXUE_f(pA2_F?gml
z&z8Y6rg_#3o;l64XYdSao<)OaQuAyYJfoUt)!>=cJi7+Zu;y7dc&0Vaw!t&5dDab{
zdCjwL@C<C8g@b2e^K2YEBb#UC;F;MxI|t9u=2<#;rZ&&k!85jb)()Pz&9is#3~rvq
zgJ*K{Y#uzLn`ialncY0Q2hZ^4Sw48CH_!ILGroD&51#qWvwtuHFtdPQCSYa*!HmGn
z3WAw|nH>Z(1T#wrW(sDu5X>0NtRa{=nAt-xgD|s*U?yQ^6Tyta%qoJJg_&IhGYm7!
zfI}}c+X!YHX4VnRJk0DPn1PsCNH7yIvyos%VrC`5%*4!2f*FdLr35n-Gg}E}EN0dc
z%v{XuC78jOSxhjKF|!%Y!7{U&U}j@xH{6G0W;wx3$INzu8IPIu1T!Bq`w3=1W)>98
zgv@Lxm=T#-5d$-s*-<b<GP9&$retPI!Hmhwnu3{=nLPzFC^L%+W>RK070js2tSXpU
znb}n^!!on1V5VheTfvOW%({Y^mzjM9GcYp?3ua<wHWtjt%&aV!nVH#HFheu5v{=_M
z%xo=~v6)#LT-Y$Pw_pZmW^utx&dlZ_e@vKJT`;pVv%6r1XJ&c9OwY{rf*GHg^^v9u
zGy4l>fMymL>vn~i4YF4wDxSQKoOqboVK759v&3MgXl9GSjM2;*gPEh5Jq9yKGm8vn
zl4dp;%qY#Q5}xPXW_B6OFwHD8m}#2XW-#M4v(8}VX=b0n4Ajg*gPEwAjRrGPGb;^d
zre<~;%uvlNHJGWI*=jIjHM3Uk!*`q6D|3gt%`7&U$(q@0FrziI+F)jDX1Bo%*UWN*
znXZ}b1~XnW>kVeUX7(G*fXys8m<gNNa4;h#pKxt3Gd8p1V1{gF$-zw7%$9>0vzavq
zGiNh<4rb717R`R=9y6N`X4Ga@9n7rF>^hiXn^|@+(>Am1V8(4`-NDS;%)WyexS53q
zGjTH;4`$?MRvygE&Fq}-`yMk(4`%9SwjRvb&8$6`x$}M1z@vPRnZ*Y)c{7_2X7pxO
zAI$8{>^_*`n^}G^)8{$2Mlj<yv;JV_Z)X3&4#4aJf}Mcb4Fo#^vnvR824;5<>=4W@
zA=oLH-9oTqFuR6e=U{dZ!4AUgB7&WS*-ZpH3bU&Sb{1UsuL*V-W|tA{G|X-z*m0O$
zN3ioCUwuum12MahU?*aBBf*Zu>`LHB+-r6x!4AdjQi7d|*{uXS7PD)C2Y;{Gy#zZL
zvx^CKGG;du>}brcCfM1S-A%B=p_g?{u+uTSonXgfc0Iw)$LxN{z20kfLBUSQ?1t#s
z-fMP6!OqC+j)EPM*(C)#C9_)!c1&j16zrVL?kU(onO#({lQO%hU`J(kRl&~6?5=_x
zmf2;IBfZb;wt^j(*>wdwFSGj!c3@@~7VN~#ZY<c5nO#}1Gc&uhV25UQX~9m-?AC%E
zo7uGmJ2$g?3wCg37Z>d0%x;eR^?hbn7wqiJ?k?EjnO$D6(=)rhV8>^6eZkJp?EZos
zpxFfmJ3+G>40eQOR~YOJ&F(PRA(~xcuv0X<#bC#1c8$T#(d-_B9i-Vs20KZ!n+$f8
zW>*>PEY0pR*kPJoX0X#VyUk$7X?C5#&eQBZgB_^Zg$6rOvl|U|r0jRD3U;PucN*+a
z%`P>%54zv%R)Za@*|i2cSF?K!cCcm_8|-AwZZ_D_nq6(Mvo*WhV25jVxxr4?>~@14
zui5nmJ72T=4R*k07aZ(_&2Bi@5u06curoHh<6wtucFDm`+3c3NpFLo9&B4yu?4E-i
zwAn=mJ883<4tCULR~_uE&F(tbVVhlcu+uiX?O?}kcHP0w+w8uB9k|(r2Rm`I8xMBm
zW>+5U%+2mR*rA(UdazSByY*nlZg%a#&fV<ZgB`rt#Rofivzrfg^k!Ed?Cj0%KG@-#
zU4F3BH@p2{$8UE1!Oq|8{(}sF$pQqK0Fw;}G6E(m5M%~Sb|A<Qm@Gk%DKOcBAY)*%
z20`Y)WDkN2g2^HTnFNzf2r>#Ls}N)sOm-p2FqkYukZCa4h9Ki$vJOG!!DJtT41~!-
z;1jK5vJpW>!ek|a%!J8K1Q`mGr3f+=CR-6?EKJrS$XuB0MUcTTS&Sf)VX_%PM#E$^
zg3N}=ZUh+)ljVTlTE{QkcX^QUFj<cv^I@_dK?cNRL4r(($%X_O5t9`OG9xBC5@bkB
zmL$lOm~2UqF)>+_Aai1}CqV{<z1n3#CdFh^f{cpEssx!8lU)fiEGEkmWLiwNCCIp#
ztV@u2G1-?O17or<^o<@g*_a?BW3n<qX2xV^f((tx(gc|rldTCdHYRHmWNu9MCdlBJ
zEKZQgG1;6Tqhqo<L1xEfcY+L$$?^o59+T|}GCn5j6J&l&_9w^ynJiF{2{PHBAS2{P
zA6E}DLmsfJdXOP9S)w3QWU@s;#>ixig3OW09t9aBlSK+LNhX^VWRy%+Dab6D>{5_n
zGFhe|(`2$uLB`4Dt*Qr^CzE{&GEgQ96=b4(_<`y{M#^NRg3Of3P6Zh%lcfqWRVG^%
zWUNfqD#%=!>{XD#GFhx3lV!45K}O4DwSvr+$!-N1E|cX7GF>Ly6=b|j)+@+-ne11P
z0W(>!AQQ&(NVOm%X0l>IX3S*Af()6-k_DMElPwD}W+rQff4#2Bo&^~+lSK<MX(pQ%
zWYkPnEy%2y>{^gvGg-DE(`K@5LB`Ew-Ga=U$-V^{IFp47GI1sw7i8p2RxZfQne1GU
zp)*;!AX8_ubwS3?WbJ~?oypz>89bB43o>~on-^sCOja+*?3wIdkl`~~z97?QvVB3u
z&t(0A%%92r1sOn-1q?EQCL0)J1Wi^j$PAk7V2~j+S;8PwXtISt#?WL9gUq4H9tIgi
zlSK?Ni6)yEWE4$SF~}@ZIjkCF7)_Qj$TXU4V~}w)S;rvrXtIw%2GV39gG{8!Mg|#4
zla&lIlO{VEWGGFRGRRb#Y-NzKG+E0ab7``dK?c)gF@sE|$z}!_O_S9OGMgs58Duz3
zmNUq7nrvr~@ibY_AoFRmpFsxHWI=;WsL6%~8BvoJ4Kkzj(fIe@@^ziX+yC^i$(9Bg
zQ<F6fGN&ec8e~vS7B$GEnrv#2Q8iiBAhT++t3ig<WLbkutI4(o8CR2a4KlAL`x<0m
zO%|4XLOqj>4KlJOD;s2HO?H;+Lp_tF4KlSRTN`9-P1ZKZ+?wodkij)s+#r){vbjM<
z*JO2r%&y7q1{q$H<qa~uCfgfid`;Fj$o!h@Z;$~tS>PZOY_h>YM%ZM9gUqnW4hI=x
zlO+x^#U@)EWQ<MLILI8E>~WAmHd*8#lWeld^uHf5S>+(JY_iKihS_A9gG{r@HU}AJ
zlXVU<&nEjEWS~tJI><zuY;=&3Hd*N)Gi|cdL5A97se??l$yNs$Ym>DOGS?=19b~Xg
z7CXpfn{0NF(KcD_AhT_<+d+ogWVwS(x5;(~8E=#I4l>^+`yFJ!O%^=Jgqv(QoTx`k
zRy@dzo9uXyAvam_AX9F#<w3^WWX*%jxyhcxZ-2yO(SuC7$)*Pxb$aj@1(|h|T@Nzs
zCd(dV+D*1S$he!VdysiI+4mp=Z?f<~Cf;P@gN(e%$_JTwlbsJT^d?ImWa>?}KFHXc
ztbLHVH`)6jgKx6<^vxeN+58}*Z?gJ9W}o?Hl_0}!viw1&-(>rPjK9hH2bq79{SP_-
zrV9{s0!%j`=m?muK+qX5-GQJ(V7dfBr@(Xzf{uad8U&pK(>(|}2&Rh=bP`NAA?PTW
zu0qgRFx`cq!(h4$L8rlV8-k95={f|R2h)8BIuND{5p*I<HzMdrn65<7nK0dnphIE0
z6hWuLbSr|6h3Q%ZoeR^w2s#+1ixG4(OgAIwXqc`>(AhBEjiAF}x*S2L!*n}>j)&=b
z1f37l{RlcBrVA2uLQFR#=!lrENYEKE-I1U}V!9-pD|o+S7X%#>(>00CTOKprlc0m*
zHJ@J)bW%(=CFrP_u1e5ZG2NA*!(zHDL8rxZTY`>@>AD1+7t?)#8~(WI!UUZd_68RO
z9U0S=2|6>TI}>zhOqV9;)R=Bf(6KRHo1k-Jx;H@w$8>RmPLAp31RWjI)d@N~rn?h#
zcubck==7LwPtfr(T_3z^kDKmK&;g?Ncz)0cGToq{BV@WlL1)Nxhk_1~=@JE<BGWAj
zI!2~z6m*VE_bBKfnJ!Y$NiyA}prd5EN<nAIbeDn-lj$-AohH+53OY`v>lAdJO!q11
zK$$L7(1|kLsGuWdx>7-B%5<lK4i#LI^Mg*6=~e|DE7P?KI#;H96?Cvn7c1ywnQm6l
z(K21FptEJVTakY73De~YI$fsQ6?D8z*DL6JneJE60W)2&pcBSk?!2HQX1ZcQXUufR
zf)1JKk_DYI(=7`+W~OTvbk0ooEa;$_E?Uq@Gu^bHqh`8lL1)c$*EokiVY+NVr_FTR
zf{vT%x&@s#(|rp%aHb0vbmB}mF6hXau3XTWGu^qMLua~lL8s1i>w=D*>DmRIJJY=j
zI(Vjw7j*JWH!tYunXX>Y*)!d}pu=and_kwrbo+vipXvGqoj=q43p#+N3m9|)O*b&;
z2%4^7&>1w{!JtEEx`aWe(A};-H|Q9eu3^wQG~L6XgJ`;l_}-s1-Nc}yXu66)XVG*Q
zgASwVG6tPS(`^hoj;8AvbRJFjG3Y>=E@aS&G~Gz<!%v#7WYC#3-N~RsX}Xj_r_yvQ
zgN~)?S_Yj<)4dEjn5K&vbTUmhGw5iVu4d5LBu9Eq(BU*)&Y;t2x}8DC({w$9&Zp^q
z1|3k-1r0i(rW+b`L`_#T=!}}~XwV@wUDBBH>{F&&8gxue*EHyyn(k@PK{Z{}pa5sO
zsX<58bX9}Ss_Cu<9aht24LYsNN6!vAuBPi6bY4yOHR!;aE^N?=HQm^tBWt>{c=Pyr
zo;W+`(3&o7(5W@u+Mr`=y0$^*)^u-!4zB6q2Ay2f%?&!brmGutc1?FT=<u2@Z_w#A
z-QJ+%OYZfopz~|Gzd;Asbb;wrKW!SNK}Xnhg@ewp=?(`SV$&rKI>n}29CVCL*Er}L
zo9=PYL3WqKSwSb+bd%%3+^0=fIp{2#?sCv!HeKeR(`>rUF}3s4rt2JZo=x{T=s=q;
zbkK=5-DvVBPn)iE(3v*f>7YYxy3|3Z+H|Xfj<xAp2c2uvy$(9qri&ePvN_kE8FaKw
zS3Brzo9=ed;Wk}vJU+bL<TL3#K5e?*LFe0azk?3A>4FEHaMKMBI^w1)&g-W>&&6j3
z9dhzrX9k^e(=87==B8^Nbk0rpJm{dCE_%>Or&oO@bNl+Hs~&XLO?N%$u$wM>&}lc_
z_Mqc#y6!>e-E`lB4!r5Y2c3A+jSo8VrYj$G=1q4#=+K)kebA{l-TI(oZ@TtD=iYSh
zgATsw;s>34)6K_=RNr*<gU-I`?gt%y)8!|RRNr*_gO0!H`UjnV)BO(^0EPt+FaZo3
zAYcR-RzScEFzkSUAz)Yn0aL)R1p>x^VGY3jYGBv{0fT^fQssb2VAuo!qrk8V0%n0>
z7X%Cg@;j9Srh#D_1dId2ItZ8thJ6q)5DW_;U?LbcLcmBctb~A>VAu%(L&2~V0;Ymt
zD+G)M!&(TK3x>TAFc_SZRXJcXc;j`IIo~uetcHNuVAu`hs~Z@WL%?(}Y=?mHU|0{_
z&l?!_L%@JAEQo*!Vb~DN!y6b@M8J$N?1+FNVOSFEw;C9>M8KFZtcid*Vb~J^gTk;V
z0w#rFQv{3(!>S0F6^30AFf0tqB4An=wgr8(XAJ8iU|tyZMZmx?ER2AOVb~Y}Bg3#V
z0%nF`X9Nrl!_o+t8iuVAFg6TpBVcYA_C~<qFf5LM$zj+W0i(mPIs#^gVRr-!55w{Z
zm>!1h5imXs>my)(81_fN05L3(fC*yQAOR!9utEZ6h+&5W3=zW;378^=Ey6tE8N(V0
zm?MTg5->;%izHx@7&b}3C^4*(fLUVLB>}_4uuKA`iD8=rj1$8;3798_eG)KG3=1V-
zq8K(xz(_Hylz^FH*eL-+#jsQYrix*!FlT$#uvP-*ieaw=3>L#;379N~%@QzL467wz
zwitFxz;K~&bXvf4F>IHB@d799w1D|y*e?MC#;{-lCX8Xj1dJHNiV2u8h8+_yWDH9t
zV9FS_Ou(2iteJp0W7snRgT}CE0w#@N(*%qf!>S3GHHKZoe)w6Mzo!OF8^g8<7&nG>
z6EJTK`zB!E7#2>z#4&6f_G-@>R!+doG3=axp<`G&1iGI!Y@L9yV^}+}p;AM`-U%2y
zhQ$*wc?_E;VDuPPPr&Rk?4E$(V^}@`)5oxV0>+PF{RGS(Px}3oc>1A+h6NNbfyjxU
z5-@_ygL}XXGVGv$A!JxW0aM7Zg#yNqVGRY$A;TUD7(|9e6z<*7u!#ajkzo}D%p$`s
z!h_Jzu#5txkzpGJj3dK33YbTReH1W|3=1h>A{jPPz(_Kzq=1=Z*hv9H$*`0HrjlVR
z1&k%bS_+s;@R&{x7)*x66fl_#n+YCML&Itcm`#S=6fm3&%Zd5*bB65{FrEzSDPTSs
z_EW%sGAyWo31!$&0VB$=q5@`=VMhfFDZ`Qqm{Nu<6)>g@Ybsz)8TM4bpfW6~fJtT8
zQ~{&Pu&M%Pm0?!}3@gL33Yb=gZ51%C4C^XjUK#dPz`!yrtbmDS*jNE0%doNnW|m=R
z1q?02(h8VbhOHGawhU`4U~U=qR>0sgEUtjbW!PK+qsy?m0%n(CcLfYD!}1E4UWV-z
zFuwTtpA;~^+_T<E(c#zU3=1q^f*Cegzz8#}uz(q6*kJ)f%&^1)rkG)i1&lGn8Vi_X
zhCLQA$P9}tV3HX&8Tpe&hE>Mir;%ZoMeaR~49hHFni;lPz&JCkvw(SK*k=I)&9Kk{
zCYoWR1&lPqN(-22hMg8L)aaX^7%<fgTP<L$8P;0BTr=!7uJ?@$i!ETX88%zMXfv#~
zfZ1l)Z2`m0u-pQsn_;^Jj5ou23z%<){T49b3=1w`!WlMPz=$)fxPTdF*l__v&amVH
zrkr8R1&levnhTh7hCLTB=nRVvj%Opori=86jSZ_VVAdISUBIw2EW3bdXV`Ypxq4&6
zx(k?hhJ6<>@C*wtVB#4zUcksRth|7kXV`fGL(j1E0;V4Q?~3%`8ynVMz}z$Jy@0`I
zSbPDK&#?IdMxSBz1<XFf?h6=xhUFJ9{S4bLVEh@@U%>qHU6W6Ui$^y$EWm&XXxM-O
zBhat{17@IM2L=p5!x9Xbf`%;^Fa`~45T8<G!yb$^uQoO;!hlI=*n|P2(69;vW}#sh
z1`I>PG7Ol8hHV%y4h`!tU>+LwVZcB%EJXInO$-|`U?dt=V!%u^?8JbfXjqB?Q_-*$
z>18!Bti^!2XxNKz*P9p?W58rIY{r1mXjqK_v(c~{1BRnvIR;Ee!*&c9kB0RaFdq&3
zF<?L%7G%JLG;GL#5ouVF0W;FDBLjw{VMzu|NyC;57?XxI889aedoo~98Wv^1q%>^G
zfKh2!l>xKTuqy+GrD0hHOiRPI3>cS&br~=(4f`@+U>X)?z{E6c%z%+;SeXGc)37rG
zhNfX@224%E)(jY%hP4?mHw}9;U~n21XTan%Y|enuX;_^Bv(vCU1BRzzc?L{R!}f$r
z($ug%1Lmi{K2RZGfEpHPzyvjH(0~zYSfK$k)UZPXhNxkQ224@T(G}pNH8rf!fH`W|
zqXC1|ut)<YsbP}_j8elY4Va~dT^cY<4a+oOni{rgz&JIm(|~zu*rx#l)v!<lCaPhh
z28>k0N)4E)hMgKPR1HftV5++7FUJI9)ob=16U<c~-f>JYSbfv7V}i-*=O-Q$j8?;H
z70gzDRB%i%Tn)=rFkM~ezGH&%>aI5(6U<kyxbT=@z#0~;V8ZhI{7*1q4J%eKV+}i2
zFk}r&Rxo7^TUIb;4Qo~~XAOH+FlY^nRxoJ|n^rJt4XajN?`US&wSr-5Shj*`YuL7e
zacfw&f_ZD$w}OFdSh#|TYuLDgk!x7Ff|+aBxq_ifuJB*M)HQ5f!PqsdUBTRi`}MD2
z@ER7cVDcI^uVC~VR<B_88g{Q>_!^e4VEP)iuVDNd)~{gxx<=EZI&o7o!vYpeV8aF$
zj9|kG7R+G74i*ey!x9!uVZ#;{jA6qX7R+J89u^E@!y*<;V#6lZ-hY}IR<U3f8+NfW
zPsuebV>LY^*RYM%|GZr9Kkpx{xHuP%=Mn9_EZ4A*Rk22{VI%9tn{o{+S@kn>+0!0T
z=i71(OIb4`*Ihdw5sYQSTGmhXat(V~=RB2bSj>XSY}m|d+$`6hRX(B@TIU*evu1S2
zH7sXsE6O!&XMK~%b+uK0>!hx^hW)G>y>bl;S`QA$HEd`-KP=a<qSbdyu3<-O&ZJz!
zlGe5vxrQyR&tJ?ntZDtbIM=YJb<xUP!=hI9x?IDi){~oa4Xau(s|~waec#G8ENe}B
zH`g2U{?eL{at-TRyZ7Z9_O)PO8y2>X`ytn`u~p@lT*J!N&41<^cDC;SH`lPV1ykFw
zwFP6_u(kzr+pxC<gWIsU1(Vybxdo%!u(}1a+pxO@!`raD1=HKGy#?dju)YQJ+i!mU
zhc2(v+_1m}6Wp-D1tZ+B!UZ$ju)_sI+_1z2Q{1q{1!LT>#szcSu*U_1+_1<6liaY$
z1*4pv?eBtFZrJ65VQyIFf@yBp=Gro`xnZ3P=DA^?3kJGjp$jIuFRcH&V5A#Xx?rXo
zcDi7w8<x6YsvEYtV5}R~x?rvw_PSuObAR|vFxd^8T`<}Wt6ebL4ZB@1+zrcJFx?H?
zT`=Aa>s>J44f|a%;0+62FyRdwUNGVfD_$_;4Le>i<PA$+Fy#$fUNGhjYhEztol|gF
zFz5}7UNGqmn_e*L4Xa)->kYeJFzgM>UNG$q+g>p44eMSo?+yE2Fz^ivUoi0v8(%Q;
z4J%(T^U1^is>Uz0Ff4t+)HiH>!PqyfeZkx}?0v!DH!Oa^<Tq@7!RR-ve!=WF?0&)U
zH!Od_^fzpO!T2|<f5H6s_l<th_#G{b3qUvlj2l2W0*os_I0KA3KsW@9OF%dUj9WlB
z28?S!I0uY-KsX4Di$FLDjGI6>3XH2jI17xsKsXGH%Ro2{jN3ps4vgzSI1h~bKsXSL
z3qd#$j2l5X5{xTBI1`LJK{ynQOF=jlj9WoC7L02_I2Vk2K{yzUi$ORUjGI9?8n|EZ
z{;gXYcY|;^7?*=^IvBTua6A~-gK$0=_k(ai7#D<aLKruMa6}kagm6X}cZ6_A7?*@_
zN*K3<a7-B2gm6w6_k?gz7#D?bQW!Uda8wvqg>Y6FcZG0R7?*``S{S#5a9kMIg>YUN
z_l0m^7#D_cVi-4uaAX))hHz#WcZP6i7?*}{YVdXcsNCaQ8P|qzZW#B5aBvtGhj4Nj
zH-~U^7*~gIb}-NRQ8+w|%R@LljN3yvK8))_I6u7p%^%e0&Q`_+BAg(`4I&&N#uXx*
zA;ujd93sXgBAg<|Eg~Ev#x)|GBgQ=<93;j?BAg_~O(Gm6##JJmCB|JM945wPBAh11
zZ6X{e#&sf`C&qmu94N+xBAh73jUpT=#+4$RDaM^594f}8BAhD5ts)#N#<e1xE5^Md
z94yAgBAhJ7%_1Bv#?>O6Eymp<94^M?BAhP9?IIj6#`PkcFUI{M95BWOBb+eop$-a1
z44kNg!Wm=SF~T8ZTr$EbW85;rF=Jda!Z~ByGr~b*Tr|Q-W85^tQA5t+pm5e0ca3n^
z7?+K3+8DQuaNHQzjd0!=_l<Di7#EIk;utrMaO4<Qj&SA}caCuA7?+N4>KM0<aO@b@
zj&SZ6_l|Jz7#9y=R^D$N|Gs}~<LVL49^>v24j<$45l$cD_7RRB<N6WKAD3r-tLGN*
z{Z#!{$CkD>ZXn?ZGOi%u3?eu2jc^DVmymD@8Mlyd3>nvua1I&wkZ=$g7m;uh88?w|
z6d6~Ma26SNk#HCpmyvK98Ml#e9I<EmS~!pV-<w|x2a<6i2`7?qBMC>6aU}_7l5r;q
zhmvtA38#{AD+$LE-1V=8bIG`ugoDYrn1qwbxS52b$+((?v&p!dgu}_WoP^WKxSfRK
z$+(_`^U1iMgagXBpoA03xS@n2%DAG0Gs?K5ghR@>q=Zw-xTS<+%DAS4bIQ1<goDbs
zsDzWsxT%Dr%DAe8v&y)ugu{xd`j^6KW!zT6ab;Xr!g*!fSHgj1Tv)=1W!zZ8k!4(2
z!kJ~<S;C=ZTw21Z1xMlw;n*^+E#cfU?k(ZqGA=IR<nrqmeIXoO#?>X9UB=xd9A3ud
zC7fQy?Ij#v#`PtfUw(Y#=jwlETjK%~PB7yJ6OJ(B3KPyS;|>!JF*myWbKw*-ZZY8)
zbB*8j3+I@Je70XW$o%Uo`-PLt&o0|99A#cVVZU&exq7et!eQo~dHaRa%-=NFFC1rn
zF!l@QnQ@;92byuA2`3sqkA1?CW?X5)nP%K+!l7ndYQm{z+-kzHMlW!m)(vTE+-t(Y
z=3`Cv2`8Hy*V!i=ZN}9moNdP4CLC_Y<tChN#_c8?Z^rc|oNvbcCLD0a1*f~V^Z7=6
zCLD3b6{l*u+8TG9aL5^#oN&q+x14ay8P}X}&KdWdaL^eSop90_H=U~f-qyJ4gtN}L
z>x9G3xa@?}&baM_<IcG5g!9h0?}P)-xbTD%&$#h~BhR?<gfq|o{<T*)^o&bSIQ5KM
zPdN6BYfm`$jC)Tw_}sPMUg6|3Za(4YGp;`2>~qum_6moearp_SpK<#M$DeWi3Fn`?
zAN)igb>#hae<GZK#tkSOfyNamoPow2C>(;uB`BPN#w{ougT^%|oP)+aC>(^wMJSwv
z#!V<3g~nAVoQ1|+C>(~yWhk76#%(AZhsJd%oQKAJC>)5!g(#ee#*HW(iN=*EoQcMr
zC>)B$r6`<=#;qtEi^jDmoQuZ2C>)H&#VDMN#?2@kjmFg|oQ=laC>)N)<*1D(wKHx<
z;dnHzN8x-l?nmK(G%iTtgfwnQ;fUlpVUKV|lCRt&9FoQ*DV&nVEh!w6#x<$6ceLZ@
zyhk`Fjf+w^DUF*_I4X^+QaCG(yHYqTjmuIvEsfh!I4+IrQaCS-`%<@cY-e1UoTu9v
zH>Pl88ds)pW*T><aA+Errf_N+x2AAx8rP<9ZW{NdaBvzIr*Lu_H>YrP8ds-qb{co5
zaCjP*r*L{2x2JG?8rP?Ae)^tT9|#Aiae)dasBwb|N2qay3TLQshYE+Nafu42sBw!5
z$0*nT_l0xRxJQM9)VN56lhn9Lg`?ECN`<r3xJ!k@)VNHA)6}?4h2zw?PKEQ-xKD)x
z)wocF6V<p;g(KCtQiU_sxKo8gmDS37!l`Q9s=~2qT&u#lYTT>B!D?Kr!pZ6`U%e|F
zt;W?VoUO*)DjcrH<*KuvX>Z)F!trWcufq9i+^@m`Yh18e*P*>}!wN^Nam5N}tZ~N*
zhpchQs!=z-&UbbT$E?S%-7TE6#yu+>wB9giw{X%LH?45g8dt4w)^dH`EgZJSWh<Pv
z#%(Jcx5jlVoVUh(D;&7Sg)5x6#*Hf+xyF?%oVmuGD;&DUr7N7e#;vQVAGSBHUE$m{
z?p@*FH7;J^<TY+y;pjE4Ug7LD?q1>WH7;M_^fhi@;rKPKU*Y`q8=ZIQ#Zx;N7qD;w
z8#l0U1RGbda0VN9uy6<)m#}aO8@I4<3>(+5a1I;yuy7C?7qM^>8#l3V6w{B{DV)W|
zT`U~N#$_y=#>Q<d9LL6WES$&2eJmWv#)T}L$i|H<9LdI&ES$;wUB4|H%6Jgo7EWd3
zRu+zB<60KZW#e8J4rb$G7EWg4W)_ZS<7yVpX5(%a4rk+X*7K7)7`L-<JR8@ua6TLN
zvv5Eg7qoCf8#lCYL>pJMa7G(<v~Wlpm$Yz78@IG@OdHp<a84Wdv~W<n+FNf5C$(`?
z3rDqaRSRdeaaRk6wQ*T%)Q^1K4c`=wYvZ~W&THeo77lFV!WK?!<Hi<_Y~#un&TQk(
z77lIW(iTo_-#+~f;n+5=ZQ<PZStV}>2e)x?3n#a6a|=headiu4w{dq1hd2AG*M-yD
zxV?qr+qk}k^V?6aeO;&5>u6lyI`()+;|3RwaN`OW&T!)n7Y=db5*JQ!;}#c=apM{n
z&T-=&7Y=gcA{S0_<0co5a^or&&T``}7Y=jp8~mDZntN0EYr=8vDa~FJ&U52F*FO_F
z8W*~7q8m55aHJbox^Si&ce-$>8<)Cps(aCfSA}EUxYmVp-MH6<gWb5;g_GU5*@dIs
zxY~uY-MHI@!`-;th11=*-G$@bxZZ{H-MHU{1Kzmcb=yxJjT>G#;*Bd_IOB~wUO429
zOI|qTjayzg=6x*V72%vW?s?&$H!gbNq&IGQ;ixyRdf}`$?t0;{H!geOwD-p0JA~uj
zxbB7X-c4HW&{ehgxb=4E=<RtvlDR|gMV?=~bcYt)pXaeB?oju-d2aRdc0Kc0o^Rc=
zT{k?P=cC@P3JrO?dE51VlRS?av0X2=$aAw!+tsOUp091SU5|9k^RM-`t6EW>H)L(s
zp|U*psY=N$o##hS+OA<Q<oWzV+tjRAo<G~OO*i$=^X$#rbaZf@JIvpv*GJ^J=E!Xt
zJ2uaMblRp?lk&X2)i&KSJ<r`A*`_12^L&5yHtm?7=ToX})37CZ@N2f|xtH=h^w3sa
zu_n(?ezaBJZ^-jGTefP&mOQ^df2%sZlIJlax9XlZ^W32GR-OC~Uq|b$di(u6fAGjw
zjr=&zqqDc_nSFVFy4qG<{8gUMK6$J59mw;}Lt8Zc$2<@IXp36?lIMrEY|&MJ<oUz}
zTlCG5JZ~PkMRSkkxl89QYFjbiwOen|)u-nBmq)hf>&p3Fn7u_a&&hY|YFpI&!hBad
zd5fxEn(q$}ZPq83<$LHyn>F_8e0)lq_2l*W{&)UnoqkKcSB~7QS2FY6q4Q>S&&l^?
ztvBnoyYl&ZH|y7X@;xwnvli6Jx2kPci+cI~^`y<J@<hJp9I|%S&v(O*tlrP%yV4fx
zwr2TUhpnGl=DTpDHRE|cUT3R8UcTRHWt~!-Zz8N(SDx=%v#q>N`To4BRkd5bhn-}-
z-7DXB9onR>{qz099@Otc@;!d@ChZ-O?+4~@(!jBN{t=s0ds4oqcG{$`r{%kDt4$g)
zJKw+8+oZeZ=X+Y#CLLUy?}w{y(x?^rK71noes#X5{Jc>I*7N=E*{I>0^Zm0o>b4#E
z9y@QNzIdI_J7S~y@67kt>5aPOy?hU9xlteN$#>0q8`b&KeDBHJsLQ^{cb7{yYWp|&
zzWl_EYWID<cl@+Ll@8^*{f8U0<Z!+*ZRm-=^1bxM4f^$HzMmStL8Fc<@NcON$~vjQ
zV_Iy``==GS*25cAdS-$5WNgqm=M^|fS#w#H0=VHD^jOsbuljMlez?4VzW;jlyN37Q
zxL#M@P~ees*K5-)1-@n2dOep_;J1?NbvUQM?VGRHkh=<eV%_z+=H3ENugTlhDe#>a
zuh%p63jE>m>-F>F1up(!oqE?VaHaRx>Eh=KJbS}BEo)lfyXLIZ11)*GA?x&U+X5FP
z)+xUuA1`;Ejw>qgln2*oR9S&DZ(YZIs=#klS*O)q3!Ho0Iz800z`uXDRv+~(@W6N1
zs@<RhS6jbUe+?_}idk#bcXWa43|_1ACKUMNvbCByrNDVj*Xov;1^(}WwOT*7z{77|
zs|Obr`0@+a>fNQh-?24ny0XCc9bBUWYYP0{J8M+DvA`|YuF;V#1^#8m8ufgoz}*L~
z(P?iM_>9su8nLUulN+y5mG=vL{rzh+^&@_cH?Gl@pYd_dU!!?n6nNLat99eI1#bN9
zYAyS|z~Am%t;|COE?T`>s}2|VpJ}U=^H+g;_g}4bNBOwLt9AQvg&z0ZYOO!9(ADqd
zf1g(97q92PpHb*r&gJdTE%d5?R%z9Rg}&?SRm!@w(A(ZxrDc~Dy6(%Xbko&^-Z^EJ
z=3Q6lr~9tbRW}#1zgeZJ8HH~0>?&2MUFgqal}6rC=vLRR(rI@W`rETssn`95Zuj@g
zI`UAVzyIQ86+c=Czx8Due6r9#u6S9^o+)(xq?h$xqeB1G>t#KZ%m2=MSsPmM-|N4u
zTifyWcfG7xd4<d?Ue@`=g?|2wm({Pl(BJ&AQh%ij-E#j*wSS?|`(9nCk9!un@v@bw
z+po|cj$f%Yg9`mrkCnP+c%k2Jzfz+|7y7}cR_gc(h2C=eN)=2g^c`2O)F(3vy|U6u
z)tOu9n|^yq%NG=S&ZjTwlBI>Ny5lAFd8yE&7r&&RR~Nd{*q8L|hC=szfs*p(LjTqF
zCDqtb=z_;z($Lon{Z;Lk^xNBoZg|;CYV>ZQ-#Uf2`>@b=|FS|??d9`)yh8o=7rMsQ
z75d?;LQhz*LXRCR^y#BkXxWd2exdUUo%2hf54BpM(%%c+{E-!U|L;P-leI!w{}uY4
zsw*_=_#!VmaRu}7B3J);xt^$0<e?uf*OD`f{O_jas&rnFJHEJF&sQn(N5htD+oeT*
zAhlf8FE8?n=F8RT>LORGyIk*ISLA^;m+PjRi~RdV%hfld$jy&muKl%&;I}VR?K_H`
z{oXPSjUrE5zf9lUSL9P>FVh_l6}fouGL3koh`)zroa2jpPt#?(y+M)ZKfv2RSLCy9
zUZyXa7CCvrGG(<a@@M}oRo}KnzVE<N?deeDdApYC+QK4NUb9r`(ju2kU#i!VMgFk=
zQdQ|v<lBpvs%`foPkC;sR`xD(g?pFk_yI+3dHqt(kwxBd&QeVpQRHj>S)v1Dirnw3
zCCZps<b!W6QJ1MjuDf!HUYW_~nY=`2y~x+yXNjI$SmfvPmuSY)BEQmL3G;>`U!^6w
zbxo0bUb94r4MpC6#u9DVT;x0dT&&}E6nVn_#j5i<Kc80@Yv9{O^tBgj=k6je8oyX)
ze^}&`dn{J{Px!jpFV>iSMc(k_V(s~|$mid_SQj2Ba^V$=)$oTRzk1qYjXPB2%MLHn
zhlh)t+Pg^S{Z-^$+ZO4mqeZT<Xpx3hD0bJ;i}Y5-V!z*Ikxn_a*w?pNr28uuyW69S
z)a`8kefA=)J-?Ve@**9+h_^p!k#4M3?A<>vRO>5>ebt_YntV;MlU}IzuP^o+FD_K2
zTZ(<@@P)c3v)Bcxg-X;ewwo{1qC1LxR^5gAJc`|-=0cr!f3cTev``N|RP5u9U#L!x
z6#I$q7iiHF#h&)=0`03`?4Q;x(3#H_`;J))6itggV9){;wkY<8r3*BzO|h?RvOsUQ
zFLvSm3-nKZvDe?YK-ZNN`{eT%=$S;ZpZa&cdUh(t<1=4NUMTi~x99VBTkM*v=Br}A
zVt1Z8UpEgb_V&K>_3W@>S1z2d?xTv`;Mw__H;(s<`FdwkvA?M?Uw=+3_Kj!FSGC#2
zF8OPo?w?oewV%&Z`$fh6@3navx~v#4(mbtL$=5kyo<3Yt?43R4>F*82KBvPxU9zRv
z&pb6xckL+lgxlvS_w{0Up7Yf0?P6E2G*8oZ^K&`;qWnRzXYGAa`#vuA*V|sy(a(x~
z^`aMb@t4JJJNiY{{<he2yS%9S-xvGa)-S5)Xa4)6FKY0w#crMbqUQd=`&WHYTaFa_
zixXeeC;##Bf1az~jxTYO59jLilS@2d(_CFusf2UxT-|wQiO(4}S5KW=;>VJ6)&9Z~
z56GRX7cMFB_6O%`RP_=cyJfECU0LGWs?61f8YM2RFju>7DDk3$bM)mcCI04}Ir=TL
z#MRc$(TO=FerCoTU2tcKhYpyd8h4j?NAVohzQ4prpPQpP50yCc-Z`rONQv8DKS!;e
zDDkv&=BTKCiQhjmTU{HL_|&gvYe16{>&@Bh$4XrC(ris{UE;ZuW@}-)5`WxlwqDLF
z@#%T9wW+AYQGd2xEh};HowKzoRpMD!&DNeSe7w_VYhU*gdK$Czb?*|_`fQfI?_UBZ
zXO<2PF7epKv-I0=zP>TD^w;PT|JHSuj*c(!m2GF~*yIvF`PeKSH>1SeYR%FKb4t9p
z+ALL^U*b<rnxzvLm-wVZGj-x}zMnlaRq^E#H}g!Lu(relU!1AqHkSD1VKa4XbBRAs
z&eYNEB|feBO#S^@iL)M>so&q??Qfl_|GiV<epP1bhxbdotinuv^HGUEIygi7J}q&D
z-7|QuFY&c&XXu@;OZ@nZ8G7wt3HziO@{c8+Ts%Xo{#W9y&&|-H-%5P&o*A0)SBWcM
zKSN`WmN?^_85&ff)XyH7t`{nny7QOQReVaRr@k>=txqrY))mwB%vq)WX5w@`cwVVb
z?loOGRZ4wb$LYHE(o*tC(^ciNQs>_>T_;~v>Y-Oo*B>=Xy`<7~eSJfzcOIUm-M5tb
z=e^UkDYMjPY@enDwM%`|qG=j)N2wnfJx$%C6fW#Eb-b_C{aa5{{Rc}u=aFery;5(>
znx<<WFZKRQr|FEROMSHBH2v{RsjK`nRi8F0b>;_CwXIpHAKy4t^IDd={hX;9+P2ia
zhfGyT2fmN;sd}cM)N7hf)omrE-u=K-U79HM_cu+|f9X=6aKTi4-nG=1{5M5gdhqeS
zouV0iO8xN8De5tx)Gby`QS%|C%=M-yM)3XhouaB^N<F(^ijIsg^}1)KXwT$Q@6r^l
zoL=g$u9>1?vrGNg8B^3@Ua3$2bFv;-RO-w2PgeD1eEe4@>#vteU1#ZJ?Ot8#hT|q{
z{(8RuZj;r+rS9_lWHsDY>LHI$*3GZ-_1B)Pif@*BY4yqacxS17@?<S}m(O=-l6ro~
z&t=afJ@W}aUr*At`%3-qi<9)v7p1N=e3IV!rqmauCTZ$-rLNI@k_vt*<#jbl`lZzO
z+&W2>e=qf;RVL}vze@dFg-Kd)wA5`5PE@KwnTy_;s0S*Rx$~NdI_H!!_nkgbpH(XJ
z@ct7u|I9K^ESjj&bIUxt;Y8haVVM`-Jy9oLQs!0HPSiWq%Dm~Ui5h=JnP2&9f|_4b
z=AEBUP>t)${K0Dz^wUjc{&d*{y;QTzUyYxjbat7)>pnrct;|2So1o+GD)VnoOwf+I
z%lvoF1ogka%>P|BLG>Og^YN!nP~}I;e9|xDwe#^ZpZ4*14STxGmA8!7<Ik4)toh@0
zM&mM{Gh)2nZdT^=(&II#WtlH%F<y1smifZE<8@MpGFPcNUfc4^e9=YY)vcI+9yeaM
zm-El>#_9JI|J*%JOS|xPYsaa5ciwNtI9<`Z%;ygnr%(Eo`P|}h8ab%UXFoSib%&Mt
zjC;nZ!l*J=x^A3SjV<#jXOC0IiDj<%_gGyvwagX17^@Fvl=<juW7U678GMVex?_Hs
ze;q$oKQAitkKM;=`m!>A+it9$Tv_JNpBSs-*Od9=oUvN5zRd4lHdZZN<~L6ntFyP2
zdE5WS0Ldxy`j5sa|BW)gw0Vp!-dW}a^Tz1a-DRFJe2hvzDD$|~7*+eY%tM-w(d(a<
zxz|Jd`_IdqzIBYMeqH8*Dr5A@fikzOFh+$xl=<0%qjlk-GS_=&v^M=(W~~{mHh+}4
z=Je63bfnBz^&hQe|MK%F8m$J$mHX6&qjjWWx&MjLnsQ3Hf2=WD_ncnt&(0jJug)y@
z&Ob+~&$;FH{!yxNVY!#SI!dozT<)n$N2y)4at|FhN+(}Y?ylWNY3|kK?)dyDJ#byQ
zpL=|izPhp857r)~?zfgZyZR_q%_{d5Cy&zF+T}j;&`8z4gU|cnNF7qS4{RE#0r!^s
zy}2WGWgR}>(2?3ux7-U7Bh}#1a*u8{Qa?RW?rwEP^1N2=_BW5zB@N5{)CD88ym7hj
z{BMLF%q{oT-;U6yEz4bb=Li+GEhmpRLKQpk{Y)95arx!m(PxCNFE00@{1MtvR_;*^
zM(EL0xzl%z(7w*)ZhrL$6?QB41C>YUzn<m3;rHPh(zo1aeKuT|4&>u)AFc&M%Kh=8
z;i^5N93K2|Z693@S8ceS7+>z*t%qyxq;fz1$Z)ltR_=$hhU=G^<-YOK;p#lM+-FoA
zu8IrF{l6cEY4GB5?|yHX&RbrNH*c6GuPpb-S;Ls8l)H4$Fs>`*e!6s+Zgx3&{9$@&
zYq`(9Z<umk;r*{4rVX!`d)GO`6mOS%@sXk0`cAnAeK}P3zhCZlZw%FrJ$xT4hN{k9
ze(n>8>Xm)v{;voB`^$3gZO?!IrrfKZ<n6!X^WMh$|5)z)%ZDod$M5abq1tem_xojt
za{es$(T|4cr6cA3aPtt|{2#A_c|$b+xP<!;AEGNxOt?jAh$f$s@NLb9=)BVtKKr2|
z8hmEL-`z4q70*q0^Mymy>4JpE9UH7)E=oB6z+knln(+O*29pa*_~O-r^~6;PADTK?
z+iE1dqwiqVz9Hd>1%oyJ=7bBL8LUe(624c1H6%OX3$7Wg|8f%kzVcud+?nvk-v?=5
zBs~1HL3;GQgj?+xr1f<Y&R#r7*FBu@$zuj-+@lG9)Mb!PcrxJytp};Fe!`s|8Kk|>
zCR{ITkm@u}_>xNpX<4&`e>h=~E^e9d`X2_WSDS<fzBf=mwoCZA^#fHuFX0-q25Nm_
z!oLq3s4Genc-01~e<I-#jRxxHbi&Q<9jK?fCVa#71GTz)f<5p+UD7+@?SBu@3;p;y
zzZjq|1}5AXh}C^V6TW8o0L>ne@Gs*B=)^GzZ|FWiZN?|qw+zsZNeMsk!~k72E#ZrD
z2B_D}gukjjK%dV^c+trNr1=S#9qO-%ixR$bPk;TnG~tTwucuy0_^rA9$*UwhYG{9*
zye{EJiT-M_G2zRb_1C)12_JZ%zs}vB@Zy{LtK+K)mz>{UTi-}H=ih$1XlKIze%+6p
zP{Lc@>Zk4R^YyIc-+z>F-O2q_us7k#z58j)zJ%ZD*iYww$>({xpPv6F;b-pXr?m$Y
zu5x8RRr)dEPfqKn#)lG~{A*t=`ZeLEpY+u~zb9OMYhOM5cf$MU_tk`>2~Qu<SKl5>
zxOuv-vQ9|4dW*j5ep1r=AL^^OPEC61t$kIca?(w!^i`{~lD?!uUoAd2>5mWe(H|Ei
zJ#JSY#l=ZCSlvhct0sNUv_5+0vZQzR?V}5?N_tR1A2q9y^n=gz(d_G!K0$r--AzgR
z>OQ);X40K1_fbh!(%HZF)~eb`ANsVn{=Plw1>1Y;P9@!XQE$C)PtsLK_m=NZ`oqq>
zRpFtehqdahyXz(WP`%#j_E^#tGJ9*&lS!|+xVQeTpLEgjy>)xTq_6$Hmr{-Ses=fL
z%4SKAS=&qhYmxLLGkWQUHc1~ppqJXV<Nb<yX?n+`^BeZkCk07gad$7BTaxsi8ogAn
zJn6w__EN7@(s%#aQ|me>{oB5t`sIbB=e^QXHF_r9cu7w+>67#sV|!{u|D-o}?WrAu
zk}hr2Q-2Rl@;uQ~H;&}vW%X3EF-bV|JvDrM(zjLYsV$R|{{Dv^`gLm36W{BhD`qDB
z@cJHla!%4mX7*6`dHg&E_Rx}rNk3Q8L!T~5`jkdJbn1$vSKZS?*)J#E=DHqgu_ozr
z&+efi>-qeDb=T@mNf&(HU0-bB_x4(MRoapCt4q5p>$RlI#&uVdH<P}sTX*%^ne<z2
zyKCX@q?3<z*Y5ZE{%dvDpL>#iyJ~k`x;N?6iQRS2zNGK}q?_7&k@Wca-PHf<q<=_t
z)4~Hu-}O*8?fjnK%Z1%^=%=K=`1S>z^-Izjt6ose-;(ax=LJ3aXVSatzo4QceBP^G
z(6E1#E<D^-iz}qOVQW{taYD+cj_j%fC#Bd6bR|cT^2}Sis(R&=e>&Dhx1W`A&aN(M
zaBj*yr*=`{1u4Io-$nf|O8LCIx@g9wDK|O2i`G_8dG_AU+I>aJKP>31gIA|qvr}jN
zcWuhax}A02jeNc;ops$UDIa&RlkUn$`GM7)^kjC*{rh%On;brFgHB4`k#gm$J87U&
ze*CwzCf$?r@NH==x<BQ2My9pl!IaNxnbunm^WSTxwfE7KhgL}I`zKO<YgbBtJ<azs
zEu|BmO}S1%O6N4<>%J?cYE4t#bb3nHH&6NRy-8)aN;z|360t$b`JIxg+dk#Fb(4B3
zFXjDJl4@L-@`VQzYE_c*W2+PDP@Zz1z6lklQeNL6p=9Tjf4M55t}mo~&2Q!E*(2pf
z+sf6qH($@lat-X4@|G6m8Zt2D-)=3}upzu%g>sD;p7OK1$~0;e-}lrqjUJow+I;>w
zA?1U2^6w|7T;=pKjhx2UzqeE)W~N-Wpj5-=q&y>Cs=@P8-uY0e`Y%lR$c3fqy@Zc@
zphVr5r~Krq5_Mjga_2rJDqo%QocbjySjXF6S)%7Rru^rx#cIAe#r3F|^Lxq<jwsgS
zucTbiyjTysp7Q8higm|ZDX;slNHuryb9lQ**Swo@#VJL)_=A+M%`4IwAEjLHjv^hm
zm-joZNQXb;_w#X~zWF@m74r)9;a4fYmn_t)-|~IeDb(ukc%58OsJTD#^ZuqlV-BVK
z)XD<&`ZeXEUIi-touAiJ1#0$J$_p<q(8K?v{ObSmRqMZ$zjD4VKQ8TKL-Tcd#k4PO
zmajifO2e(o*Zxz}e(Y$TUOPSQ=ikiJvNO}}HZf1*&q;e+`#g0!KkcPCd1_N7?HwoQ
zsoo`NfBIoZ-C8Z}U*>ew`Io1CQh7)HeP!C0+}}~3UXy07+flwQ?R&rMpcyx&;m&kW
zuUq)|-8-mtM%wAeJLvxGv<Ft}psRAyp7c|Dop49m3pcdamv^PTZcuw|zB}#L8@1Pz
z`_lgCy7uZ+C+%<kYNu!FrhWL;cFK5!?`Lc~Ren6}N^RTez>{hC0PVD;e%e=5Y^RCO
zrhVgk&#Sai+O=jruX;_>j^gKaMf0>Dy8C(k-7@Vb&U{|G+N9lZUt7&-mv-*rw(8U|
z?Y3Ro>al{f^Xj$L6~$>6U))x|m!_Tgu8m$xq}^#v8%<27{X)Ms>ewai9?!JVo!!#z
zeRUh1-ZSmKzqQt<z0>Zut+f{ROS}Kb)=Cdddq9iUdT<E;ytTE?8_vH!)=FQD<n4C0
z(&8~`_nFd4sqty|%4?<jCZ*l|j#jEXHSI2^wbGvHX{SDJsp+%QE}Pd<?dGOkm~5$A
z=cnDiPD}D*X}3DRr8X`}yUEur)N46E_m^6z?#i?u?b$+=SEv2JlP&b_+O+SytcAvG
zNIUaTb2W6@*KKO9i?^m-ZAf!{x;^c4n>5#ySJOV_hURMaM%qXJ&Q-Oy(?0ZCu0Gq9
z_Lt*wHTm7N-*20%Mjxd8N_MWQe3bU;in;pWleFi(*GwZmOMCpxW_t8<zQ5vTI^`>V
zes?$1)^E~ob7nJjIhgj-`<klO4{6`MxT${rDearOG}YYy@%pUSRLu^jed5JUb^af`
z&JH%wn}6}TTirxG{^9fWZNlq1?PU#`==%ztJmIP)ntDPf_c+{GPo31s9kw=B#Zx=^
z$q|jUs!}KCG;gf`llLa@HC^A|@HzM1BsYV|U`S%R#1KRz#F)FcAVLTtF;f~65;cUx
zbVqYdHH9LEsHwDCbgpW5sj<}18d^%#&>|?UR$9vYUFYr_mtTMX-}Aix_j%s;{XF~Q
z-0xa@uf6uP_B#8VyK?0OT11V;19*6_MR+~#kGNQixOuccpIpfzj<4#^qrxrXy%GKS
znJN~syj6cbqq;>{js1CCO^X<GwjaM3X%UH=`|-JTEuz-=e!O{oi_j<a<3BdEh^ry}
z_`Dd4*!N>!9v^2B8+Y{O7n)k|_nLkAtmYOmq+4Ge(+c&g_2s7%ETY=2KHSDF;^D47
zyjEL_I6J2gKiJ+P-tF6mk4(0Rh4uRIpcIVbkKX*fE*6orzc=sG%_6EV?alv8vxw3m
zz4@vPi#QqAo11%E#8#y@zt9)sKi-Sm2UtYkwY_-NK^D<?R4@L?ix%N+?#25JwTSQi
zdhrL@7P0fYo_uMJMa<gLlgGYf5&b9j<VQzYL`-r|K0MDN)QUa1F5e<fUCH39$6Lha
zcQSahNft3_Y6d@Mv51tk3_i?m5fL>q_+uyL@pd|2Hq9b-?M~+nXIk)HHl6Qz8U5&=
z&U??bh`ROD`OWzjasNRN?pSCMdk*yAAxkV`!LlBF<5IMr)q}TK4!Nd1_@R{+aZl~R
z`>nQ!-6zucjkV}!aT=fenniRUoyLtDEh3zy@#UK>;z$29US})Df37=!=S_<kyR|!S
z^ETFdQg?o2hebR|?#_F^YZ3b^cIQ97ZxQpZcH=L7WD#lacH_VAvWSY)x^c&+7V%wL
zH}3tpMXavTjW5`15ij29$}8>1I)B=guRe(No!6Du`V#ZdzboHz)FOu0@5&n;w}`0H
zRKD}1MO;6S%HvO2#Fk~L{KGRS&r0R3zoYS_^4;fAUrpugqD8Df(S?6{$sz_9cj4@c
zMN}OP{+dO6Ywp6$*DYeHe;2;%CdPTLGjDO*BK)>?=I{LiyPDXU$Ng#%j^xh#t@{{X
z#m+qHfkoWClET;jiSfUa!mB>Ah|H-e{ME-65tf$1168XyUOk1+(p$yM+nxAhFRMt{
z-HDGkTE)G&op_0#Rc!9piD#CxivCfZ_?hxn5%{1Z?-F7ad-r$bpH;Am@k=}MCY7y-
z8|cV4hFitCxQ@JXRjZh%bmX(ETZQ>}GXE1_Qr}*a%yT2HV$H~8{#_lb=$eqsJ4IQ=
zBj05HK?AFJ^V<%*b|b6k_j(7uq_I`_Oz6NL$63XDNgeozc&o?^?ZD48w~BI?lXzk)
ztN3_F5`QznDzcqPyaKn1pl(Uro@f=jswVND+F3<bNqgR{1NytGJ%7KWReU(RJ+IQ)
zDhBsy&!?tBf8F-{=WbT9{eC;%rH57Y{-Pb<kzo~oFK)*}dt1eZ7uzAu*D6vPw?mwf
zRowZzEpPpTRTLg=%U2DyiWaNd@<*9gJomQc1GB8c*|IJFWSAB2BiizaT&vi3I+0I$
z$ts3zOyp-qS%on_kvGY+imh!E`NDC~8<faz7Ffm2i*0y^iB>V^tu}n!WUHueYs3Gt
zTE)T6ZFq(Q^~2lnZBwkmaGi6*bgOvn1I`D`#FzdvIe+J6%y$Oo#<^B8p%&+Z=37O`
zJ;vW%U=?o(#(frB@&COuKA_MlE)Qh<?PXSBYsk2|!YV5MW#$=0R`K>BGvBz{Dw3C*
z`R{A3;$pU$cX$o@;>~>72F$nK%&%_3e4I?+O}1D?t91!{${Vno(Fy#kZJ1}4z$3O>
z#h?BOeArH_c;#GczVltHsJXQ@fAl`qZ(?hn{E=03Om58=?m~YnwC3OLwu+HgT5*%G
zipM)!@ti$Yv2aQ&zWocUFm-Rm|JZL8JF2zf35TpA@m5Pd^-Hw3t0mum)G7weX~}($
zTg9zDEqT|IR$-~zk}vuO^ZR=X{`G0ASoTE=Ug2A;!;%)f*Ex*u#TI<o_g2xmaSML>
zqE+nwyE(7$qgA9GZO${UVEu}k^F`NSN4d@Uv7fEtmln;r|4ply<lUTiyk!;Y>1KS|
z9jwoWX8hB;RuMd|887|SDpn*m<8i-RMUC>!_=pGCCl})RhCi($dRsjHj?F6GvBdL`
z$FP%>c%Guz#O})R+^MsP#Gjh-_Y5|%@4cq{hPO?0n%<OG_qB;5J(}_!{x;Fo)RfOC
zXA{ToG~pkXw}~E~HsRNUZQ`4GO?X5Fo9NlU3GZCVCQd~);g&G)590V65#aa7@$ahI
zM8?uM?o-1iz8(_C<7?VPT3j5@jI@bkPh$CkIyRAdES7&<&n6D9j^)?t+wlL1#`5yf
zHnF!=EN>NK6U-RPhs4^%$7dSzc};90ep6%qZoEyro!^+BZ*CJ&?HY4kE1Os!)R;#l
z*hG~dVt6-Z!}rfIJim=il(WU~<!x<ZX6G3GNqd`k6c)oTcCd;3pBr(tlTF-wzY&k@
zY!jI?8u6r5n>dr+h-Y_0ziKw(Gt+Eh&o9w@Q@Tww|16sC>uD2j%#Y@md)q|y0nuFP
zXA_I-NAqd}Y{F355c|<4CLU<Wdk?mW8%rDVv6(h8U}!@=f2d6yjcdp^XJb4{LoSA+
z|Hm5eZ*!q%O#^=KC7XEVr3TzM+9v*P)qvN?vx%3C4S4f$HgWDueV$r?b=g#(XHKw*
z5Ay5t36pFhvR!>X*J2Zkg6i`%HjL|H6yM>niJZ5h_}(d)e`^#!HO(g4bdKWJW}x3;
zQT+E=Hc{c{dfaP{O*r1K$1BXUiR;tr@yJ)OuIcr7+(Mh!Wva*dVw<S-OI_Zj&?e@7
zT9@}(W)r{8tILNhw~2oJ>+(@6ZQ}E&x_r_qo2dJs4xhTlCg$(2!{-)5uCNX-e9b2M
z45`CcZGfG{*5T_n*@WpyZNBw&o0#!cZN7c0P5iv7Hh=F;o9Hs4Hvjl7n|P~bZT{(Y
zn+Wo$&G+oIiE*bR`M!5yXB#5<f%k2q*|<o4=tG-WmKezoe{2(f1V-{NKe3747i#e@
zKgGPfS&JVQHc`=1iyzu!69t`W@dIDL?kd&d`}W&J?6sQw^Mf}09a&BO>0z5FnOc*7
zbOiI7R+GQ?l}&7_UX#Cl+$Pl9CcfpQO$_|R#9#ZyCO(>D;zg%zBDAlGFF9)yqw1RY
zobPPn(ES>G%6S`ppS%X2aKR?5i)-+aKVaSm*Wj5y+C+3r4c_Yt?Cw!@o^s75E__*?
zn}3G=uB^@*->`{!!>jX}B{p%nS#=(A+a_8Xs&oA>=-=1X_-}V@;_A9;{PM3h(P~UJ
ze)2x@SvCCq6y*J@@wZB0kLRlLqQ9^{TdMMxAKApk2~~OiV~n#yRX#|ui|L_Nd5X?1
zPXAbiH#OKry&Y9}Rd2hP?5M)MjCS#5Y88Il*DfNeRN<%n?c${y5qx(!yZGe82)@3&
zUHHw4;Io76qF>JlJ}T5Mw$zH?Ju2G8gS+9pS!KKEAi{ZgxLquHC7eHuu!~Cr!uf@&
zcG0LoI2YB?PH7llXR?a}2g3N2T6Ph<ER4Tc+b&)h8phkyg}%5jUM<QletS}xKdf&T
z>{w;~Z9}_wd39y}ej~d$IifOO+!+09Rhf^Bvx}iVm3haecCqbrC0?_cUEJSLi9c*^
z7v^!5_^Fl{Z(=3Bt+ibo39Q6tn9<&aihKaKi@tAG<Z+31v37Dr?$gdLu6C@*zi)3B
z^($56J3H9L=&Kd@%#L>P&N~%&zZ8sbN(CO>#V!)MSKyCR?fBh-3jBCCyVz3_%GagY
zg<)4HADeC$9cPE~wmt1)PVZ12)Eo0zJCtASV;2Fxh45|t?4s+Q5d2($T`X7_!joUH
zi(@Z@@X*0_5f~l9FTQ9O-Tn&ZTZh=iD~E!4ewJMveKnY~VVL*qVD6n`7b#7H`LSHP
zn572uS6{M=eaD0Npiy?At_|X~$Jh}}7sPMo*@d-r5Z^J*E<Q8{@qz-o`1MSA-fDtf
z#B3_hA5FB2-2C#0leCMCZOij%R=c=ZzC3Slw~Mfgf!yG<i}Y=QeE$@?m}d#(GpC`Q
zPJujWh8@4-7|8Xr?4sGVayS>;#i)17amO6H*fg~qPnc&H-*+#^OXu4~X!UZqzuQIU
zTLFCZBD<KfD}dKuVizCG4&avy?f8G#0{H4>c2ToV0PnfnE_(mw&jVJXy*>VXUy&WZ
zN9oTkt6>K(`19Dcu+wON{!_7C^#99`uX>H<$B%d40J&HF@clK$m*vMl*lZWIoBHvb
zEq2jM_2Ut5V4jZq@}qBJ9@hAB+go=0&WSIN-i~p$_T}I2u!~McUq1I8yO?yw$XmT<
z7q4$L@}J(fi!<YlyzoQ2@M>%1i67hX|F0W)$u7Idyx_xM-EGJ3QTy<=pV`Ik$v(V9
z*u{;GK78pOyQoyjhqEv2qTN+*er+G@=pAo9|A1W-P4VVU581{3Zr=RdVY|3n)tfty
z*hQ5RFJAjA?3<6h_~B!AG3I42KJtWJtnB5*gTA(ly^&u0op0=-<eq`|JZ%>hJ~!~+
z&tP9HFd!b=F0uz2c=L0Zj|K*Q=Dc0JSE}dZFWANT19~3%gI(yB>G{q}u<N0E-tDp-
z@5l7~<`ugb|3t@UU9*c-U+H+wpY7uFRXV==x?Nn$)$!gpVQ(#U{Ff5gi?@!?z72ag
zrE=3Rb}?bS%0Ie`{^hB>`>z;3SNXNy?Ba(2m0N#@9iCTs&;zW)R)udW#keLayyahZ
zF}#Dqk3O`E*`W#_^f&Z<@r2!dY!^!hKVj1phdA}{F$>i>M1>WP*#^Bs^o)PZntD0J
zk`sTkz1|LSa^&AE&FBz;zJIfez7El4(<AnhzeBv-_7Qs!;1FM2c*v#)I>h724_Wyj
zhiFylAzK;j5c%)?#cGE-#I|mKv9~HX#I>7$vgVZ>qT0)Uvd=1`oyb2~a=1gx6Q%5{
z2#44^pp<1)b%+NK9<cAKIYji*2W(Ichscb5z^<4aV%gC@*zj5oaVX~xb~Dm}|Ig?T
zHmZ(8G<xlK_Dfxd7|ecWW1}2+|8<}JTHhf)AAg^XYv>SngTY5TM2)w9V`F0+qFd+R
z*e{J8!uHdzY*d^>Y@PNiyV=Ac&Q$-E4UcyS-6!|hm1YhR)8`%=)WRY9{dSjq*U}-T
zFTBe#T06vB4ezqA5**^}!CzQ1bBHHHe_@|-hlo;sVa*dAqWkJQ?5(yAF`?xh7TMk*
z)||S{RwiMd@@}*8$qsQn;5M7y(ILuhy~Q4Ma)`JNx7bUa9irEdCG27shnQq9VQF0*
zqA0wC?dj$ayWhXbnxr|z#U3}=h8~#b+c#K92F5e@2AkH?A$Z*z>~1fIcwz5#HmDEA
zHRw7!(iipr`kA%t@4)|~{4?7)0PEc3XBPAV=Hu8;%sR*+0$%!wT^sBW^?ZI}-7+1b
z-G*!I!yyhau+24Q%0mCoUuCni9b)0ctL&Fy4)J>ERn{xVA;k78?2}x~SC=cS=1UH7
z`{&DS=17Oo&$!HPj&g`_(`D9m4CZh5k8DStL$vSvBMTYl5Pj}nVg>mQF=EjrcDleJ
z?9rE4vk6$QLqD)(6CGlG)(`CdB!_rc`GI9v9Ae+<i)^PA{cd@Y1==0r>ZuFtC5Hol
zUvq&SbYh*#U0{(@9r*tKd*+zt5Y;<;&%T}R5DkAk&zj71h!*zqY~C!iAAX))c^T{S
z{yCN~$07RnILDUEb%?Cn-?1C>9AfmG?^v5xFz@(JXqGN;h^c$NWj7W&#GDttWo)rS
zEdKK>TfD>}RxCTqt`<5(aokzfe3?UR`sxgu{i;K}nR|wPx7>kv#xtz`N{4v=wbN{J
zkwbjUPP4<S9OBdOPO-{s$R1Cz?6t6i;8X0~Vu#rO);COf%^?n^e8W=L!>+G=&6aNf
zPW_r)-UzJrHEXmP`0+_L;dRLMI>|oY;t&V!onXc{Fh8%HU}<k+-_$?BmT$wl>_5&f
zzU2^~WFBX=w`1M^KE`r)U_MtKV{h+th_{;^W52!wdq4RVYyO@?Y#8+woBX~*toHqi
zee!`ryt?Tq`};$OSkU$;;~zW3tP4k&bC*LnCLdwq6NeaI@d$go+aX5o{F1TH9AZe<
zFPT+1MBf{S*+-u{MAw;z+3$N`M>P+#xGx-{`KO22sC^F6px+_3Wk2@)?+4kH16Z%c
z2U*oaSieRGS+BzmasSW(w%|+nhpYqaz!BJ$a)AAP6ysdIpT!?@h!0xsXCsa~#O71`
z*t!$&19|({sgu}`0sENmHx4m&%NNXi3j06l3pVDoL!@5X%hsQPAF}Obr_MS=ov^*k
z>pQgj-X7NMoI^b7zK3O>cZi=#K4;6mhktwdbN0mr2marc&)KgR9b%&pti~mWcm+RU
zl=>sa{ope;=`!|L;b&~)6^H21_%n9=D*V%tPuZW>93o`+r!4YkhbYy3%2KampRV1_
z#^1m?x8BXx+;oU7XFg&3N*rSTxKCKgEr-Yp{DcMHf&Y7B7i;kg>@;~78+aG{=JLmE
z%02is`^RkKuMTk`{9|_TH;4G_{g2p<`>?wnA2I(w9Kw0~Ll*r2<DK&%>spHaU*|(M
z>QBt?o)6gkzc9XmAFwwcI>fos_u1h`4)M{__u0>XW8PxlXND&ZG4AMl%%nI)x19Hw
zS#^pAhWA(>ol|(NdzX#XJH@4hciB9HQ+#sv9k$WSDVF8G!#?$P;_s~AVW)kZqSKo@
z*)5|})a<yE>HVDIugg1FxW7|;?byK@2ROynh#f4coKsBsU_0v@=oEd@x3iJuoubj5
zx0y4@DfDySW{ZQJ;=4L;vkf6m@%Em#*n6Q)G5v+N*!~KT|8pBVUC}8TF5AYgR&t8R
zvD?^hm7U_`(KneI?i3qy-elz?oMM9EO;)uE`m^p07FE?L!p(26_-amZ^XyjErn*z?
z%HPUTYB<H*@>^Mk$tn83xrGg^=@j)lZeiKAoTBvd>ugk{Qyg@>&c@fqI3r$X);dlx
z^n=Z8T3x4zP2bF3uIChg-`>RLM>+BT5^iFP>O-#1CbqPJQ)KSh$d)&Bis%<MvZ83G
zcu=~5t#0HLdzWrtYhs*Yek`!DQ}jBzo~?~_iW)iV*_t?~xUOH%RyT2q9mTJ)qNYwU
zDd9D?Jl-i1&#q%jn>q0wXdPSJ+$oL+u4D6CpuIPW+3c21{QYq;o7M{Ret9jkwRVc1
z?Q7Zi1gF>*zLt$PJ4N36YuGU66wP|9VJ~o}`196k*0YUM?4G@vbxw2&XYJK2v8_|I
z`+OB^)(-1Ea22cH9^-#d#HuAZ#q7c&7SzEhIyWw2`eY}5Uu`A34?Hq#CHtwPQ_Rz?
zWM?`#MVGZJ*nt$3w_d?M=<F0<o?gy2bwT~H%UNNnQ*<o1oK5Kp{aasUqq<=}l3r!~
zyQBR}%UFjrr!d==vA7=SU*%=2O1e|L|L#)emEja)yDw#TfYBv|>}*erZ&o1_y_{lw
ztwOfBw^O|E*%J0jAE&6?e+kR)>l7z`U(EXT!}=~>%y@sNXy0ftt2MwW9v)i6yazhP
zds&Ov4d6&+5j*;VQ$(&_$lf006z5tjWD5s7#o})kurV*fe#R_dX_>GyzXh!E5Y*fJ
z3JV<S6eHTb!fpX;T%6Co%yNoTljpP7voX$!^V#%a7{|_eZ18ZWxSKkUwa$TEUZ2Y<
z<idVu%w>0gex|wX;0VnBCv(`kmz-jBpE+#ONGIZ_XS1|X*e?rav$~^U_YG#Vzk%@w
zUS?m9af+*%FSFP4ocMpMXEEzor$|~ki*+C86!+t2v0C{~vEjr__B$|r<V<$3z$sMY
zOtxaYQ*7TbgXK=ZJhhp@T1`az=chB{B&Yaj!gO{Pm>n{mZJO*9!EaAv`4*@6EM*!?
zv|^msrm_H=Q&gHdm3<4`Q*|oaV8^_DG=+_FV7_}!VJ)2K=MPS%OmT{{m7MG_uwgd`
zTRhb%95d~#-!$yc-8NQZx>MA;Z)HCL3mRJ4n=_nZ{}2nyo9Pr4izc)9Sx%94auO>A
zzH6MsK6x4aPn^gcvz?;*#0e~Mj#I3DdpuL;I>n7^1#B;{S+xQ-Z65qd&wSQ)KJ0Pc
zIHtS;eP4`ap8*H`mB(xgoOpiCW33iqJ#xmd-+?XHjb=L+!S2qEVj~wj#eu+4tnL!0
z2uL2uE&+SkUt%i@o#NH^MzHjyPI0~@m-#KjdPnB6J-{LTbJ(O;onq7C;Vfo3?D5br
zb`@A(8OBzwz`V7{W?ff0#T%oum|6tCvuP-M57^+s5H@_36aW9;5Ei!DDPHfA$-V?$
zoAx5Jtik;38q6B3b&A3F2C;L%RZ)Z3oMO!D;1^hnbxskod?33DOg%P$Eq=`@W_b-@
ze7#eAZtl-+0RPPI$ChqzinurXvNjvh&gDMr2Jp4;K5WS*r}#FlH%r*;6oIpQu`59Q
z&qHkP>rOHGj|>*K1^%{C20IJ9oR!Y(Te0q|d$5{sVBdd}#tr~&erasPo3N+0-C4P9
zPVwWUZfrX+WJg!l<1Os7pHtbd!2If|tnh8vW3Mi(>2}!j{Lbuapt>)GjoktN`LGi!
zzZ3S@q!W7!I4`#&>--Mvaa}U|33&Bv2R7|prwA(FfmM4C`zbkzeFz+GZ_j$XkNx>x
zJ9ZQJNl9Ba{R7Njt+uSnhZtA?MD`A_#o{(B<s;1FA<ljPzWju-@gHM+%^CCC<rJq!
znb}(4qm2oy$tRfi?_0C|z>cA<S)bjo@6N5*4dCLbEt%z0_@R$lF#peRU;3pvTLpYn
zw>fJdU=M?uv5$dmm&LP=pX2^;v?)6UoT+chGWR&e=GINv9pHhnacuHl*vXbyX86J>
zd@eO+3xRbjH)i4coT5Xw7`7gmHM0?Gu-_@B?T%*e0E>TX$XXw8iccFfWP5<;G8?dt
z2c6=N74_LsV91Fm*5i;<#P~$9)4&v7kM%nYJ>%=L?}3hOb=aUUonqyc+UyeWoru~j
z^9c4yk4SbIcy)FyHsmPoW1=Se5m@noiM{w0?#D4Eb`hAAU4soghWpFv>g+q<xNoYl
zUdQ3*{Hn2&z%^~FveXmUual~<1HePuBUs`|r?~J_IQtlQuUa^3@-_T@uQ0Y17&gB$
ztN9K5_!pJfa$uXkDzd;+*l%$a*>vF0oC>TIIKDWPjXVweJ`=(&0hgBxVHszzkCTGg
ze&9#eAlBk6+Iy!w+XDRdMj#9S7V~QgWOIOj^eM+mfnEy(*zoV1BJ_YiI}NP)w;yYF
z&M6wl`?2jn^Gm+0%6ZJ&dLw%o*!w#l_A78mkPjR9J^XS<Z*~A^ad@%D7qG7H8`uiq
zqFZ{VT*Us2)U)BhP5pK37;yVymBs(y6dxZ_*h=8cCr`|efy+ldHV?Uk^UwK5<^#Z8
zDG$x{f5iRq!#~aQfamIznr{Pd6#ilEb{Xdn^>_1jpm*MH=JHq2|BLs`qk*Q>yXLQe
z(Yx-L8(xJUi@I%|4Q&5viTN6^o8hLp?KP+9JMOx94KVZ4Pv%nKh;G-+=|5p#?!IE)
z2DCJ|Z1(yYcDCY@`32x??;p(X0~Z!tFqgZI`^)9?=ApoqY3Ixz1J{1`t-1US+;5}L
znzMkLi%y$A0&X>)GW*|jiZ>^GZ5{-C>*@*fPT=<R<7Qn6&M}{VWzHasIcnZWxcW=;
zeL}y(=JvNBH|d~x3Gl6-_M0yO-|V^1+~_v+?%iv)05`|(F&_YKSS!pScd#D<J~O`n
zTxHp9ejWJg^<CzBz{R~kHn;u-=c;`lnx_G0HTl5&CD6I<J#+9~oTCEYHTMOMwe2*o
z1?Jw|ZoUG{?EAJk>K^9nz&7(pVE6bp%{zd}>$jSJ1Db=jn4A6T6ipnP%@cw3Zf!Jw
z1gzSBgSiwKeCRcE%imyU&DWVH0{`5w*8BnRR`440ec%tyRpz++@PD^gnnwfo4On4*
z1Ngz=SIs{GUvII@T=RF#^QJ=c0N|X^CFW&7%hW~YW55x=EHHcjf%EALub4S7<;Xnq
zcwoy`bIsd;^<JNCz6`8X@nv)62Toy_KGU2E{Ppg1^Az9@gQl6^1s***#rzX++<1pM
ztQ6<89#(T_VC_be%vRtd<9PEn;5S#tn$H8@_<Xe4|4-akSHEO#1?)X3$2=U^uxGY;
zDey_-A?7{6Z~O<FZv!{~Jir|O7w#ip^fe~|Q;U0<M+2)_)6L6)zx3{I-UIx+Nvin<
za8Y22IryPdym+&Nxh1gifp+FWz{jt(G0y-VwVTav0E_yyG9LrxG;41D71%7eskzc4
zr_kMQY;FZSb|~6B09drKzS$1Uo>JGm78pA)()=0lVGEP_B5;3bHS^!Vg};QGtNe}i
zK2pit3Rvs)P;(#P&1pgAeBir-%9$4et*!mcZvxv_@-ZI(`u(amUjm-|N-_ThjLmqM
z5c(K?+3)v+hQO4)cM{qIPfxy{&>#3>+~tHkV9E9K3A2FX*PTvS1$@%yc)||g?DB^b
z_5p(r?oId>xYDsZ;U=(V^A8gK25z~%Jt6Q3=4I2?gc`v22X07+1twHjlh6jZ=g6xG
z-GIr{7bUy^Jkok@!b`xkU#BNb0&dN)Cd>rx+&em9G4SKKAqlI2pRenc@H+57`ILm6
zz@rXx!Y9C!w;Lzy1D+iinQ#<%{z#>SQ@~5D{SwXt4`w`U{Uh*r+~w9k15cMf-1-*q
z``g=F-veGg@@nhfsXW8lx)k_b`IOcVfme=HYW+9xT=~PTo&e96PidtnQ^XU4qUaP#
z2K5L&18(RQrM@di%XWY042A$?>s0SM0R3E|tF=R^PBk7QM&~sVoPLW6y5RsS(D`IT
zna<!fk!pNSS#1mG)8NyB3XEP=sG`y5FMz?|l{>nC$|6vv&qTlUVJ#r7k0HKx8j-<7
z#^#a^qhS+OHux+iPBpI8G#btTywq6a8S>Qt^u>D^#1tPh^f`T;_;mOP$k=_VfwuYd
zMWNLv7qmq&)}(4y^%TH3h5EEqtq<DQ5C%oQhV`KRDj3p??|}9H9Uq2tBW3C$75_`b
zW*C=itj@m?G#YwJR_`A|+IkslLr52C@IOkzy^Ret*68m<hYWqBssMjMrF|tE=zoLQ
zen#qpE;2|l?j&9Pjj`YZDAO;@aKhLDnf@C{&)3GcWS3HahHs=EgMSgRr(~DB{ey`;
zEm<G`?@8+!S=Z>lh*X`G9S-ncM#K45vO)eSRQjFPs4lVsriNz3xPgSu8NYD#>9O$;
zRF><e7!=?2vPT)zrYc#T|3+eUzOIoOT$7~tbxo4dKblGnk`3@LrVe`fl2S~As|((~
zG;UWHx_~lvr;hpf_5mHJz6}LxLZW5{Ae9yLfuyd7RQU`=H7634gsh<N&}o$=lJ-2}
z>!Cp9iKKo3`10KpwN2uBQ2VKr#-S!^{A1#2AZpu08c20q!IP+VQX<)3H{zE<joLAB
z3$iB@PeW6?YW!*NA=HKY21N-~({u&+%ur)Pb#_HJ0r|cL+FliCRz5=giUN6hrNU?6
z54rg#N~H_bB>xVdUbtWyB&<pO0-`e2dZJe<y^Ct<9;}I5?4nz&67pPP<(04z5Lfr<
zqMpimfz;ITGPyQNSWhtOLBF)8a%A|LTs8=;vrZ*!Dyci$VB%A;UT(2hK)9M!m9R(D
zyNHIxPvvZGx%bQDe3US#Q`BnF2cODqbjw{RldGYGy^X=Crr2Me${ht6uBzl%=rVk7
zRMcR#PGG3NKCnt)FYjPAT@CVvP1RQX{W&r**_9N1U~B&b|CCTvkoiVTph5LV9!k7a
zlz2x$tg1hJjYgD%HOh)!RMEFQ6cXVVifZmk{^eY{A=1(hi&j@5k#fj2l87reFh*??
zpmo8kUO-A{uo|K!dM|GmK&_VdDihVA+d*Kduc%3EaQriD$ed{^MjMBEp>wCHiq3Cw
zJG5FsRZ~JqS;d-YzA=VSN!CM$br7hm<$Ebgn1?>(hsP*w0?Yv~CkDD2#e`CVx#EKP
z0x{i02N8C1(P4z0Wj-P8OUP)e3Q|jEe5y(s0f`ut-_*2Xw=fDcA^8yiRFxhCq)JtK
z$^s37w5)W3_8QrPz^ydhLun7>mn9BLRWb+?ap|c8M7S$vcvQ?lepw;`ow8UHbd8Me
zP)`%Ju2U8zx_jZR{HFgsv3{94DtjueD9ttb*kVG`tt!0;T&iP>L6)T?P$qO0skqSa
z@6cWQKTDP=2Jyd2cU9;nLvfjkMwB^f7x&b06Tc8HLZ`&hr}{9koT4Hj8<!dr(-{9U
z#*7~~G`n%nahap@hm9FGDtY|qp#`~PM&~O-TMx_|H)i;_%u%Lcxg)dlO;M9tHm^T$
z_~`Mbf-z%8=9@CdjWT7A8j_urm7O)PSxmgCNo-v6u}udeztQM1qq7@jXAa37m^*st
z$nja(14m^J&B+~|{r|Mu{K@%>Ya}VIh7<+u56&7|5I;C~bZ)`mVNILF45a}N&dMH^
zIeuip;DX6{+4(U!G>?Px3$k#I0)yqJdZRK6a=_94Q@pf^*6*33sxkT+CVgg%zOp$k
zQeR+-)cc!e=?9ziwM;c?>O)PF^drss0VaK2ur>7)O!}Z0eTGRNLu@VmB(uJcN#B4N
zxKDNHnEb)RGKUt78J9n}No;&eWk_y8diI3uarxQFBQuAmYyHSC$SfG2ujI8Klb@`~
zYPsWv4J#-cl>#O;dvv?WO_Xj!@X<EC>)@_!dv+R}k<zVWuhh2bN}uf9;W-7emHeDB
z;|ff4X!PtrT$7ecey$~(=0wSbMpqX`!xAz_BL80}QyDyXJhU`zGPpqL*sYhTeO#Og
ziysrGEq`pQxK^g9aoHoYGxM|Sn+Bj$jomiVs9B>SFtedKrg7O5a`RzirY7;R@vWM_
zU}`jKXx?}>6g|wI)M!)-@C7;JM-2fEL;kS53C$Yi=QYZTYfd>M$7B{Xf@!gw%yC(!
zM#HlvW{w-ysEMgj_ok*s!$yy3lwU9|cPK<g=4R&SjvkK8VbZD_<!8IB8+loo1(}}w
zu)Ib?$Bf3Wi4QGcV}=cr<BV&Lak?k6SzHsjT5?hH+G%UoGjqtuY$aoGdUA5lvRPEH
z1%^y^Es|WTXQrN%X=73HdQQyE%7TWGW6)degVw2i>wz6}3p$M-G7z)aD1Xeb0t_^J
zaQm(qDH(&C#Uy2<jn1ApP-6#z8JIS1%m@rGe_+S<?LDlaSNrxIGBRAcNv+nVwtTLY
zY>5FDxH^zlFiy!!N0(jFS!2f2xM*JtMdsjfnOV7$Xj{QLM-R=Wt)+|~ou4~=bas|$
zC{{z$(|%0$u=K8DvT}#zW{-n$JuQ7Yys}!<p)zxNCO2bndzwuu)Yd?&{ES3id+Mpj
zZujVx%i5n2ms^U4N?k1Lp?mh*re|l4RJ38Z7R|+b?ADfXt)AIt{W}cqnv#J%*S?b?
z=gMs<w6FeygKg~5^D;kGwu!s7?UvFl`8nV4bXD7?ckI=*L${uTJEW&~f4bAP9@3Q2
zqL%6E*&(Cn;N-R`slC!WJk3q*(5)l9g-d~Z6545lrk+V(<1wcS?5edXiZ*>u?FNAR
zg$a$AI>?)V2^KgsJ3k+ut^R-8Cn$74d4hz4mn|@$oMIxMEEC<%+Xe>BFwE4?(k)Qi
z28Ips3k+)O-?k+RGU>j9`x{8F_AZywwT0qc&Zn!d&d(TPsGwF<E9=A5a5X}$qE=O_
z>uS+G@%iMLXHf1v@hsQV4aFnr<xSb0rFR`G+$=bQQn8F9!k`_?Cza)Ccbqa#uXwwT
z?PWRMN)<Pa!?cQW&!ku6F~2O+M``G$6G`63&1tAtjL+#eDl~Ok!fj7Qxo6TVzR$_~
zYUfi;24_VT<(^5e_&q1@_w<-Kh2;G_#W6qr&&m5M*=`9;jf!&5q=$8cd1ing>*h@)
zPuBA^>6LQN$(K{6l@+Uy#{-B*(kpn9@kn}w4#ZEBUZM8^Pm^B3^MFUvKeyU?rLspU
zosYw{{yf!Mwz`^}{^@E<KH|Ch)s%(EAuC*gD+KoRnumm@_n-Vr?E<BC*1z0_++IsN
zjy!)na2L}3%Ck)KHSR+4cb<isCU>DG`7gcshZBvGh%xv@D+=ukT{XOMBCMb&QwU)K
zGYByivk5V!^9iw3iwLnKO9^4Rv^#V)@q|cN7f*H)X%7+~PFPz}>JZ`sO=|f~CDL9X
zxegLjCH9awNFv!N$&HXWQKCcQOo@dOX{|_pgT%Kbej;(N#KRI#NW3iZy2LvY?@Rnk
zA{hkf_m)^rVz|WC5>q7hl{j4D1c@^xE|s`JBE1hG{a;D^USf&Fza;wVTykL&>q%@b
zF;(JdiFS$eC9abAhQyC09+yb3->4tg3B45Mmc+Y+wXnZ%oF_CALM~MDVUmxOe4NDQ
zGQX|llO^9n^1UUWDfwZNA1nC@lAkL1S%m1<VVQrL5cYak@{b5%l$GJzsDHHyVc%^e
zpGpY(A13*HLfH8N$*&@Woqr(tF9@+OE=s<H5c}qV<R40enP~k2tD&|(&`<Ig)ZZ|P
z+G8g8+LDiw7%MSeVv@v861z*JM|{%vg2YUTc@hgGS|vIqE|9oH;!25YByN<rMdCXW
zKajXzqPBm~zP5jWr)2&Gi9bp#k@$<m#}aj9$EfEgF;F7CuB3cAFc505q=7M#*Y+29
zE_r&LNpk5D`%4@oF<WA;M0(vx@^*<c2+7Y8l7AzFovbE=eQ5g<@~;yQe47yR9}q&G
zUVD=K0Yb>r>r;}W_qT+X2w_*(31Lrn31LU2gs>kRzBD<#++Ti#kf#^)Bp*Qt`C5dK
z_on$XJ+&vWT79>@x#tC<iZ1G@y(uyIlSdU~4gnU7b778~!XsgU5<^dGO3aXaJniG@
zGKMl^{`Hm;Gj0qC#(3U}=)UF7ci)k;+mk!fQ&>B<OC@e$PX(T`+HK9P#4YTpz*G2{
z7Tv;91ICk;J!JfFJXsAJgQ044=8z$HOm>adl{0e8P){}!&(g!Q<$Sm#{xxSLy>gKn
zF`)`(X4I%`JalQZ=&CgguXrGYlYC5O0Un))j4y!N|KUU@7nn)ei8TJXnlKG5)x;;s
z!S!kBc{wVhR1X(S>p#koFM7URy1%*;*&HRhx6|n~5f`Os7;h(F4O}Ec7qv%uq|e>o
zqo6&H!ESvoBKsLRs+@>RCb!&p@XyFm18(IY-EyxyFGp`2gK){@mU|8SGy3`?V~P|4
zxaD?%en#$`N1+FK?0LD1$S~oO$*u2a@XzQYC#mJQ1l@9!MRM+R^s%bw;bYv%UG@kW
zp6gM7^`QGQtp{97*?Q2|LGC)F<2am9SC0%gS^YV=s(5b~=P}Q2xd;%R?ar^LQ(lA|
zwF_5S)^4Nc^mX;oDJGP=lUrZ?=k(pGtkaf_^o8Q0dC^ScIenv`&trMZ#%O*{-y;uw
zbZ&L)qk9Sdl_fj$6?$a2NxJuVjyC{@G3pQX54VUieS;uJb!b0P3c}&-<FZ9{l~Fm}
zqdesfm(wX@v>L7tDx-_ekc95kGEk>@?sd27aS-zCUj_7!=7su4KE*xW>5zkY<hk{Y
zgg$&3UzXf$(Hgpa3l-LezJHn*lJ_tVWefD3K!yqV4RKMs)DP;Lr@l$SI^|vDxs$uy
zvbzwyX&%$q6c^vJS*!TC__$b;3IC8>pK-CV&6_tjnOerTY^i0NUi5QzNKJOVk#}iT
zm8fUtE)n-^Brn(eMd7)nlG5nL-L{pJy_5IlluO=mNAU|z*3E92e5TYm<;jD`PiiJN
zo!vUQWiruCW*5x%x)-E+l}yw5+%xGn8jZ;nT4$7+ZmDMFUXY?kULv^l_kwg8rRH0E
zOHG$DN?YDaEUkJgqck3TRq(Ok!@x&_4+9?sz5@8#;454@d$P%FpL;=uCC13)9;HD6
zYHJlO>hA^V+n1UGdX!cTXpgH$X&5jJSOHie;Ks=Y$*q!ObE%gNlB1H_qSr)6B{!M<
z!5zh-PmXG)wl>Cob6c?_Brh=zzw@#sIJxqjMK@8qq~dL(MQ!DE&*VkzOuRGP(jGY#
zZwFdjv=8V2Nqd9#leCxR$CFKG`;_P^r>p&{8(IY4)vEy~j7?^SRlKd!G#b4~!_T)=
z%kPj}WqkFvIzmn8dD~zyV2nL)`;4e}XV!=cx4kVrZ+lq`w~Zr6Vi@w0P<94%y*qW0
z?`=W8g?gO?x$`GKy?%G<0~nLb?hL90iyBZD+zq!CY3uCzK<o%bJRo+2zF*hp;G-;d
zWD7AmuS7`d`;d@3cBC$8H+c1;8ni2QZ42nr;G;d77`@Juu+irf%AdxL+$U)pN@VPa
z3MDdjq=bsxu_I0}P?b&^RbyXj%4nDk@ESz=TyY=XhEpi_*5W>VDDGo46dOOn$J4kE
zBOPd;#(fyygpQ|iAI7h#w3qP`wG(MDjv=<U@h6Qn8atA3S=@(l2$hz_eHgb9+s{aS
zptujOdDOH1##`WhDCFZ2%8f6Pin5RoqvmGHLOzTGAp11rgM6h&$cOO*Qdk!9VQfXJ
z&dR<97>^PAtz?6Ye#CyKHA?Xo-UgZsuLh*?9E?}%(_<setFLFshp`Sxl!bg4vx(LD
zx&~!%&5z#q5^{BsMk9GCgnYQz0OKn(175z`Vnxa>c>B`0U0u+jHLoD*n2#@f9v*J?
zfKlmL1Hls7C)f{>=Z|O)2N5Qe1neRy=OvJw*oDMSA=Zhj9Nx4}qY#=ea0RZRvgwyV
zs(s7TIYym9%nMLnE-xcaQD+jH=VF^kb_)7ZeiPNyO8*91E_bw|&Z1#gfjbVW4q`6^
zUc?oQppS`4ux?SJ&;9!3s}qCO9>`IGXm(FPV#-q~loX&wx>kMy<rKeBq?J=0D#0-=
z<a?CdlC{Pow})<$y9`VBDM~_TqF4Cl{{_%=86Nq9qtGKQ{AjNaxN#7n%W%aAj&414
z8Lou?-;bH_42ke|heY^zhC~>j4T<o5HWtFKEEdAQUcfVv5dJa}f?^i%)D|EkAtYN4
zkqZ=3A=$uZ102eGu&5j4j+3CEh+vOM3C{ouSExpXe-445Wuy=YLNdhX!y76gA5jbh
zRIDn!L6xNtPzY!sxUP}C2x#M@4#BS)nL$9+^-A8PV$fx&0w`5UC!qT+bP*(JE%hN7
zsnsgTD<*<eP=G~xnGQ3gleLOH31;EaD+OvXJ&mlx1>FR@ap{$DYVmy#^o9ZX1V)YQ
zK|p6fy)srU?hJwsa9((=-87<@NP2gGt`Q8wrHN60=p2R63xdsBe!g1Pvk0^lgUchx
zgLX-xmeq@ZHYp~gKntiC<YKali5Tr-a*By?xR{Z}i$E0NLR<yGMlFAAK`{~ATufFm
z5%0N}oMIweLmxY`Z0KmxR!oBr(7HT6tC)x|7n4*>L~R$7T1*6m@9CBCJ&TEO&C>XR
z+AO6b!yBi=aZ0UXqI=>py7-n=i;1HHF6!EfiEvHb_=2)2ibnUE;|fs5(YH<dCbh>y
z6Xhi0s-R3zmg@YTJc)?(D5a8gTv*MZVj{>M!2}c&G0eqOEhb`uiwP?x!etrbDm>G8
zA_`Qc4?#CvdL=)rm<U$``AJ#>u9eB}q^*prf&5gh0oO9+r)kUNYAwH~)|zY0^7|GO
z;c7a6pvMCCAv-L^h1LmZIrPdzgSIX~8k3(_Ohg42^I|a(CKr=cOhmMc$tfnHrHdJ<
zt;<L-P)tDgJ8X!8Vj>o}n5<$Vid;-iF%d57Ef`rgJJczvj~JisZaq4sAdl3{mHC9E
z3HdKVTuW8)2|tWP4#kyd*Lo&TJ{!V1Z7BZ-2Fd)l<6|g1Ca#*knn|DCS6?Nju|8m!
z-p_>dqPm$r^yOnT7~7X1wd|wIzoWY8eYM(yNuU{h=qGD+8xyTn(>}V@dqE#EOh3^C
zdHuxB_~iQWE+z)?Ia)>k&KiWex-jagnkHqs;{JhZT03W8gT%)5^}()+uHop*xww2y
zcUP*{kUrw+LsO%ls7YvaF6C+;BlLF^6AoXh`h291M|h7b<e)5=haM{b^&9wSVt6P7
z<-d;I`9CmH$2G(M6rJOaif{)x$v_vH=%J(XMot<$iekfDBn7toL-Y>GYEo4Gzb<s=
ze>iT$wROwlh5jk9r_7G1%bMi>t3f?w(LDc?u{-YY6jzMSzl88;K|3_m{Gpj6U2#bs
zAw2&YIV9&GFJ&~nA8$8)*f2yYO>{-eDS1P{KOcCLmw|vhk7ziWPIsqVF*E<0qhsj6
z@@#wz-Symw?r!Y@!)AET^qOUOSw9;wGD_Q)DE<FvYz#fgK21;W+LTAJFrJBGS3DEN
zrg$cbCGkuY`{9}NN_kHf`h&IiwNLv%Z*QNbe~s-3d0GgHVm&GW>3~7=PO%t~9ulNC
z?m3=6$9H*-e;U>1+T*UU4YF`8u$8RuS#u|@%rz0C-8|fK|LEZ8*}xA&txH%zQH~Pg
zMf10W7!b`meaA<3ro$A{`&B}E7fq<eP++R*m4yyM(K5fOL^3y$>mV^zVh@RQq@{9t
z$3ZwkA|B;6o=&ZlKT~3%#1#@ZNPJu3CldEcJS_2q#M2W0km!ZABK>rxC5)8VL}FWs
zX%YuZq_<KeKSLrt<P*PM;!cU5OFS;|qQu)0weM6>uMV9)f$<XCOH7xTDKSstEQy5@
ziwM0GWv#^ZgxC`ANz`H|p#KZW(@RBa?`z5bAn~fqzbEmb%%@jbq%T}zbwbpSlDrl>
zf${|6(T_}tQzfpFxStU9w3rCsH<CXq@kfc*B+?(^ko<2Fv24$Lm#o<(+N1qN?V2Rk
zme^2YV~MoqNUoj46p39W_LSIH;$VqGC2IDG`t-m>dYlrcOPnilfy8AJ-7yU7Bu`Ju
zRR1lBJ0*T0@u0+G62F#sUg8fDf0B4p;%^ckNPH}j9_y$*Uy0=;R+1PYv5rLgUW?@E
zNt-ZUB9o}?3*>i_e5yox$w%^;67wV$NVH0HN}MfmzQkn`S4!0O6ZFwzA?e*N@m-0#
zBz`9Gpu{5*Pf7e%;*S!qNxUQRSBVcLK9Oi7`$xM067hAR#)nI+C6Qj^lU!qoO(mKo
zCQ8&|o*<Vdd3tqD^@d1%N#YoZQzXui_^L$re%JOl>VG8j_ek6?@t8zypF{4v<hA_{
z{<`Gdu~YQkmHMO7egkT;Q@{YpSCpvv0p!<`y!Ool_{NfND$y)4Q6l{nB<bxcQH!Yp
z-(T`WB@UOEC$T`HRU-ZQC+Ts=Sk0Aup~U49*Gb$c@hyovCDLnc(({?bgA$KOJSFj4
zi9blZB9UGgQ++L_3;3tx|CZ>DV+@u1Nu)Q~#Mh8mPhvxfO(nLFsKtUozP;qN`?1ec
ze~0a@=|i!Gt)$)JR<7u9#0iu6|IOGMIzxB_i~RpGL`C~P8PijCl8guKnPB=_s)<jM
z!xC!gc{wVhR1X)OLjRLoEM%T<*YnL2tsNygJK+|pB;ulE!y=l1m2r^_UDRGjT<$)A
zRBnNJ=<b9^S$oi)`c^~VA`FuBksZ19Wq8y9sr(FktLo8!o6LSrP7gcGaChFLEEBY6
zyV2AjbP`a$yWIlNZrvc2-Z)2^h>*!$mIwYBeR#;B`#tGHl`?%VgLc;esZ2m2$+?re
zY&tSL^_e~N;iyrjkM7y-I;3M3^yRvZ#G{Pv@t*opp^w&y`bSS0?(uE{P5Q_lDE)%Q
zzJG4rsC)-5Pq`yFbdRA5GEo^_pGuV3iW!e2ZrzmUUYd_Vd-kuV$9O}f9QF50T<A_7
zKuaT`ua%ntQk#_M8Nj34N*45;(@I<)ZaG4a=~A{pADsutCxO)Z7X+lfdFl&;on|4=
zo!t5ww}@|M@<{(F#-d4Fd{cy4ApPeUiy7Uu*2-cms-TyMvFQH#j>^f^l7kn|F-9)Y
zE%{OjNDeHlvsho!UcaZL?O3Hm7ofXm@H?*zN$P%ck1?QdT2j!G5=4X^NbY{qP^H!)
z{c^u0#zJMex>PM5SQ;2Ru(X9~V5xslmEiuRhLIJ6eSs|!`<Diq`i83|b%O^~=@4cp
z3=M7@Q7bsLG%&4ysej^%u%d|XOAWE!OKJt{N+Lt|M(hvMujq_YeX`#gL(U7~i8;_2
zt6w(tp`o`=;m+h44|N@;JyeFHwy8_<)Q5^160EFv9F|LZ@_bfJP*N1MKd}4F$gs}n
z$KH~9p+`#%L57uwO6r98<a`yDl;gePNW{#CK67S8=#sv=VVGlFIqRWej<RCrLqms`
zA9@crCMk=&R&+{IlP6VC*QCH}rIt1e>RgJKwQHhsqLXuT0@h4<sGBqGp*lP|Nw;+R
zL#4y?hiYU>@}%%15sAtG$one+_lyCZ(RaUlM!%p{t2;RFzqCDY)heY%VVzZmhKaxW
zPBj&V7S>v2Xj;24bWM#FZyF<4M<mxQti38YS#2F&sFWn?t1YQjbY7{vv{JHPa@9h;
z+Wn?3tkTlGN|i$Il0E9a<Or;YQY&n6#ibRNR4=Sp6q=(i%*d%!gn7>K235Jp2UG~C
z3PnMM!K(_}CH}f)N_bJ&s>(GMCx=&CmHbh1g;f_yC#_QpmBpb&{V;Q(NlH=Q(tyPD
zQbWLi(g0ITc)!wsynQ8Jfk8=Xp?A@@Sg-i7*a&6qh43G$U>-s?1o^B^DK(gTmj=Xs
zb;B5PzSLlv^3b533Tu-5)eS#2Dm=Q%l%PYU1_dPwq+W#HH0Y0>QYE8GV2Pspyd+RD
ztkEqhjYvq+7f*ZWGyJO?0mI9!obu4CxA&U3B%ielu=3u+eOJzS=+&Y7&C!95Fn#fq
zhd!$DRY<CawQ<R`8vZMFML7|{$st9FK~rHVU)>1o5VX2xGFGQUxs`{jOn;~wZd|1+
z@>@J0C^$K&$XE!e$nq<VtLrEE6)9^TMsz4Oqz(w`8FU0a?HtspG~iMS=Hf(B7tF-T
zqz)Ki!{p$iZ;~>S@a^}iqIPZm$l6}9C}L%WReniTR;o=aE~!*hq0ld>>dHz>Di`@B
zRbCQaWNZ??Bn+QnOR5zWwsZc`aJy+$&7xJt&?PmB3=K_%-EU6Q)mYNzk4JCUT5+Lt
z=^|5XT4|X1<9n)aTB)h3a?hlsmBvS>m72GyCHla$(%AX0mFRuaN~4deB|2}v5}ns;
zB|7zs5<kP<5<gv0(t)J3(kOGsq(dd%-b3)I8ncm8yXw&rMBbG6`K?WQ9rZVtsNS=a
z$|bEYQB^~UUWfXKmP$nQQ%hT7Y3#_v(x~}~rRIT&rSVl0OQWL`OKY3oIazN9Vtp1q
z?>~65Uh^O!|HgxOFF&pX78*7GF%AC2Q024aT8jdf_!a7ws;}z)+y2AH!+&^7{}JHf
zKfE>n5%h2Thq~fomHJ8KKZ5>)|M1E=9+8~mv%){=<%eE#W`s?PAphY9tMs0udial&
zWECEyZN#K--823}Fa1ZL=0D&!;6L<BVY!<Bm{g@p(m#0*qvkzEZV&PB9;H+MEAJ7Z
zd5`Lv_XyLxM>Xj^D#LqJ)x5{v<SLr?2wz-jX~iWK3M)zPQMt$)KEnW?5mx3sDwcVV
z<x?Vx!dF(TQE`=e&k(R6xiEQavRX)<!%rDdYOsYS4J<WO9aQRPVqt9}29)}}7!0pr
zD9Q=@4t^syVoK2J@U>NF*L8t^@mT?X5lLSBB7DZcQa|_)KlMad%`j8MoS?(-+sI3U
z#%O3vgiKIqm6R&pC3@p;5tayhn0~GIO5L()@C>sthd!$fD;-tpCBrXt@GaJ_p7Kyt
zomFPTt9QRS%;*e)r|96ldK!5DqO>qwk#SKFJVm*+@L}q<aQKGa@C-|XR;OYd@EmH;
zO85=cxB@jI%dhq;%8Y25loT`|C@tt%sUfj*P)e!alr9)|H;gtFeGe{DS5;VD)b6#U
z4N04mHYT<CBY%6PqADvZ!Z%cfZy=9Q5x$|?%F6Hueo0|VBH$Gwq=%@k`3Cd9@eSp+
zYrbI$`36(;NB2}Ce1zLKn8`QjN>l@U!|FXHI{1j_qwBH9{Yv!S5lMa}su%6<JtcnF
z>AwC$$v>nXOFCTQ<1-AOI^UxuUS9AJ(ML<vfPE!_f&L{1wQ|zl5?|j+NgGOZx=kep
zeO3~@13Ur6PsYMSM6HH*fR~7eXNWe#JEZQE-a*0d+D@NjNG_MGHXM>OeU34?=4`JM
z6#sZ-lG@PgMBb-v`p=V5$s2Mm&#5{4)9ZPO$Q6oMgR{5mY-LdC+#ApmA3wTJO74>r
z5CMc)5Y$KGLsu<9%Q1E)M(0IAy80}9=o<E<0-eu65^aOSn6Aw*$}xCVryLv6Z6|3t
zKBbhCOEUemw_Qdr?PZwJhu%#-4J%wuVymcyFgld#Hxgevg-CkIsE?*VJN?T<#*QL#
z3dy$AUZ@$hqbq_9YoP$ahT7W-qd|KKX)w?`9WR_Y6~kP0H^A#HC^0NlzXpxxZIpT&
z=zW?`kfDlkIapU%U^OFU>LT%@OUN@+H*VHgosr&27-~pXZ=_d>29x~lD1(vW3Jf)k
z)d3W4N58CPs3lbe7#ossq+|mXuV5;!t^MeeubK}A2S11?iSjV6b^_s-MFq>kP(tTx
zzilAYR}X^hODw$;Q<qaI&A1=6sIH*W^|<^;BY<udaer$Z;^#E30mS`tGu?$-zy{=I
zx=TSem4g1cv64EZ$+&9-<USQHlN}*N={2?gOOhEuOabbxrnz3Gaj2_t^!~_yoV$$P
z>iCaymwiQCzPro|6XBolF6&O*&@t}9nJ(5{y2HhyTUsM0w5qvo;fi>+^v|d6Yo!BR
ztXtSh?4(RZT}!>)tZ_pmw_oG%!ysDORgKG%oF0$J{*zI!nCjKiIMma)w&2Q5Mm>#F
z2l`J&EscH=C4qf03F<nk<^)@wLS<cSdHUKwlJq3*A_M1>z-uJGi{#Idkj9p$*K(4i
zZ(Lkt;9!#9KnC&~HTN3{Z43ZA)CcUjGIlMogUi_Oh^<$~($_jlkV<b-)!KS|;)l2l
zio%es)`DoTW~FuTH}ZItMrN>PrgilPA-Ifq%}(oS<?j=(8ETYP{sZ_Bvebqe+ZvB}
zA)~QCE_OJvnytF{Yv4mQV|DSMv3f2#gv`}Ndijx9nbJ^Nad(BM@-SIfW+KExV6!gn
zb>hfqqqRTV|5{_Az{N)4(LRLC*2S*Z*s{`F#FF8<N^8SIgplRB*wMslrt9K2y7;p4
z<1QXObd~?2Ri|;d_z1iP2+_>f#b>(sGWn^*lL0r<dcI9#VTmsGh{nPcUF=Pbg*CcZ
z-#~n|MMjLZp>^&bG8r{pOccsO$cSBRM~y{I7ds4WMa_`$N*7gUg0G}mvWu^znX;rc
zTXxYE=aX^9YIQ!RI+``R_==i2yXYXi8L6b%v@Fw%x`}2@aVV>(S#?uAne}VLYi8}@
zza(C>YZvc@w+IzA!*=nB+FJ#c{?1tKhWd)q8kZHh>TDQx<qSpbPQ>fTarxpjGV*W0
zhJ`_r?hhkT9*!vE@%a13+Q=inU4_)Bg{~6)Z)y*^(<}g6mF_atRP|l7NS7M@zcbqR
z--h@4JsZ#K|7<*Oz*AOHJY#*aH9TW|$t69F^@YnQYY#uI_Dnc&@Uy?979tyvKdct|
zl!Z|~Wprq-qHI8lx_?UzESBrpAmuR6K;v+aK;sA$AYhw*sjZ4jW?8!c;;OpBj;lQz
zc8oo(C9Eq>Qm(LL43+5Gg!Jo|dd2>^N<<<qD$r`kk8VK378AIN7kBb3hV7%c2LTo9
zmBlmYY*Uu-k_+Wpys=AD9}i8bWnv(zYmylRF3Da54wxL2mO6--f(zll1WU31kiXkW
z#0uJsN;-k;#O|_Azzu1CY9~9n$fa+FlL-2=4k(%b?}RCAKpPPewQxZRfvbN#2}lio
z)2%1rYM1W$P9o?lJ@kp-fJXKppx#0}$=&N`TBlY>r%s72CKYFJ5sfS@d6xfyvP#&4
zP_W2JL~9qb&#@XrH`l=SIXtV@0`u$uJR70LUUXGk<RoGmE=)E7O{~_?IuKj5{C))S
z+KNxcnLs95B+nUH03i%Fk%mikq0cQ!uf?f*=n=sTT!Dxnj<0J|tT>0n*R5522YEVZ
zM6J0P)KXlqL<0KW-$$_;yeBACi;1Bx>H{dlu6Wx}y=qyPRzS%{Tu@R9@YD3A=b+9w
zTnH8?n1oBymydYp`Cw=gQG<X~2V&=V$5-{X;#WF6mFGd@Tupfz!6}XG@dyyDwbLsG
z3X(Nly$L$u@>9m+#7lZ=6%$WSDgMf2o3}fYGKS&8Sm}=Qy+)=(r<SNm3ofk32?x#2
zK-Ub>Z9uz0DT4@B;DX4ZG7F&o72$$bf&&_vZbW4|^W)D9s4uQ5=|xb43$sJ;rADTq
zhL%Xv5?oOKt%K&Xx27PS`t6#xJ_L`oT4n1^f@B(qll~rXQ6n=5q;(xF>*`O)yzVL|
zkmcW&m79^-Un@_$3!pExu~r24ap@2qPe_}>pe$bP^d?FwnO(NksXr08Fh&9sE}fER
zAgqPUi&i|+a2e!PT+mM-wVWvH$}MElm+L4ekmcW(l_w&zuU6iJc5JCeW)MixDP<k{
z2zGW#+ao;)s$y@ULy6jy<AaK?YQ-4@CRcHpFFt|1yIOHy0_{gOl)SPv`vZAlsDgeH
z(66^bd0$WE7q!~`38G!aNuI^@6%PCvL9DB|%zKk^`Wa7bWrCKj;(_kk?zYQgG~U=?
zd7Zp#<)y*;sV6kdAS%e~i(Ge!XH`-esN^Mik44o~?^@V7#gs>#gvuoEyn(1G3)~gS
z+3diDzrDyQCW599Os8TZPPmx9#Y9l|Q1W6i5!4+pNyS7^3tAl_VqHvHF%d4um)Ez<
z%eWWMTj^0~=wE1{6{MN;!O*k}Vn`?cTmu<-Nrj+YiK^19dMg=)hV()M(X_%o#OI|J
z8r;i`s-0Xp?yA)NyIR%0g@%EJ2BK-@(Q2BO;TCkSkk$rzNb^Ut?`i`z-9~{npeheJ
z?y7{u{L|qf0tMRPfe3o4`Y#R-uHt`tc%Wi9lxGhQu292t0@p3KH-XetW`4+0Ot@g%
z1TIPK@L<C}gVNbfBIw=(5rRC-6Y_UEi73DY!zPfO__v1#dP$;nl87vql7D-6pjS7V
zFcGzJVS5m``llTpNDUnx2#Z|0=R1j5hYNio*r$;_2&lJocyRX`+Ml*gt&nOuFpvs*
zedKv~@GK|y7zC#X1xuYo#JZS$j#(fYxCZw0@bJ$A@N9${GrOuSbrLZM7bcs4CRS_6
z24aSm-<KdnTk%Ox4-d3Ro-;B6LUeeb;Zj}b!}zrHKX-U=U{G{Z#{v*s#^tX#3^*uQ
zp1GU<^HJeNh|{}8+&Bs7-sr91#~$H^NbwA<D1(3|kBSO#C?Wb)Tt14;=1m#IxLQVr
z<GGgq{W*dr1h>q(sGW!le~LyhL?e4pBYQRS-yaY9YYH-=AV%WQMX&%D7Uh5Bco3l}
z=*dyTH4QxpT)NT-C^$>i-sx#;^MA2-Ch$=dY5(t@o+J|zLLh($h(i+O5Rh<0L{uOl
zLOA785rqH=hnz{cA_B62_X@%)0tzagi;DM!x30IMvR>=0>w#ug@K{85{r`T|znbX;
zJa+ee|NHLy(w|Je^;A7iRdscBPj}Z;J%QVUw}Q6^thaA9ir8zc;zyKU$GT^F6T!Fq
zS`+F&iQ5By5%U%S{ee(=;ybw~BK_~&p)mw`ivU$Zsx@x{TA1`vL=+!;6OfB=va{;(
zMYs!i4`JR3AR9v2ByLD{B9eCkNGFtD^De+YkSFle<DCFh38^OT0@k3T-)uVjFk&x0
z!Mgw^-)E9fApY(r$L|8RK;CYWPbNY*#b6!33wRxI{3^gb4`F__6}Ssv=69Lo;Y5aS
z9ly>p^S4a$7=q_7G9RH+(qZObn&e>w7mY{qm|!vsHFp7(fx7@kayNhaE`T|+#JV`Q
zaK_s2dPcFNj70RT5xA`|aVWhWl<mENNw8Jnuhh76QfQ70o7YfSh+O%C2Vee^H!{GM
zF?RwCupJ<rw2=YU4Z^sM3~)Cf6mDdIr5GDq9E718S+0NO3*0?0S03$T2jBm=d$317
ze)nK&ZjX?;&A{ye4-@-A3U51juRwvFV&8iOR(3l+$<E2<)_`HQVEkTz0y_*$aq}>1
zMB)~}9@%6Ek*FaXm`5#zGVc{Auruxd?g1w{dV;^`d%hpeBzq_xh;Nw);X+GL1s&CD
z`s=*M6%lA)6wF*`{sswVMAQUF5;-O~l<+efNpLIzx&&*$d{2nq$F)Zc>+9e1n1Feu
zz!2{axX~)O^-}!)(x1iqmypv1XZruG>6Q~PC&{j%JiAL?N4$Ui=T{|P>$*L$9Jx0o
z>KzpIrXY;}kzxQH*7dT?RL4^pZp(kIYKC%*(tI;J(j=LQjCR)K9Fxak)M;%L7nlg6
zXeLf-o?~`E!%TcM+I<*%h_OreD^uws-RPLPo6VS9XmsYA*ftF3@?Sd>JJ-Z|bqq|r
zSMEnO^D~=ipcE7CM8iZro?q&)V0IZM3x5}8`S~2|=Q_`q>KK^X`FoJ&$NQBu`)itI
zDsvsrf4%sxIsch#6QM4QGgDRz7&5zM%(_!F6*tO>&|oHbsl{G;@o{S~k{r49n3jjO
zJc6Ix=2Y{NcbotI^jgm|jpTU^Sw~1dOp`$>W+V@p$7Ac|8=YysPFo*k1}25O=CN0J
zUWJJ@5ndBtaRwX7^BVioR0Hmx=TC`+jjv#)%X;2SBk@pp{#;(qn{A>@0c=>W5C3s8
zu-A|O{L)NgdpwS+?tD{{u?keMd?_`&4Asp?gP_#QSMV!UtMWZfns#MISy1wKEWVq*
zxv#m1dVU*@_v2gm1^QL=WU9y-Dm?O@=eM=j)L8Mrd$n!+{95?AE87`<WaD5Y`<d4(
z{?EG?4;STEKn{8HBix@5`$~vq_#y9Yd;u_d<6@uhV@(KOW@EVCUqdu=y=P3k>)pDT
z>FyBzGgl8U-$ZyLe01?K$VU$!rVF?pR`_66RX!H@@XtGchh6Vv*248Vnl%3cBlWs|
z$~52VBwzB&_9uc*P1u+SKi2eW|56o*^>q^w(lt5Mip@he4Po5Mb&|{%op*gQuC9%H
zqQ>YA-qd2hPvEi|S;@NpTdu3US@Qpd>*@&Z=wSY1AO6+XRda<+Tul=plNGM3!;V{X
z+#$#9=c@WDit&=;S5<T6j9*oal(_o%mpxra+pve?dgnvutbYM+VN(1k|LSJGneD~V
zYs7x&nG1nAp>@&p>iebpm(WD9iHoMWJerH93Hjw@nHrb~&wN??S5*HJY`(laKRn%J
zZ@x^tdVaO1`#8ui*q7Rw+WR&3!_!TD{o4!AGb<^0-a&rk6y;!G)J*{<q$==2qbij6
z+RbFk8x_wp-|C*RFl}No@T*xWeIIIMTWLQNKhm^g;vX)I9li4VkbTHou>T9=Te>iA
z(uMIoT^KhlW_?}nQ(YKe(1r1C|H4>e694gQBKH7`S+LHoXRnDy;x~)yo!~13FO2r8
z>Zj;3S?uR<j1TkGS}R-ss_I`yO*nDE(^WVT@iW)OPHk#j6}LNX%R`UIIlfJvH@`Ul
zxIu@9LbzrIR~4{R;++K($IhHn>EJdOjws>|W@@a?@N1Si*!Py%lxF_Xb;$q06)xsa
zFfE%{3Iy$t-xaNl#Y9TWoEjc!_F417UlqY$dEa;Dg2jF-OUuiqEx_W##s|?@95XF$
zv0%I@>R<9h6F*e*C*qe<36C?Jqh9Oi*77AYzr>V2f5L(Z|Bx4%`F_`{;rk`N?!@f;
zE@&zij=qTXmEm=%WSZIK{dkO-KYqb@$E+=ZHZ~q}7Wj=nzhps)znVskQhsS^4Yuq)
zYgdd#!~2=nTph-l@3;P}O8hu!*6{KPXgqtU%>@72$B(%$@Z0R)z7|FMz`Fpx3h0xO
zyDW8iWJSu^$>$`U8$QoF-*|0#*!7x)GIH^jGoa5`20yJ|$LL1``h4{e@C7sag+Dy;
zcn0IT<KO?#^)3zy)Ia!Ih0z|yS!<@_$BBWB>tWPP=WkXL+rH~#)JY^F^v|r15zK(=
zVKhYq-$(gdBO5T>*Y`=oTImOAnLWq6M&f!I`Ov`25c4{z0rvky$vn0Vu)n8+b~EMf
z=kkH~DT!q=<f<xhb>rEw-_s^|+1pR9`@L3RSvb7QZ0x^StAm5V`nNckFA^QI7DhT*
zA3ux~*+P_|V&>+yBC#Xv_l(aIj}`lh#Uk5-dVF(CP7!B_XNXJ03&l0!RpNExZ6fCp
zGQX$9SH$<kPsEt`jrfCzCnjTW))YWK9VMH!0w52Re2O?#Tp;pyq%41}c#XJ)M7Q56
z-a*!Ne18V4ujJ=R$gfG}*a&5gfl%N0C4o%u!<6ls8(7NO$WgISG;{Bvw@~tVB7ZqT
z`)frr_a5@2lDCWI*XoFmNj7upA*bVIFzuU(98RR%T`Uquh~vds;v#XacsYsvx=u1*
zWK-svt>mNP^P*j2!@SQ%`X`FtEt)y&h)=<_m-R{~A)5gU)?0EbrMHvJF@NeGCAmOy
zvE*T73VsbEj#m0arO%XHDS5HvWs)zFyhidy$v2A+h|h~(i#g~!tXH1cOB^DeCQcU@
zisy^##ovqfi_eOG5<eIBimA8&u-qnMYq3BaCYFe0B-(kl<hhcUioX@tiPw<G|3=Ao
ziH|7$50YON-&XtwlB*@}mi#x#JVvZXT@v{>kbH>bT*-%%_{sJWVi%?N6^lvaGeYvo
zB=o0?bHz(Y=&ciRIjOOhfw_L7O?j>7b)bpJQFqF%#J1v5;xS^O$U#8rpCp>=C*%o|
zCyDdLh2n3-v&G+v7mHVk*NQiZw~F_O+r%ftr^W5!4)JaAeeqNA3y~8(xF6<v3r2W7
z1JlJu;=y7&(Oi$A*G;lrBchMwB5{y-g2<s_=08T9C{7k<i*v+<;u7&}@qE#&k%avC
zV`=7ly=brV=K7BKdlYZ3?~tF9%->Sb?sbvVohbj*S}x`~kMtB?hrtZ7foRuoIYe?R
zv8~uy%omRldyD*8AM+h7a@lptCyP_X8RA^AN?a;((4TgkNkd*HZW1?(_lVm>vz8O|
zpOpN9__AoehmiiEWb-`)`KQ))$>R3_(hm|_h}j~3;BV6H+AcjLA1jU)PZLW;Ggl1x
zn(r~NQt`jEmdiTnT_N5g-Y(uJJ}8>+IpqJ6<Tu54M6;$8(m#{T(OT~B*CJ;mQBD>4
zTQJHE#oBAP9Hw~lJqW!#$=$@BBA<Pj59c_MTr-0lBaRa%iKmO@;#`rFqG)%nxKcFV
zi-=z@*?d1j-YWSH@qY0kal5!f{FC^u__4TC+%0}9;uhW1CoFOv7VCGg7!`BH_F^aT
zXz@6)NGujl5yy&U;#Bbrak02UJWpID{!ZlFFV^oy@mBFpk+Z>={<OGV+#zy)7}Gx$
z{~~@Ra>f|bQ^X9hfyg;zOg~KQAm)j^#lGS|ai};>oG6|y&J;P>jQRgYTq|x6Ik}AK
z4~pjg0P?GnIhl;<e--gF1|x?>b6<e;`jVT9EyUKMxj%qjSIOPQ-lDlrK>A?G!$i(r
zWBHTB3UQveOytxZ>T!A-d6jsxc$@f;_?XD~Z`6NV{7kGCIU$be$zlVsv6v&a7CBRn
z_e{OT{^B5Uq<FG8UMv$isgCwl;#uNyk(2D0ewnyQ+$?g^9n<d>9~K`MpA}yeIVq3&
zABsE0nD~wOoydDO>L-hJ#rk4Xv4z-5Y%6lsAMKA7`-=U=Vd5x}(*mh~x>zpG6&H)Y
z5ziBUEB;QrOuSOOM!Z?PO}tlpKzv+$O585)5IIee_4`cRC4M7vej?LT#rk3+v4xl|
z9xfgsa>63*3&jEA5OI_^S{yHyi8I9tu}WMdo-Lj)UMyZBa*8C&|Gjv-c(?eF_?XB!
zl+=G!d|P~9{6_pvbkcnNu$U&+6FCW!`L!3jh)0UYihacX;vn&4@l<i5I9aR|=Znk5
zb4AYjWck;MH;K23_lVoX$HXVa7sQvvH^jF^P9tUhUy9#}e-p!a;9)vvpp*5)ERpk0
z8Q(@cLhK^;5RVo6iv7i*;t25+ajeLRtjxb$JVRV8t`N@?SBbw9Iq{YD*NeA^w~P0Q
z4~j2}uZVAo?}&d9zY_O~e;1SRjLP!h?!=H2X(_i5TZwJOJh7YDTkI<i6o-nOh|By+
z#cAR!krQ*7zFfROTq#~Et`|9Tm-<`9yT$uOPUU6#i{h)|n<D4-GCd}KBYr1xvM<x?
ziVejkA}9PZy}j5)JW}KgV5Scchl!&^P6=lERB^UAN8}V?rk^WbAzmduEb_%X^<ESI
zB>qMGO5_w_>NONOEtqmQ@mR5sI6xdCo+OSDOT{T-xj0u`EdEBkKwK$u8ZyhjM!Z$L
zQ{=Q{roSM*DZV3qF8)R2v}Nk2ijBmB#lysQVlS~!<c~pVKSC@KOGQq2=6CpF@oe#Y
zakY4<$m!73|Gjvdc$fHq_=w2)($s%Vd`J91{7kGCzZUn1KZ+jS0WqICVusjAJXpkS
zsqteAGjpG2-Ung-qm*IKjrVVOJTb&=jA<WSE)0zw^!VPM`n~l2;0oUFBA+{W9k%IN
ziT6!~)Q8+p`BX|a?~7ROKjODG?z48kgA)mtw)-RphbU@#zpXuj`k%f~XEQV@4viT{
z0c!Y-q>R@YW^0N6)WhSu*}94rOykxXANGY`(rXW$+U4@u-EKBGpq5@G5~4N{X*M{w
zmfjjvqNmL)pjVDCyHPKExbc_W?AshCVxMPztp6H(>^>prY)9mk=(l#WX)6&C%x@a<
z>yGn+`7s}x-zJ2u4T8>WoFE)~v6~HYoXCcm*0=$DWa6B(n@zhJ5y5gdAB}c_F3ZKK
z6)*P@gslyNPVbzW>sHz{j!OmedwdY`LmczNS6)279SB<+1fAK)FUo*6o3<TtFu#wG
zUnj&dKU|XI`F)JAwL#EXh5TOR4rsG!A3zS~*Kly+xUqR`JMTuAHY|(VxFg^c&UQw~
zOyh^|cY}Igb>9EFpPUgyJ-bcp;`a?J+y0jfrC|NqqkeXOITmT_cM$YYomtj?5Ar+8
z3ZN~E`xL0QGY0v!wuu2fM%i-|L8mKD%uR^ocyVKVSZ*dhtXnX@9o_u()DdkqoAnV#
z=68<<wqIKJvrGPw-SUn8FR%MK=6qAsKI?w2FIu(r{77<9#!9DElOk_bz12q+o#iYo
zO8b0(cS+H#CMg%MciI;fHECBAUY%FyUh@2&$kwALuil&e!v=iZ_01Umik}U8v-Z5T
zH|qz_#(bA%LtkCCH|wjldvm@!eouJ)>j<B=r|ZhL-+SNp|32%xxc;8`15$T-Uct_0
z1-<r!k4{+AV$0sF@4i6pr|rq@l=FT1o`Ub2|1fQUdqujjXi`uF3-^+aMW^jaLVD^C
z1>Yb1-NXU+?Q-jcE@!Uo3&WQe>}+1pv9LEZyA^GC>22)Eke%mysjKUm6*yNcd45mk
zru5aJ)uDAx%hi#jRhK#$>*}sfzIb$t^-g3}or}{}r(70USGOo_L+JB9Uj3qxd$J!+
zS(kjpust~|Q`dJoc-Wr2CC@fVTGy&cWVN@xec|dpMQ?=GyT9|W2AjLC%j5=Vj|O{R
z+1ubNcXIaRReKxkTDQ05?(pRo?`^fa^SEOR-`v}BSDWwM@B4jUe|NY3+xIw|>i6os
zvsrI<T=&B4$#3p$u>0!0*}FbOTenBs4g5aqtM<iBd%5fT>}=Mj>A0h@vR>Qo-QE4a
zufOZC0lSMrm#6i*xv*eogMyrKJqx|{!~1S~J$YTy`fz8rOY+5a)+Mc8-RF`w(%09;
z+LNJ+Q?d4Bx><WN6>Co}x+P;ny(==ij@XmgbHtv=!qs~Z+BITNdixPrrSIasncuA1
z+v=ObJ(*(|era#3U4?tno4>O6ps!xuo4FhHgB)p&x_;#zTZolF=}q>Hm+G6fBI(72
z>qY+i`dxptUE5#X@6hMIL*Fy~t^oZm=V$s|0s39ee`vq!hkn=QC;J_bDUatsv|aoC
z^t=A(cWwX8{SNgr{SI~giGKI5tV6h`xxLnh-HUN4O>d1W`k!#+9%rtriGNs!a6G;g
zyj=dX>ktm1@G>mCw)igQl7v+-^|-W@clcNnlkyRD?xoIgvl$ak;xd5V*$8{Re`8`&
z&PGfql4O1e5=r4WTVfr;OK86eIfngp2#w>`XdjwiO~u?1404Pv+`f##3mNQWZtf#t
z^P8G*$~Yuo9l|72PWUn+9On07QV0H9?%qm7`R_dUNdS}nP-JqLW4|exNuQ)}&@*xa
z{v~~uVg`h<4k3TQm9#VES|F4YiadsFlRlT|MINW}7b#5u`axbsu{wpbak&m5SD8tQ
zDXa9z6lV1oiCBk_V{b`crsP69^<!3dcd}U@(c>KAIx}a%JKgT&mtll3el6{X)9|9s
z34Lwioz%-%66Qcq%j0ile6#BVW`5W=yHRF+nMWU)nPpu}X?+4_e%LoFlvxuL5NaT^
z#qrV_1kC)fZ`M#|#-GIpNq!~oikp3ql-M^v?3;aL;+<67;W(lDWL6zFyDwnohkdhc
zGW&s*yiI1gXjZ>TZVQ<CVc+ZynO(`2EY`lA5;rRj?3*9<%?4`UHu1PMmD$B{v!($v
zKkS<|ml<}=3GGxRpN^aD3{=t&`(|ILl3TcMTU8qG(fobe8Ys;V`)0SPv|~(ZGNacD
z-)v{V%nz$H-z?o<ob7jL7=Mi+(&dYdx`#1z341;7LF@9AaWCc3tfJTvwRG1q^*V}X
z$)(Gf`Yt{h!yI=Le+_XwJ{ef$%?KMPjF9jJg^?2Y1Fnn$EW~#ujq0MQG77M4pOH$8
zghlv_v>Z~sS6Q|Z>9M??dAu_s2aGeg+Tm5K35RzxxY(hQmQb34S)NAXkZJ~3G&E9g
zJd|Z%y+R{YQNVJAM)(dwJ^oJ1-OPREf@JmhGdTAeiu{34y*nvhOK~H``zT&V@d1i-
zNbO!vu@#;W>n&wgH*zlvDE^guV#M(jPmPObQ9Lv*Zi1M}vx<+#+}!7~kbC_dh~ns4
z{ihIk1%U=k%z6(JUa!!AzhUfykNbQ-Yw(FR_#S~qRv~CagJK%Ja;7!Pzyqr(B^!Z8
zRv~Ca13ZX0?vC56QFm)JkVaO)8u4_e!7v)V_6d#B&^%*l^dr*BX=D|$_+tp{6R$`#
z7)7Hun{!t#M-+$Z>aRjzEsd-~)(wbJL(pIhjov+hMr^s?(}*qi5RI&YtsYyC2IFY-
z-U@5<iZ%L#MphwcM1wLKeRRJy+G~w6@T}FyDg=#aFqKAs{?Zy{L)TO<pGH=}8nN|g
zFoQ;)wqgNnJ&x&_)*C}3t6*D?`$U6s8dZ;`5gTHrEomu@tb#3xO+FU}Jn!9I7tx4K
z&QU(o<k!>4D%d9H*V`f(ETz$R90{$z2T}Lai0A$bG_nd=VdRJ7#PuF&u!2V4bNI9V
zBZzvRMm){Frjb?1;#~$FWVuf?xPV5f?h#bxPNmdAfJe6(0*$POcFI`MVkNEWxTV&L
zV}Qo0fL2x`XmtfFHq)w+yWU!HM9^4GrIpnPTG8TqS~YfGvQ``qG*%n{Y-Ba86`P$F
zTWEE#Yj%h2ehsbI)$gH|)lj=P<`+FJw$iGFdkmG!5ceztqY-$AR#qd6YsH`qc~?P;
zJ7^VkIdEB@9<+8bkb?k+3L9CCtfPG^9^-pp!P_XevwH)Td5{l+vN_1@Xk|5YkQ?(L
z)8b)Tb#>pR6_4^UwBk`7N-L{jk21@89TsoVYM|SQ$}DRF1ME<AGSkRv1k0kud$bzt
z4xlp2x{v{uwTV_%LuDPr9+ip2CbYWBJ(J4pQFk-I9>p~i8Zgx!E1rzytOP#pZ{6Fe
z$g}Ys26!#|8i7VuLuX@Sb7H}widL)K&#25J%yCC^gj*och<Q@O9$}V6c`2>dyN6Pl
zWp!qNWfjrNYS^;4PqbJ;t1I1+ROUX7W`O%NomN)E?iX)%R>EQpt*&#=r}9?BEn#3Y
z0;_3dHL|uL2EFM`S*)ei7WWY<^H^QW0FTwZv|^sr2p%iSyiIU#asNtX9;@dV;IVp_
zR#wCI3%21FB;H1==iCl>A8FcfH?4S<BqOGg)v#^Idp}y-MXQ(G3A9>(xPuv(jzD`_
zS&b~-bzr}Eqe+YVXtl$=jLLlwcN_!x2n?f@)yNv`Td_50@gS{UcR9FdT7#pRP1qWZ
zY-+G2sQoA{-f;g$3%103TCgP=*;LyKEaPQ-Ud6}#+C3seWt<-`!=?typf)YtZ`=}E
zu#79>W!O|(2K!w*e9WC+>(HgNV86SS)nmVV0)a+W!}dE`<>S)>AGclTd298CwW_9-
z)v#9Vt+e2hPHyLrhquC}x4JZEZ{?6`BdcM1E6eJGPZ6!Ug^r>XYuK7rtl`nLvKqE5
z_HkP9SETMyp_#N|A0I+1_VMwwvKqFJv)>KIXBe$|hBy>y`W?q$O~2#dYa^>+`yH)l
zF^X2bLVvPW8?4n<T3HQi#ePQ%UcTL;Q2k64!G8A`t=R8grIpoCzdM+H{4`jMr`3Rv
z>EEBxg8lmkTG&+eZ!9)>Cw1F}(GUEmfqJN*duDTdhaQF)_waBNB=tjNGxIpmKKwGG
z&!ud7MF*397iIH6(9xvFAUDSoLAP)^tVf~t&GAU!OB~{Cj%Na2`koRV3Vi7?Jl8kp
zQ$fBlY~Fw(Zs&b*mJ#t>;EQV@9`Y)y@5}d5=1qy@CKxwt&PRhIO`XOY5t;eoMHKmP
z;EUfF5l;ucIJ6;B@p#}%=TgG+fiFey0{;;6fN+%A`7V^r6G9IoFQ?3N);-$DH&f;b
z@AfqEbCk_P!ZAkf+8DBVN;uB!HJ27V#5^YW@@&edazA}}CFMgC@-2|f7g&4jdnfLH
zN%&Z_g*km*K%zN)K0u%WQ|+m97jifjavxfZ4_8`?Z><IARn>l0FgH=OD5h0e_(p4W
z2$W4Zd9<<`!Ln#Em{ya*?^&zkt<@>CvKrQkCpRsI(Q0bAF%FSAxo6OdC-+&jvKsc}
zHYXe`M$u||cp$C#6}yI3{Cc>KR?L$c_Jm_=P##08^6*kx@yqf)TJiGp0<Eluts$*w
zF^*Oh;d`vr2iEFaT3L;t6)nnWH7^{qR;jqZFl8NrKqIRWw4%jSTFnpVqEDI{=2@%0
zw6Yr3ifu@X8MHbhJepR#K%PV^w&CftvKqDxxnHy>r`3}1N?X<<Th=OCSq)njTYfGq
z%u~a%@E>T!mfuV(w*1|+vKqGK9XyxYrvmqa@DH@&6x3&E#Z}4Prj^ym;xE1(r!ily
zEJa`iKJIVBopDap=cKAHY4s-rJPa*1vKm=mAqH05FIrqcs}14FwBk{23}w^u?Pz5+
z?0(UT7At9WdH4!zb*!}-Mk}ikw6c!{?)Bjv)~eK6EufXv2wH7MIp)FPhA`(ini^hc
zt*)e%)v#7<dHY!4ZVC6I6<hueTCwGyq?OgMEngoATTs?k?$@p1xwPUVz?-z<BS1B+
ztcHCA=!XPa+(E0`!&_*@#|@4#n#YYS1QHJpdfebqz6VO%X!S&xS0i(j52F>2@=>(1
z8o{GXi-&3TWVi`WD<0*6wBk`7ODn5kk21@89TsoV>fP{QTCqo!+p?C^%4!75qQ!f(
zdOy6(mbJl_bqlSmhRTXRIP{}cx1_sh#UAwsTJgH^CIStZYL6Aq$Z~ue%;h&i%cL)8
z!85X&7Ca+8{0QUc9~^R%vYSAeNBAHpn<LzTR?M>sAA5vZ7G?9`&@suJ^en44tytDb
zT3L<Y*>4{U+^$K#Wm(*(DYW7~Eu@vzu=`cx!J$Xe<Fw*U)kU=8P1RMjs{P==V`U!;
z+~bn=(u&9GPFk^FJVh(35j<A*vB2$<)QKII{o+rwV!w#d%4*nt!L!6Z7Pw=R%4o$l
z#4<O28#Y2<p9crtirL2kcVf~8TJct_4Xt=9b~LT5hJ6I!t=L^?dGozLDd}Ze@o{4?
zt#~_DLMy9bA2-+<v@j12rzeHkCD<C3P;SE3NIW<Mu7mc`z@3(qPYbrh*|cCwBpw`e
z4P+Vi(ZD@BX|gS2UAzpN8f@)XQL8ucanDIwXUn)LUWQGzEzN#s9}C=jleW`>{qA8{
zn0~hdfuDbH*p`&cgGsATt<?{-%17RO3<&mC`&i&Up45|8?5&xHAi&<5gTT)}I6RqD
zZp+H270--fTK(*U!?Q`((~5okG+MEb&!*MSJ~+IP^bW1q@0QVuSLd~~`q>AEmy;T@
z5oq;$YxNMVYCkxz-;IKnd2o0=shC#mcQ4b5{qE1SvKs1l2eXgcM+5imB-6k5(1QIt
ztpzM>s`@u3K4u}w9fB_5FFx4<TJDD^t_AM&hcZx%n7Z#%>jXYS%!PO;PH%@J6;C2P
z>brPpnTt3MKV<hnz>WDS*2T+b5OX+ym+QI%k<O3X;s39T7cZkn+R<>h(myMj=Hh0p
zj=Z867b*1YV$$g^B|Yw+C9Rf!mb&uKlGZ;fl#I~^`CyS4aPq>`%tPQxWtclM`J}Xy
zO^NXCl4tB1q#+i4zbj-s5>t<EV60xFG?yZ7XaXrotn)#EEKNicW{KAyK}CFr$9JH%
zgPCU90lA539&jRq3LTPY1@1r#wUBo2(4gO#Xuxkw%Y@&U>>7S!a(urrxxef;CV~#Z
z72e5N==fOr{ZkW|525zb?|AOO*zi!Iy$OyYx|`sMM5QrWHI!5aLlGU{a3MnmClFM@
zYSo(;TV0gAd2w75fsRIb7{L?3bxtE>cSq3fjv97#jNNd;ui7aDryQfaO^X@ue}^`l
z;OH&lw=HI%IX+mUolrU3g5@L@k>~SIl_}>W;v5qk&ilIeOz`Bn$lAOEbVd_b;Da6K
z7nb=Na8BUkzj=Y;oB#{6^}+vQe0&cV42{AEt4b3Oo8Xvf$e{`!Uxy*{&dV9jE17w5
zkyufkyL~J^A!nYUpW7H>jESC=c=~dNk3$q6NnGb-!r!~$D-gT@A1wQvxQTa$uSC=q
ze6U71agPZOx0MUwIfhl^Jq`^?zcEg@3PFC^yUu8WzZ5`&$G?D_k-Yk|?XfC4GBw*c
z{4c{N<jgkoYdQQ1L~T|y>DOmC3+BSyA*|WX+m#m-=0%%*62(E;Y`h2Gj!z0yJLfKP
zvJ0U*8lO~W)jf-oJLk@EvMF*Jd77eD-LW`1n-SdERMe<*u8Hz<^xKU!W1d}@Co}N-
z)k#+8WduIOCkan(D1yOnCC)WIi6HpTXWLBl8BVWO8yS4di1R5j$nzlyZf79!E%jP_
zuy+LSD3aiG2Pq8hHexwNn3;_Smi-ln`(c3Dxz3pP0OpEVzE!^21c$MUaY{S7;+p_-
zLuZDn+3>_^ejuq6o95=kW*{96Zq7RCI#h0q50nXhdEtseu(zUD5VWKZ1@bUIyG@H3
zXpavnLGW~i&Om$G)+mKpGb1`nAY=Go-RZpm^F)xjb;gGpB#$VvxMwi~r{RNQ2p%~T
z4^y*^LnIG9BDXAN;3Iq@IFPusz(o<IFHB68Vyt1U-TfHx*j<9v@^HdztX(P8&M$|7
zWPDI5LY3OGI2(e0(vKo0;^R4U7jI<1KZ!=!;(6H%wrc~Zp#A!>{g@51wyG3)MxvPr
zo{^qYS-Ft`o<$JmZ)AXXH4qkVWMCRTups<vXXUJTXXC!N#|JKn2>%$I$fowsjCd{C
z5r!ffeS)ce#fBo%Y_#>e$tZ%S5e~zK#SHAg2iX(M-o!Ht9wJ;zh?i|V18<r5;lyqm
z4_mW!#(%$#CyYayU&j$jG?nUuy~G7(7Rf7bt=8ksD3U8lHdNr6!(C!?A$dOOAEpz7
znNRkU7n1YwL1Wlt?zVqPPq+|E#Lcs6@i&t}Zy~hngAYz~t4ERFGeI>Q=YPXkO==CU
zrD@{=J5QBi`0O_-UMw|u$OBr5sJIq2C<H5)h?|8Jf1}Pge1dv5E>Hqh{BMy&(<S0&
zBh}xiGZmj;b~Y}M9aZ#2<l6;a6gnr{C~B1B6EI9fon*D<BB1ZveWT)9i;%VypFm!T
zsCbFgSW#0e5f#^>#s&BUcQO%|Xj|&6tfgn;0`<58D*Or#W|xRdv@Lb6ucc?>0@+bz
z3qJdeinj+fw${{2M8$g%HSVaXm57RK-2;tnMr%J&@e3n09<HgCh>B~y4vn{rR=l}w
zl)mthXf|rShY!AOjf{Ubs+Q&oT!t>dC)mI?E^u)vhYIgJYo5C{mbYbgqgK^Enl?75
zNiF|IuF@LUxVf{D)M1qZcLs^5(N@d8zzS$3qT*Wig;hW+5f$$MYf;*Unk6Qp;#ymv
zaT`9oAGDi|!xylPqRL$+GhT|!mWYZUTWZ`_Q!5b_*P;gBDh2v4MczgQqF#phs)>r<
zN>O~XW|Vyo#P17Ru|V7`8<!vQzqFyZa6fVJeGlAfTeU<~ydwNw<JWyKw?JGxH|qFL
zG4Z?gL{vOC`)($<4>m5)Ap9cbw`H(U8yD#0R2hxWexu^YfZwg-YicE;;#zEiFh2BU
zLPq@XfydzkkHhE*{`dQV$KeBy!v`LR4?GSZcpP>PJPzYqft!8w4c?F2xWFCFV5stT
za=%eym=U+cvv2&qBoP(YN<8`|o?jDj@%zB|E8Sq#n8`SN0`;I+hEGr}5tn#mqt1cH
zVKf3a`{)~NG#eLa+r*=9;!q{x5^ZZAeS_KAxIlIX9*6Cla{nm!&zT1vhxxD@aMGH1
z_KiPyC87>I4kvz9jpxhw18m~iH~s*dh>Evk;L$h!a2<$?=azW(jpvq#isxn@eg9`Z
z4&#~GJPwoje)vDiwI|=0bF=K>i{^iO{O^QMcYKaDG5)_yoJkGwv9Hu@(m$$CJ6o=0
zu>50F*tRF3q<`3TsPAqF{|jc8mmbl7#)N5eCYCxAdW@M>K66re$@FO1lxd|E(KhqD
z=eHd*X~vvr<;<DWDxz=+5iOlQzI5Wm(urfbb?h4L+$k@Ac9$`T?=WNLjM5IJCF7@z
znc`<RW_rnl$x~+hmuFkCpu+L%Z|iN`Qq)-eDX&{c<4|<M^ol7JV<%0R&~Y-F${9Pc
zw5(*#w92uS3ucv8APzr>8Cy{~5w2t);FS%1UQ92koD2ywPciCg4!?Jq3*RioUTM@j
ztfMz4%0RPdo0i@@1bce9QEyDtYtgYad~5xf8intwrE@!mLzo)xdVfzXHk`l3pp);V
z>LefY>8KDtkatbmEpemoQadVcbv*9&G~dR$C4A~ktFwLXNh)k>YNg4kjq!KtsjyB~
z@ryaOR(p+GHsj+^1wB*gXP>@OdA(Q1_xgqMr1FukVmxTIXF0|*sPXJ+{31^GQhOeU
zCU_}Qj2*vaUdPTkhvXcU*FHNhyG5t=#|~=Oxs5l!qwfN(&Qep1=UpE$&d~h2dfrgh
z!W(8v^t?aMGyc$8O81#al&Ri>uF;~0Mkziw$HcHgp7BXHP$pN&q<f80-Z37`yg&xu
z`WZ}?*@LOIOE_<?iCJbUuyk?Mo5kY_UusJU`eq9?kB7Y9xvXi(`(%;N%S??a`;B^^
zYY*8)DQGO{y586G?a{d)#q=55FA@pMQdkMs>uwLpvvHf7l=P`%^V>7e=J$Gv)!*j3
zZuMrfTCP{G*xTSmu~eKJ_w{&l<k$A}ogw!0OVJJep8i?rSNHTs<3=BcY}Kxf$9)j?
z_p->xd5f&dhiBSWyF65*qrYd4r;FaBw!9^t*$wf`l(cc7pKZLOUljI_Ns%?a*Vp*P
ze*U1#e*Wm9U)9fl=ho<fHT(IVMK${Q-KO_=-jWcj>UpY}=UsWGiP*QBUnGl9v91~|
z{OrB$I#J>oJnLs*yLol(0^ar0|BHJ0y|$Mh@3(zd^^~e$_qLI8XdLg_r`mpHTqB~-
z+kSoDVw>`9{L-}1cSY#U^80mWv3G8*e*KcOKW}|w#}4l|d}N=ze5bs$0^bXA^)>~b
z;fkh}Op?bw`Wu7F?7VL9mPV7_g@uq28Z>fvA$Y>@-Y4zr8Y!>aPx$(SFTl>e!!-Fw
z`#<QoFX6Fozdrg*+xBML;sBv><*IMiaI6`DfAj%2r8EC^apGPUYdS;xm;ChMkoF#a
zl2gk|pYbV(1J9d;eU_y}@2KsvuePr~>)I|+(Hai(=$6m;)!QdFFW>KYgGTl)^gG%<
z#m860L^aUA@=UKZJ^QCz`EegjKQ=!7;+_e)bG2@zbhkBp=A7~grALe?FPTwMHnV(s
z(VQ6*DyPhxQE|k6Y;gO9-7yufojPSkMP<p138iD%WIyjb(41^I5Wn6}pm7UmiVeC7
zG$$$^T8}R%=n-vm{NRz%5$1jtyAka@Y*4hX?rEb#%V$m~t*Dq;UePv+``eCr<_@>h
zQF%v2+mx41D=n!gZ5urWCP&!Y;11n7j7N)1m>h)z#VHkNk7(zvow^>Cf2xy?8^|BA
z;ro4IMta@&;vtAO_x1br>(?h^ve(t68^C{9Kgx`?@j2l?-49?>>;r$$<Zrk;4{ZDM
z3s_U%+`q>y{x|sv<g;MVPoOXVGkyZiW75z03B(z?->Y5la#Q>K=4s8i8a_o4XMU|&
zr-|c4aa8IY?7t6af%zB7kV6^xc_*2Li4I~T5vs;NRx7fBe_l{8Pw9O2rd%Kn75UbL
z@#DowB44mDeu20`yii;tUL{^9-X=aEJ|(^)z9)Vn#>8*LA4J@3oAT?5#xE7>WBdey
z0~K%l1VWxFd4YJ2$oFyFkIka_Z8BsoJI8oFypra}nP5-J{lyA#iFl)UxA?vo6Pw^^
znfbL6hlpdu6(ZMkrQQSLGotY?gm@RHGSd$ijlVp|y(r_fEfo8an7lqrdd5!><Pyoo
zKM>?ulB=Y@ShDdCg!D@kf3>((H2(6C{;cFT#81R8NYu;t`GMZ|l9NzJ)+<YFDIOsn
zBNmG%iepIRXZ-iT{&dN6l+Kl}n7&N%xsq2)UMu-3$=69X{(F$$U6LPGy7A+K{9cr7
z{P#e9NAf2mKE`h!PCDba5BYdFA-R7M67j}=AM~121`k(ySMeytA0rMDPY}nE$Zv``
zL-FO}QgMa&I}-Y4J#z4B#a}1hE#5CaLqhKr@pZ+&C4M1(DgH=8Kf?ECU~PXsEg6sf
z<ceXW@!tczW2E0l@kQb&akMyvgnqeb{q~%p^z+4wMB~2)`qxQ+i{iJ64~vhBTxg8>
zza_q}_&<x^h~J43{0@ow^+oH)rzvIZUpuj*X#Dv=zexH66hB1d3SqRHAabEF=6{B`
zMDfc+uJ=uSt_?<BM?!zAX#Dpe-uUkUpO)V9;#<=DvuOPFK+pK=0sk&Nu369g8<5Dq
znHW`kuGm%VF7_j#e}ZWI@F1VjN}npu5En`BZ1DocuM{_lo5edw<Zt}zfR8Hv58|uh
zo8nFqdS8iq6#s*mUI*!@U#1u(q2E^QsQAueAF)W}YFX4DD^67WWO2T@P`rSI{_n(f
zioZg<S-eerl!QLlydt+Neuwyx_^G&ugr189n8;)j`&UP7Dz*?ilF&2$aKN65?<H~p
zE834Bas4v>Z=g4wGFYzorP5m=UZV7k;%3EPFB-o$$k+J20iToJAH_GN$5p3TeoWjg
zhH!(!^3%jj5_%2AT+#ToL40@V^%l9X6!nWmt{p}BG|~92LH_e7g9{bU)uO1kQd}c$
zCZTtec$?zy68|7RBO1Rn(EpG!_^IN*5PuN4C_T%|B%#Muok-)42JzWS?=0qvMbaB0
zj!^tb;$(4}xR6A?#_tSxp5lKiaxEp+<0|ns5_;PtKP+w+cZeU6&@=vJV82`Oyhmkz
z$zo#?dQr)_Vpp-d*pGys@goEKQHnQyWFQ+qGGLYTej}bEy$i$*;wF)c6*1p?#RnDt
zsQ9wT<%wADk4fko|1#j$ir*tf5J$aqu{nuPE3uv8JBr5d4D|a*9wxn0#BqwBC{~K|
z#dAn}R*9D=ew}!uc(eE*iO-YbbBf<Cz9)Vpeof-@H<3QZ&G8c(i%mu2X9l`QPzJjy
zzPngN;{ItciSL|YB9~O6{y3$dE_s$@<9`O}OC%e=GmuwGUN8L{#Jj~OMB`ru`o^CO
zxJ&VTP-3}BB<htZ+4zfr9F=^8c&s=`93xH@=Zj~Ous=ugg_74wzFhM4l5diHkK_j=
zKPCBj$*)U(Tk@xpt0nJ|{5Q!FJnM1)>XT^iMkLZ&DZZoFMezkB^o|!#RQfovRPj^9
z1>%|Fg(S+mL|m`<jp8lh?c!r3^q&)7Qv4sqKZ~D<-;vN~+mb0H>YFAu6Au-SAfeY?
zJVx=o#S_GlVkrsz8DfRv=ZR;F=Zot}=x-KpQ2b5e1L7m%OC<E)6yH_+hvHY_U&WM$
zzJ8|Ih{XOLEVdOph{uq~zepUQ_#xt0ae`PuLVuxnmg1L-zY{MLZy=$6n|Qb4?-!pH
zUliXZq5r8^t@vG{ix(8!pCqvn3H=sgj^bO3M~X*_14!tP5KmV8sp52Tws;l^{qw|&
z6u(-$TD(rYn}q(u;uDI0T6{x%TdXFb|E>7F;(rwDHAXu2H%rVRq2FH2Q+zkEuh?Ha
znS}m$agyRs7tatEix-j5Un^d&_$$R*#XH3(Na%B!HS!h3zb1YnelC7bLNAO}f5=o4
z`&U=wGHR4tid;>NdOgJB6ki|?7f%!?k<gzd&QbgV@m%pj64$lMN$6iI{$BC-lc>i-
z;)_auU3^>d?~A*{Z^R_Lb7Q_4Vit+~4ia07hl@v(&@UAGD}Io8s#qe<CZS&?E>`?+
z#MR=Z;&mkSw~BWv{$BBE@p+MJj#2+(@pHxhMf_3ZDr4NQEE4+7#g>Y1C3X{!68n?T
z=gMK^iHbi(JYAeAE+(OOj>zS}Snev3tAbI!M!b`R{)6IUisw3D)O$_*llVCa{cj|H
zC#K>BH}&g^hmg=~E%|WqXz@642noHDC7&uz7iWuSk<dF|@<rlC@oMpQ5_;RjM-=~r
z_($;#@iP+oyT!jM{(CVE?|`{q^~6I-=(iEMnikXZL@t;`xv$7|v#5WXI6?7~#ChTw
z;`t=>*NB%X{&Mjq@mBE>68g`GFDm{O@k8+w@vkKGo#sB1NYpn~JXkzL>_9?4U*sBA
z)IUxfA`TbFlF*+lPFMVFaWRSS;1wjEJ<k(=OTuoGcnt}?TO{8>LjNi8C2<!Cy>CS9
znYoX~>rnrBLBwsTk#Ra2Lfx>H*j7ABJVq=O`-wxu;o@lVG_g#aDprY$#O30-;>F@6
z;&tNh#oNTYMDu<h&oz%oenxyjd{_KX+$qMyZ^ZA!5Z}imzhu$8_lI0xa#OK|*h*|G
zb{6wRdUara1H@tCDDhOWM4T*66D!1d;v$g~Y?<%5;)Nn-#WH@Ac%#VmJQ&aARmpqB
zhsDQ5GcJL2PEn=a8{*sI7vh)V9`Og!<M;#YQp9><me^EmA+{3Rik-x+q8SH4e!V0g
zFAfknOO)lA*`wg8l1s!X;&gG2xIi@HDX?26`F!yr@e*;Jc%^uac!zk8_^|l6_^kM%
z_?l>Zz@Xd@B!4WL@f*bNmb_Q|yI7awGf1y5wh*($Jh7WtBo>Qw5kh<V+9AuuxgwYE
zX8gJ08gZ@od+`?WKJh`3%Zt+fdGU3T%l<O{Ly=4EQQj?nE7C0q<LinI#U|pRVvfkw
z{HWhi>?WFVD#X_wr=p`1>Ypf{CXN@)I2F=oN?sx^6VDef63uuO^w&wgQoKgINxW6O
zPkc~(LVQ|$N&KTo=PRu5PI0$r#<>vxH_0x-)QgDeVnY$DmYH-j{)KQW$?e5XBHg<%
zpT6Q?ahNzxoG6-cFoYLLUM`yPFoai1UL#&EUMb!n-XxlFF@*1v{D^4A#}Ix&^2_2I
z;@jfK;!crHX}CXs6O%Nqlq%L28;QAM8}SISi`Y}_CH5EXINB)5qs0=jRHPdm)~8B5
zOI$8qAg&bYCx`lWT<u25H;Z(f!}LeQr^M&PKZ<XN?};CY)#5I3kNAU_q;aWKF;i?P
z+HtqGk~@iJ91iuO>mJtccyWk0T%<1_rk9B`L^B?TcsloC`f~9?ah149+$`1}kE6#Q
z+CL_m@i@q@Nv4AzrhhKd&kyAvMf&og+(6704-@IOhv_{<dhek;RNU|Q8`9@0eYtq9
zXvf_)NT%N%=68!o_dApy6X{}y@@pbJ?NI()q&FSPcHE6lbts#0H!xfBVIuwKFujLJ
zA32l<iFB1id7MahIFu{IrQ!;ao^P0bnMemXl(&d<azptck-lyyzbw+94dp+JbZbM|
zj<eC#3uSuhBI&?}JXEBQ8p>V70`Yj!jISYmv}8J^q5ce!erG5z73qG4@+BfY%uuF7
z7m|)<$Zet-SA+bbWV)1L`UfJt#!&u7r1Kcc5t063C^r-7CWf*ZR|Dw@hH`JQ#&{ay
z>GOr@lSI0Hp<E@>y9?!2BAvWYw&Q8^<3jm<k?ve5)3-2b$Im{HOy@0(-y_mL3*~f?
zZdxd3i}b`oIbZyxaWlGJq5f>qj+ZTyOeZT$zf`0j70Ne?bf-f30g)b4C~p_(IEAtq
zHv{P#h4Qx|U8GR1BbxCt$cIR#GZdzG66x=Ra)C&<CzMBt^lU<Tib%gDl+Ab<NUtQ6
zFA{5ylhLCH)9)1NScLM^B7KKYep{pq5z4zndI_PNBsLVAi1Y`-^utBE1)+SLNY5XX
zhl}GyJ6=W~A532$($xp$3&s78lOg>Mr9UP<DcbR|Hzm_c2lJ~Ie-P;$oALC@!RPZV
zv6*<N*jhYX>?(E_>A-{b1I6LuiQ;MEcyWq2U7RB>5a|Gf`CTZk5!Z@Wigc1fJvs;>
z?-L&ppAgNs8q&?U8u*6d-xldmg!a3|??f}shWIeYr@)9vhbfdBiOt2R*jDTynsGPi
zn{hX=x8nPXX1opYqa~M!rQ$TvjK4u|o@6r)2YIRF72<{BDsip2L8Oxu*8djqUhx6(
zaq%hfMbV7g!R~Fz?~9*`Ux;+O!u)>}Q#k$wIZbRJHWpim*<xF<gV<H<E*>Wqhy%nS
z;wW*nSR$5+)5KZgd~u<;Of=(#sP{#ZSBvY!E5vKW8^o>R9U>jiaQ~kaUld;v-xS{w
zKNfe2yTorqGoFb2T#dt}igiVLwqbcuv4fZ=_7V%lk>bfBUE$E4UR%hs#N{G=<1l`$
zc(r()NMAWje^7i{d|rHAd`tX9{9N2Eek*c`Y37$C()SMK=3<W6TI?ux7LO9`cw?dD
ze&P^uxHw)c6Q_%_#VT=;NN+!^&uVd<c!hY4XvZVBO1?wfCO#}aEj};q5MLMH6F(B^
zUWny?C%PKXOA^yXGj0jJgCsW-bHvtSC$Xz|w0N92R2(6mDwc>dMKhj>^624+^}A49
zBd!%UidTzU#I52z;x_RK@o90pxI=tfd|x!<ohbhc$=`_IiS)U|`lX8v#U^4@%oXXA
ziTZZ@^H|A!L^BSG^dXW@632+8;uLX~SSixS6Z1b;Tq&***NYoP`hcSTZQ{M+10sDw
zF@3xEn)oO2Bk@!5FXC6?4<eT)W<Dumn%GcmA|5K5@l@#32NmtQi^qutB7IUZeUx~b
zXvS3$KU?w~@l5e7aizFM+#qfe>BEZo-!9%SJ|vp)RiwWx`2+D|kxr{<zgML1D#{t+
ze#cdj-c9LrL`D4pBK=WO9xKx26y<V}o~I};7wKGz@>-ETrYM{7RFH0@C_gCDn-t}j
zMLLY4{IN*CQIz+JbPYwhu1F72lv|2<VmFb#pqOsQQR(@G@)(g`pD521>DY<#QgM~|
zJCQD&n0~!@w|KuuXH86hK{Vs1kl&X~w@gg`TD0S)DH>;_116?773qhGaz~M_mMHfT
z&A2J#QIhFYiRn{B`c|TRrua+arF4`;{d+_^PWr55x<q37J0d+JQQjqT{cy_k*h10=
z5_ynFH%FA)iS%|v`52K7jVKQl>DP$z1d*<bD9;t?!HDv?BApab-Xzjj5oI%O3ep`B
z<!3~CC8GR}NasV8cZu{tL^(yIn<2{0#9uW&3jLF%PuD@TpDxma5alHzodi){Ez(yI
z<!eQ{1EPGdNUuPYpA+f$hw{53{r^zjEz-pgWjiiPPd}9HxG0_ZP;M{Q9uKA49;Ocy
z>Ai<?sYnMsl;?|dzeD+ak<N7}Um?<U4&_@#I>w>=xJdsvlwTL=0*CS!B0b?ycHpFi
zq_Z2cp-7)Mlv|5*YeTt*Nbfe32a9xILwUSNKQ@%-h;&s$`5ciRYbb9J>6C`@Eh2r>
zP<~9L`x(lwiu6K5`7@EuW+?w4(&r52dLq5caGW?>Y$tXU^Ti$_ea}#TusBjYSsW)$
z6zQCX`c>jt;&Sl<aiw^vxL&+UyjHwPyj8qM+$Q3+v=hR+3p{?A=X+ch&HhG7)PozJ
z`!OtHh^8>a>zjl=($Ni!92IlLP9%)FirvMYVn1=9I8+=Vjw6x(L~*j>r-`#j)U#47
z)wt;pj^m)*)_m`bblko<A>5mo{X>3*l5P3M9_jOykJGVY!Su?K@nB`S&&f7aSvtSc
z={T{Zvc%~)z5)xfFrwpr=L&K@;LjunrxJF=9NUEIKGTqyI<a*8oJnJ+%qW|Q;!U_@
z{CG^gb&RbaGi~OCpjd+Wxsys!$Ata9G1ItGjdH|JIvpp>oIbsD26i%GRfd&upoHna
z9ZM=J%cqQ=Q;BSU^@huzgG1x6zj5p8BmN)5v1V(D|J1|qrP*rhF^yYmd~kSwQLjC8
zYL{!*6GD>d*W>_vf_hs}q5bL2t)-WXzQn$4H*`C*mE%8NtvkJpgz@lUe&55_v}ptC
zvHolDvHOIe!|^~~Q|)HcRw5#p-v;Ej758M!kNMdAHX&?n5Ol_5<K8V0VS~5T(i@eF
zdnQ~H>}K_DMntgOfm88p06mt=%Y!ZV5rnM`f=+IMzdjVh+-%wd2nX|Pey-z05y$*+
z8H(q(17T}}pfdvbEnz^LP1_DRm|suiw-s^B53lCp`F)JAwL#F?f&4g^&2BdB14IP#
z`vUp#n!)_=N+q7(ZiH#m2_J5a(SiPAJ1u0U@$)y)>Lm@qy)NSHX7zkON;VePGw88z
z*p2PXjlZJ_)-QaXUkBC?m#=vJ4uT%4GmAFdB17TX(hr*dESDSiDNt>vEAne?6Om?v
zBu<I=R*3u_MkH?2O#85YnfS17!TiGLr;8D1H=ExPM;?_I4QzQ`yLUUPYhKs9PSGg-
zu=)S<I(5p=&yPm)yLa#EtB<R*xbMIs*R?sZj&0)gWH~?J*$Z2ef9+_4W7pWpyyMny
zmMjhzwd{A*tPf|kTrzH4m+fh<XSO|Td#|>QUpi!f6TR}R_s_a|+^KuQ17;l$-I<x&
z@qcXOB{!#Wu@k-etPjt+N~uG>{IQd-7tYD7o%Z#Tiu77>nK@Vpt40paL#*H;{=>#=
z;@`15JpFu+C5#Qb5j1#u4ubr#Qtd6|Cig`{o3;)eax{`dZsdL<lynFan!qS@_y`k|
z@+rVa9Vc{L8UKfqIzcBCPI;A5B#D=ZP$Y%xsfEKySiOR2{Ed}2lmD7@qJ3*-o7<nk
z&lubO6k{Ad%Fk*S;!p?ki<?L|hf+9v3sjQaw)h{eaMKZ&oDOX#r5%EcQ(nRUMJeYa
z;>?uC5MG!<7lCJ_@K<A1PGkmz@EI<z1(7?M#d+?vK&tUpof=+`aGlI>v&hv@Py3z<
zheQ||%5l>AATHb@veJm5v^yvsD$z^(GnzIWjpQOWloL+7inc8ytW+o`lE&|~aJI5a
zPkWkTj>HTnassQB8|eh?bQYJ+rcMpB7IodPkh9y%>?)Fsj}Fr153@4hk+3&^DYh9g
z^;luI4>NF2$Ygch0@ijALYb_tTS&1Qq58|HbUd5yc4Xr;xCNnngtG2|^rPoA#Av6J
zlwH8G-E<b!fH|BTS2@UOcp6oXEb~?R0sp-3!myhLhkEoy$k(mOZ5%J7Ilc^1OaNE$
zNMpn>nXU*^>p9fMp~`}pHA<@+SLu$*r~7X9>c+kP!EIrG<593z@}+&?;}MNl)0JO6
zxdEhSKV*;@5OF@$mm5I&{cGU5{j-=!R!gUU7U!xrOeh?e-jjE;+}J8~U_kQD0pT#&
zQSoH4;>m%EC(W4#eR7oINprp-o}8?BvdRyK$%Tq1FHk&rz2brRhMmRLZYa^-1V<38
zS=jl?9lFuh5sPfwD*6cnp~A``!Pe1Fu(d>jt)!n|tBC|#OFzNZ6A8AOegd+OZ^t48
z&k_VHf;Bp^N}AthNvvs3h&39G53~rsr7A<V64GKVX82kJYr?#2jikjYEx`wQ5v&%q
zZ1tpt*!UJj2x|iq?eT%ON3#8VZI8j8_&|%$UU)V4!W)RBlYA{gd*RjG3y*s-&DSEd
z7hcW1@VFO?d@bSvd{{4%eL?j?D898ph^roxtS`C-QKV>cpdU>PRW!-N4sBw*qDfX1
z(ZpOuldKt{iE|W9UhhZazuB7OKTjTZM!QiZxCP~hag_==bl&<8FXQ>YX2H%WGp1CI
zo!uo5%SNFc_F1MA&6!xH6W=_1&eSrUXk)Vg4W8C!&KQfQRIFR-ujPrZVh)4%xZ`?t
zqh3YF!?Lrzs%Um=uVtAxBI>n^wruIuk9vc9o}TMXi+Y(+q_>S8*~L4xXRbFs>NRD=
zp;520XD4q^)XSrOov2sVGut~Q>g7;u5)EbI`^I0vtvi<KLS_0)sT@{1cLb|~Ww`9B
zUjCA$zkU&|K$CF!tBKP}3ucy<jqTd$sC>56zH4G(RjtZ76%L+G#}4W}qTkrz{YUp5
zJE;F~2nGF|8q2JeO`BO#snzY`tBsj;z_4f!>Rwbbp>k%qzeZg=op(h0Sxihzv&D-Y
z(RcWWu|>W64;(qHFLs}+nwj;uwANi*ulKOyM-J*cc*NMg!-fqR=ET?Bt5M$1ES1K_
z{+AYc^LMqhyrR^s^%t+$;NFA#4=zfy<G{Xyk4JN=np&f+VoFsh7m@YbD870cmli9?
z%lntt4vTh}K4I3JV<yZj$9t6y(~pE)IeE_X@n9L^%Vy2()}dlnhlzRljN#GjfR%TT
znOssnG1_6$#Cav<WgR+4I}GU(?NByjW(T~`m@)w>)25VEOqnqWk!4!EtwTkrzla;+
z_%<gfm(A)hVdjj=a&(4cW|oyDR@yT?#hi6G_;x8g+g}q6H+*D4LEquS)oIv$;+-Mh
zU?!lhQ88uGjM9nGpUB-V8i%gWqWA6XgO49Mus0sH{{JrWhO2ryKEZX~x(BZGywLZ~
z2rqL-)_FVwzo;ARqtHh`AN?g!gT^IXM%lsQow$Tyfo67rK}R~tbyEhVhU!Ebgd4hz
z+=K9NbFkagZRR$2TZFQ4)!b(b#)X|-KL!;%US|WFr>`s<<<)qC#e)vM%=pEY*uu`C
z5O{m;Z;3BE%3N<PxOwIcO(MoKPsu@<Z&DJQXWoPa<$4JLArDXOEI%_Ii#yxE<~g<H
z27y%CH!{9)*$O;HTu<%jfClsB4T9ZFIX~6q@vW6uL@oH%GJa0%_X=L?tHO7U*wBCH
z!S}RlQ8>9l+$3%m*}`1&hW(FgQ}8_o$#)>6dDcZ@E6R8zX|MP^k$0uk>noajJIE(W
z9wSZ>XNmJf-ks6@0&$gS>Wld6B;O(4FFq>rnUeO~#Sg?!#hCcDxL0J?rJb2i1)BL(
z;K7RTA@&#fL{I%m;#_gLxJESVs6p=$$<L8^PTDT+AnRaUSp1xX{vI)e+YP3hc}j?{
zFS#)ZIV$-`$)iQ=mMMp45X&>i6J(#G+(hL0M>$t)BX$zIiao_%Vn1=9I6^#094Af`
zr-|lxqrCZ&7mCZobHtV68ga9Dy~y_;toQBWed2@SQ{r>tE8=V7`{JL)FT^iJ(=U+!
z-z6vUctB1SvqZiRWW1ec$BQQA_99<qP(D&TTIAaZ#-AXX{sei9<cXr4XZK6<>&}z@
zZ^g^R%SF=<k^l9Qw~Bn7!FoI-@@*02XGA;Cj(#5*|E9>-CzQ?0DbVy+(9W;Jvdku(
z@7kzm=hYn~+0LuWmQ06{)axi7B_1OdihRLBy`ka=ajZB&oGQ)`=ZaP0a`9YorMO1i
zAZ`-*eu(9obqv9WBtIrTBfcQMD!wV2bq`_pXUWy#E^&|egBZpW3CoL!^~5Z(nRuvp
znAlG2Ear>mx*kcK|LE2x|FCHLT|>&5iR;5ZG+y_UBW>~TtiZt6f8=nR(+ur{t{=Y>
z;q@`N;qaNQCH_+n&2P5adQ9W?YscF<LAQ3fycXJx$B|omeDL+{^umYR4&36<7DHO*
z)dBU;4V>Zl*g7C+y!z5Hy4`Hr5JUv?<L|JaLL&2HpR)OlMcCRP==8&mX9OZ_aCR-d
zQOJPr+wErcrXwO)?sK>i$%HP;WxOqS3BuL}L1#V2o}vtBvuXUE3Fh|}ZfLM8CO_UK
z+Wb}{Y;6#9?ni#qvztx32ob^jz6j(O9B;b@de(+{Jd6Au4@B7Dm9_HY@BMh3xW71r
z@%r70Fl~5Dxm|=xoL{T`n7$34pk7l{Y9<Y|F^!+6MMXOoKyRQGK(-6FC-4dGZ@6)y
z{j!i|+wWC`QJq<U*<MF}zh-=lzhC^=8iA}EH!{#I9nSk0he+PP*m8M%ShqkkIF)EL
z_DQ?h{Eq03Ww!&H9Utq2Sbt>9|Nnn^e5@rJ+>DQ{w5?`a5&X&VF@G4W?I7yZ7%Jmo
z2!&EUC2Eh4ncIR$%4`&r7$4)kk9Q9L`Qu|>Fc|FvdkvM1U{(=3K2`_S#rRkX4nHDu
zpp5acJE5|_@v#CVFHZRy|LyqLTL}Nm_}DGTD7@U|aFQJ#yB1-LkA0HDktu(C?6VX`
za(s*nEQfcdtTbXM?RkoyOZ3t>JwE(JN-kpK<73rk&@Mhc7E@LlANz|$J3jVh3U4XR
z&{#UlwButOV{?1|^!Qkxn&V>yw8i)stLqPl@s2c;)ph%_^1Q+G$H)35#>aTK_zUA>
z975Z7e5}`j@v#HrV+Y2^a9%l16rTg*V+Y2^jDNg;qeDCYq0D-<`!60Jdt#sQvFtK$
zc+@+b16)~AZ$Qs!x!&nf43%Lx>~M~coq`dt3G{&ng&d5mVSH>r)aybqE$U4OjE^<@
zHREGueCVGWA2Us|@7q=U<a8gOG5d}f{N(r;ezJ<uC4ZDGJ|6Y|XMAk`@0hVa@$squ
z=>unWz%O3m8Uttt2F~K`^4~K)hOTm8eC)vZ*#DgIv06@s_8lM7#k%G%9Q<w^{3*r1
zZG5Z%H-Q|#87htx$BR?MS>inL!1$QoZf3jz?RQ{&3~hjMg3at7Am0g-d~HGAE*=;k
z^V{RV_?X`g2gb+zcKDw(K8CNS1LI@3UU9=)M6(?jA9D_jkD(`AiBE9+>A?7ye}3>h
z!I(mP``5?Ex*i!A9*f%Xv7ekj)~yR>k#YOw`D2?fripF8^T%4m=a1!W&%pe#Hkd!w
z{H3PFL%u8@e&tzC^!>B08kbX&m_?RlW|5^~7FmP-L%u8<b~SW9JnPDF+0qHlC94CC
zsl%#28G<=v5rpRs`{a|%oD_s+4Ex}dpPn;jeoJDi9Cj~3Bd4d~-wF20WD@*;7!zBJ
zBs2aPpEG8D;S@?bkqNt@7oRisD1~s6`34TBY^4-QGQSIpq;Og8#6VapNFIN2rh%{$
z=4B>|VW6u50w$B0AMCgh^Shf!nA0LL`c)3ZN58&>kX!_9Cnb!$7N^{V|BF%vBjU^y
z{yu17N(HKZM#@`=!R#<DEsfb>{3TVyWq6HyH^Qmm5Oh<+92~0CFg!G}0b<%8A%%x&
z{+E;19C6{{k>!XD<%H6Bw-p{C(M$V^;>ZYp7r@c4QreD+G&Eu)EuZ3v$|^l=1;vvj
zW~A{3H+*u0bqM8TIuZU5F+4ib6mmMNl<wD#m8$FVS4x;H#y#h@!H45Uu{&n6*lkdl
zjM#dtzuSiyyhM@pcMDkkJ_yxg{oO)}^naRpJOb|V%(aruS)V_q%0sBZRgf@UEDJx>
z!*sD@5ryeuEUZ4;n!i!<RStEs_ydEa4m^@jDFFWWOczT=6D6j9g&@|q^TQh0`C(ZJ
zg`b!o))`I0`C%k~HN$yh<S50H=2wP@C&wwC9Pft>dC-{;5Z`!wFxiG+_Lyd6OYx^!
z*>aFzi}4d|K}Z+}Lzd$wFvOCOfdBEW5Fyt&f$-~HX~=9m&e39^%-12N;e+`|hUI=V
zF<;T-LO+`D_pB13#1=&mQ?v-~5~pa{UDFgT?pr^6phc)!A-kW_V#TKVT7)VVBIo+i
zgen#ym-x|yD#lJ7-*OScXcwW1c{MBMv0{CEEkYIZYF5l+#U}b%gevBdv;1g674yg{
zKbla*%mo^v**fAsCwP&p0{R6pOwlCEL^Lr*(Ik&Kq6t6aP8$(4TXXymnNZk|z<=rl
zx1el(j(K37R^`~TE}j3|=4oL%*36D=a&o+R(Ht)obF|7@9`5yzdfhb^)u-q5-0W`N
zsZp;LN278%8a1kCZnoFBXQ!6l^q$!*@r%fxnUA&a@QUV@V5k12A){X$EUG<7<;<K>
zI(~s>Pnl^j@sXwjGp#To>?a0__C0`@Imm-IYlJ^b&N1V3=5TcBj8VLQYFyFp;{RnM
zH5z*SUp+f4(OCWeO*665apexq!)g<_lJi1t=3$-W&$T+ihvs1+tveL{gXUc=i|<?F
z%ZpL}N%O9FO!hbLYG8cd{NJtm6MSn=HS|x>pP6@Mujs*XrP|YT9kyerq2_brnfC(9
zAfGbGHR4(kH_HF5bFNNf{unFa^A^c_CbB|2OI#tY60Z=i5x0nDOab<0OaXjO@h^+7
zi|>dZi95wF#lMOko{?A|^Q%a(i)226F`kdy<T#N_r%*ONroam&o4GEK@00ulnS|ds
zi_ep|_kUOXh=hJjG9OPV|4p(PTY{X9J388#xmS>zN$yNS9w}mXOnE$eSZ=zQDK-(C
zi@74NDb(*I@-~!mPqCNC+jhne6i0|BiIc@?qB*|MH)Dt3BE>HiFAz<?MEa$Y`CC_(
zbB%a|xK+GEd{BH;<P$XQ_)JZ{CB7$qDt;k;BYr31rrOx?Ed}lQyHhe#v~#VRNzM_u
zt`hY+ihPMe+4LW<Nb(@j^e4ohEcsM%vN%nw5a)@D#ovg0JHT=-7HiMBx<>Igh_&Zj
zZBzWi;*;XDBHuYMf74$<Ge;2IsrcREw<2HGP@hW_kfz^)nUb4`&BfN@;iBo!(C06F
zY0vi<WFN7=I7l@89_jqKFZITW6GgrxVLaD+BbSKFM80TZy!ByrspR$IRpPbc&Ejq1
zz2XC+xsFEs>pS!1M%wdnjM}Lo<8e~j^YOoMjuXEh4vgWLmgh6Fzx^v?IQ%}h8;>Km
z_V@(H0_bC&*Up3Rp$<Rj2K&r$+K#wM=qq-!^&5hSV1D$e@e~r7AN!Qeul5|LBk?}r
zN1GXF^P3$AGdUj_JiniErz0&`E+<<rL7ps^@wVJ02;007bUe%<iZY<hrY(dV%x?)g
zI=Z>Z@8{+?<sd)m+0Ev65h8;5tqkOcX+81!U4yW-VIEzO-<Cjx4PJ?~V1ApBACD9F
z7fl||?^c9q!(+<rT`1AtpWT?o&o<HOO-%oFbDVZSucyrnWIJ<v0-s?0t`F>Q7SinT
zcokt(XBJ?#%wIXjiEHS8Y>hzf12;0zJ)D8aZyX|deX`~9_^@t)W^lIP-s2R++0Ev6
zME4`RaYV*$zchx^`KUZC0{F{gI8U+D;wz@BK^x46Y~pnI?8_nN6|E^+Rn(|x$j)_P
zx5)dvASL;bAv+(>xVmUl(T`4t>g4k;+*;@2P?57b{CS~QUWh@3&mZ$rS2irl*cEm{
ztDW`PMc$f7VRN^<@K4V3dm3(a*If1aQ<3#W-iFZn=l4W5y}c*Asd2Si70G+K+Np}<
z53P2KBVFrPyHk&hweE3owL5xVY|_+Ms-4l1P7R@#A4_WY3RoGtrbm9P@6-*|PVu~0
z>voaOm9amMehb#nui8;q5zA>B>C!otUDYKvVRTWo*EBy?+QWrq=h*mm`LR!`{#fnw
zm>avU-5;ynrrlyIroK__;Nw>H?wcLEy6LHf6Jj|%?kyZ2yRzM+*kPk5#9B5jiybyK
zH<r}nuvlv_RGb@IJ~}tH6zQ$2Dq<fL&yJndv^?hZ=o;%gIzQH`YA#CYRqgc%V=wwt
zhnn_5?Y!zxRRKy__L8&yfjybg_0HR9m2kVa(H84(OS?FEb+6s`ElFORa`BLz>%G(s
zbv7Pc6j|+j-pf0zsJO+wMSpU(6(wC<$Mw+Sk3_;3Kk9g{d$E&^w!S#LzUv{ERy$2Q
z742#g`P>V=hCM4NLJPG+yR^Fu`-}bS;aolf^*Ob0Rkc&K9W}bKFI&D_?Cd(L5kDvP
z<mlCC3AB9GOE?O1W3A7d6HBR+kE75vb}hokqwPPQ+9@`<cz$eLaktoYqq|{0=f?gp
zdT#8ns_a<!#__SuH)h9{6}OBftt*LLvu;8xWol0Bx~b!1xrkdnx+K<WbWZH-stIVf
z`LSr7%Gl$@onme3^oX5z-chl0i|53i7>zcogZ!pG49<%^S@oN0=e);I+seYTaKvX7
zK7zVd6h4ZY&c=VYs=RRZ>+ZTpzOz2ED-t=VFtpC?vZl~m=d4~;n6z$npT*zKx+Qsi
z$~v}pbnC^D^|yuFrJ%LFH-_wdHls<=@t>rwPg@u5GQ2uG)$K97I%%}GE9woe&MeNV
zPMw-noq@f+7V&ks_t@({j2>QHkA2kix2)<kwBQP~*4a4nPeNz;)Go1Q=m}4ZE~rkQ
zIw!V*dQ-jX%pP5^w_bG}wAvr07F5?md~5WGG^Ax9zAoZYtL}fP?$!ssNIw68Prtm#
zKM&81G%gAk)h%*%g)@%C`S?Wo?~6KAM{xdmt8iYr&T6mdX(t_Lo%eZCgVZ(ds-({`
z1NXA4K7S%LS{TMzIb^5X<oP|BTc36Y6?HADb4h3w`rOvk%j{X$0<Gwug&Dgd88`!R
z#tp6Zig_NgN3i}cGqzhJXjaBn^x%2eE!L`CSM13eorgPcjON5jM;8|IJdAX%c^(d~
z=6TpEa2{S)^(y)$&XjhqqPMb5UPD>vxmEqmd3c&R4^RBn=V5v5YMh59O)Fx3dUT70
z*~(S(V%M7UFbTD<eIEYCoQLV=Jk0!u&cg?P_B_O1#LvS^arPAyy@T`c3Y>qq&h)qp
zt>j#e>)F)W=V5*<r77AKz3BL<t3X`&%(;jjbzXk#I-GxJ<GlD}YB$r%o~W7~>sLHC
zcKqn>vG-t;QUx6xsgH3UZoY3qEa}Dx=A63*=VbCaoOA0Y;@Xvsb8tM)!ItQ;xv-fK
zyRIrP7HQfQ@$+Mw>Kq-LdLGWdrd6>i#S;tJuXz?Oh?Py{S;+qS8`NwZ&OxX6EbPMs
za~_tM^Kkrr&cjQ7?Rl79`#j95POh@&p?~i29IQK<=N->Wo{KyW+1LDY@DHPT-m%U+
z&l2b36FqoNBAz`0`mOoBQk5HXs&ZmZj|s6QIQKHD%3@2V9)>ucr>$cDkG(emtfIQx
z|7Y&pB$p(FunHJ3tg=H0ASg-*;j%+m1w=7GARtR10TB^`D=xJ_P?4aaN|9Erh}ODR
zRI0pnDX492)rw24ibPP*AXb0RbIvpOP9oIyec%7@UH-p;xu5er%l9mE&di*dZ_YRz
zyTjYTZ_uISd2_1D;9nPey{R6?E63@*W}HUMI4%C=Rm(X--OhFPU3GmVI-{u7+V8&l
z_Ph6&yPZ?^6+gA^P&hdfz5Dv0{}=l^MDH$o@A_72pZcgc2eF@ap5B8S0(;*Oc6l?B
z$_Z}W;GKlINF!1>d>lbAQ{W>HZv&!)TI3=Se>VGX6haBNF~Cf0JM)$Tf3MpHw;C{0
z;LB^TkX{2z`5R7J$ACz}chne3I)L!F#X?<#dAq5r=~;;FHK*J*pH8l5;q{nH9g*-9
ztLi+$jf^xJ!*>A*tEg|I+Yup&;n&UYUHDC+#lb=-j=YT@SRBw3e{UP%jXEq2ZZl#i
zvI{z3abQJ{Um2#w!2uH*j(kPslOntc!{6IRX#59@1FI@EGLn%eOH9KG#So`NSO!`g
zByj0+SR8x`xsH1e0$r8|kNKd5o7)k&CG)1uU337yW3eZ*v~DqT;N5xhPbe-v0OuVP
zSpatlL-%4&nYk#-ahEc~FRj>9ViP1oXtu;Y6iep%ktbQvkG#x^e&kyz&MiRXW%ont
zBM?*P79g?_;Y38^OqtumaW7?@KbSa3VWiZ#h%6W48du6fgf3@XK4eH)h!{rVqk@!q
z5}u@Ri3BcYTsIN7(C#W$a2CZLa9HtSioa!Rn9wld)g2NGoj{SR9N5rp6cH%#sEHg4
z&BIZs`)N$%2c7G3H5Yd^^F2)QONJV;C+2r`zm18d6t~49KSJ?$vCuTkYwBJZ6Z0wl
zF&23P#WPu|GG_ET#i@+EhGG}YVd^fAi3=&>_FbVnDYl4--%uP*%_i+UjPtr{V<JCE
zTlZ&FbtN@dQS8mMM&zo$br0hJT5%6WF05?D;g|>3eI_P0$4sa$A7k0j$rO(;^r{0;
zcpt=+VswhDna?Xm!eKYkH%7u?H&Q1Yj+A0_4kK|5iIn1AlJ**@x1=vA6+q`T)R~JW
zNMYABQjw9M(?~ZP2|A6$?`)<NK&O%TRn3$F=rmF)CXXoveI)fX(pi!wb7Gn1UdYy)
zO%oxQ$fJU*;O(A=maAvR>zvR51nh@rJu_g7LU%z<!lbL78L@Lscn8X6$j&q2;~}T>
zEa6@fVr@d}a_XBQyugTS5DXdhvGPx>j2c<_8Oml9Tlrlp$Ktzq9Dwjx{8p6BKwcQS
zAK49r+`x=vE5nVr)?J@td69`$V4|Uot=NF0*>@tob=K#2E;jLRV>TSnR(zQvMzocN
zG=PL5ZKXYs8k#X(YHIu$<sK-SYvlo$y*4zX+RFS$U&A5s@OLPiac#r9H-d~{KmBUT
zL)af}_?wi?(6(}Cyi93m#`aQ^|8<nj;I{HRl+Eb2a^ohD&G5GJ`IOE0wlY6b*3b-a
zD<|Q}L_;&et;~;wH8ewfnaS^0l+75w)X3~i4b338@>t5~syJzy@N&v#m|NL}5nDqu
z&aFI(vKi=B{xM}U(wCd``zf2DZspUPLpEdG%7v88V7Kx!l+9?j@<XRXHpAV@M<|=|
zewpdugEMe+Ip9~A?B*B|9m9&Z7!e)AiXBmr`W*9CEHokps1>`mWGF_c75N#R`o$Qc
zRvdK(MT}7^J^`@-PYRcteCzX!V4WQ^8G=0h5aef_ixE<vCj=`#W<=y?#dnN|{H&PJ
zijk3@6-PnDHJsNVmoEqGvd$&&bsxYvq0x9)`O#4cAA3O`dH|8$h1eK}&{=^rYZ2bW
z%?~YwAG<s+{#)XHr$yoCK5jj{FWj-bo%toiro3rr=DKenbMEdL|9%6&;BxSZ{&Mh1
z!R6p1HJ5|06I=(rzT3df@mGOQuDQ;83e5B(SW{l>yr;%RTp{8ne6;aPi|I@_Gqr|J
ze<^t^SI>z4Qt}k}HcdJe+8{2XQz{FEHLAHpedFt|blv)HmRWhe$qiS!cssW~7b;J)
z0k`C)X5lo_)UJKsteZni!|QU=%-Z?>lAyS0z|Hd&=AmAD>uyVSu<rgOAI5sl6^D)E
zY6wWspX4nc+-(sjw&lVFt1x1oagHSz({t88yc+J<hSMaXjwKjQOTw|0u~0a=m<Zzt
zt7~FF*P}Ib^)yk(6U))FsB3&BUCMb!EcRhUF|XE~bwl`y^f0c8A!i*6Y_?zEw>A9X
zH}s`=c%Fitqi{5_;iF!Uhe!Qz>Th7f2R$DTALNHW3P(>HK5Sn+e6Sy04M#T{KIV;h
zIIkCG!zskH295S^LijEdH*R|u3}<>80rLox2e7-&M6N=^YQrg|<^g};c-ZEiN|YfD
z4&A2Jbi8F!#h$jJJHyN%b`+Vl>r5riGtLRbG~=91Tx6UV5K_C<sAWA|=K{Yv=oGBg
zhsX>$?_5oXEpII6mQX?EFgPVno(GE$1zT79irHq=ycY`DCgkhbVVOzTu5g9(CEVW_
z?{UOR(|MP;vA)TE#q#rG0Kf-`gKX|I<veQBA!oBK#P6-x(VIq-`;2>8>0glUYwYkJ
zL0*YuuvT3eL0%cy;XjO=Y}_R|NM^P&{BFmN@R6j|w|M18(9z!LST~Hc`ijGCkv_-j
z8$}jbeX-t5ee99UkF@%VOTUG_23Frl(&{U5sLy=c1@$3It-hg1YBtt!FLvk~O<H}W
zE2*!O)i<1!K2yHFM#s7l<Z`QTq)~<+>bny=^o=2R8ut=It9!|E>JC}mqe-iKu_>#W
zQ#&R3NM<(bdkH)A4JV~zWg^nGv^qwS(h+7I``hx3CW~$PCKzS-p}vQ)L*EE;k8zh6
zTHPhfsk^z=J%+TpmzZ|E*y@{%WM*R>pTy4klF}C@rO%YrED(w|CZ*4mwU;gHNOGms
z&9PxN>V6$NbVpgoCALgCBz2^s|9u(mxY)r@>q^#~Cr`wVoqO&=>JO}jA=IFA=UBGP
zG#hs)$y%j4B}1X8WU|qQL}sIgx3EKN9yKh(4tG9j%TOF<8Tiw>l08CY7-7>p4$sdY
zSq+1!VV>16khB^~n0SfRz>>|vjyy(^>|ZF^NW>_aX7cd$viBdgdPnhy^|X3NkhNPU
z!?aGm)jKSxA&q?zeW3wTjk6j?k}4USb_stnDp|7mR>PQ}hQqcDBU!i6R>LT=cI#LT
zYMs%(2KJe1t6>Z^7$XMsC9-zwSPesM8HSU!TPGuS%43Ts+qw<r_??O!^&C!8Z__~E
z$%r3-jMg<YG`AX}Y}1RZh7qLI5I^!6CGm!;S%&sj!*FWIwHk(!ORz_rV>um<jYZp1
zqR#X{sal&5znxegt`&zm<Wbio>~Iew*^{6vzvHoi&_!t(_H_EhYt}lWlD@S|-nvGN
zU~a|?2P2lb&A^V_Mw3=UeB=dNFJ5={ik7y#Bl{rLY^z}mX*C3zEYOhg_Ww3s<J@Rm
z!#H0<rV~gOP?m9QP{)?X#$h!2wc*{9+HMGsp2{+UT!lT;IX0r>$t%>F$}%b$i>2;+
z$~<#Bw)}@0{Iak|sVvbzSthV7JaXo!@i-nEj9N@UE&SuzwD$3g#qf`7utjPd*H}!y
z6ue(lDTW40F^r{HXiG7yqdF%OXH?Rcy%cR#vsWF<Lpg0XwlNutCF*dpnDI6;-P@+{
z%ikl=x;4v>JWiU@uTP*3qgV$Xt4tV5#?D@WuG0G05R`aSpntF>cn6#6!28(fj>pEZ
z#++gDZVCN9)@xDwF{kJ$8B`nZ|6ig6VVt2nr{v;FI#yaCC)O+da%Kc-UE@5$u6L5y
z@rDSFJkwEY#Ad%ijqF*04IS%AjlOqe80sH|V0mgD1;+AQoTcZHMh@|VA3KjVs(l_a
z`3KYT2xa`EBNWTYKRP(W*+WywW5uHrJTe)99E0s*4ogfIuVH!Ep=(ITV?)sgDCwFM
zn-MV<ua$^3qT{iVh($@UVpmVbnr34eT^W^>6l<toSH_xUV;Nl;m6Q}KcGt*QIW`u?
z-EibcX##fCaTIA&#P184g8qK1WK_muts520eW;CP^k!62Qtrcpv3O<ob+xXfq*$?Q
zJ!6Nla~?vrwC=WKCU(rY_ZY`kB!*D!(6P-5dyHcTgxd4(9!QG$H__iX&9}uS8K?Pc
zJ|;4=6?nzA2wa$T5e)zSRJ@moFpelP&PjxH?OY9aZ0iIUCR79`O7W?<VsDMb=0)u!
zQ}IE*s#8qGV^d|`uAO8m9=lzo{sy*V2dCnBzW!Zs^t9o@sd%j8@<!?;Q}LmGdOTM&
zt#PWUcrg55n~L*5=y=%Xo=TLVtT=S*PBj$|q+-^XiWBXvE@FalP9!ce&frvh;}1{8
zcbsf0{!it>;-lyr|ASNUEvEDS;8c9u$)@7-Q3Oucc;iLxGwxNvsrX1v#aG}|>QBWp
zksspYujFD=(;Or-+Y0=Ce=2FG;;oI2b;C%j&rZedbadS)a--2*66=lYppQM0`H{AK
z#ib$WXkzt^BCS3<74KrpH=3Mp^$kT*v$2kQv9rFU)wgsd^|iP9Mv&4Md{i(Z2fEf-
zeX)}&>wBlwXQtx6Htr=3X>~7IPTh%C_h{1Uwo~ykt1lnX&9)A|k6=gnMv&4M4(Kyw
z?PT?t#|F|DW_@|7Vcp10RyRAg*;x1O*b#0Xlk73>n$vQYwWZZ<rb<@#5{J6iT7CcW
zw7j|1H=2|_Q&vu7Sr(FgIOLR^a$3$C4aChQsiWq!oTVFTwGAOPWy`^>SxG*A;<xE{
zqRt=KHZYTQ-jG1AnQB|T@f*5$s=JUPI6?QP`0NprZN4K&_Fhb+^O*018u`|qp!2o{
z`3@wNZ(xGXqsL1vTZd$?JNX2iV}fUV#0*Z*NA`^A4cy9AvYm>o-eF|zc8cFxQtx4_
zcO=KxI9uLPWbJm!FgG~Utllx?eC)wT9dW(v)BfWC_Om`#ubGNly@9)EqxWK~cQjeM
zedBs-Pw~51z2;F+?e?|h<?R+)Z8%xGedBsRLV1(z)o?J+3sbG$5hV4VYKmV|!%3$2
zBRQS08sa@JBT)Hx?_(KGGQ}U33k@6(xTVVNh<othv^;*)TbmH}^V;QY9nTmOcVuEV
z=B8;|@FBqPNzlOFirmK9hX9nQ6Vu7DH6H><m3bs}swsZ$(gbg)<8@~rJk=E6Y6vu0
zygnK6`g|L&PjHHFCd1T#>DGjffs_G#tvT<EYdXagf8=bnL*^-`2b{k07T<4|Q%uk&
zQ4?DgEjo!0ZOj}!$};$EjS0F52|iIdW@7ldPciKtPTlM+&~1AQlbLA%eL3|G_GQy+
zVlm<q^IHAN#85dgb8BtN$-dSh&=zrBHM<GtYpu<ckjJ4%Fh%@$w9Zf-HEL{9`ZW$r
z%*}%v9o2Ci1BWuMFe3wVvcOUGr+%1Z+NqzJw%4ARTb=RR*XXTOh&g-w_<o7{gmGSp
zP0Z~rT1m}`Idz_TdWt?1>o0x}JM{#VvHhzCYGS99m^HUFQ#M|k8U-KlB0_5u%8-@V
zQI7akEAS-P#$t>e*m=J6Tix%g$SvMcWBnA<|5^tdy{$%l*z1rs-WLOp4&v<`>pQW2
z5^RGSXE64Y@3lcjtu{c#1GTfEY=hE&&;~XZW2g;c50>M{<sWo4Qzl+zP+L1eHf5p@
zufb@kVSzHCd-A9;M7hNt2KYVIpF+3%-a`u8qvEaiy<Td{!Yee&VtTthzVzYs6@4W3
zdLjc6Y$!u`MGy9oj6g&i>uSVMiDP%i?2*Bm+nDj1#}7pY8o`FL=EXL**!^2ZAfk=M
z7|Jd7AcDCC>t<UrUN=-IP-+|cLv^#UZi?p?dsN}q4M!vJ0B0p)a+Hwkus1!`xQdMh
z>ft?}ug5-Qxf(vuGm`vAdg50n>KSVF1RlevjbgKZ#$tc>`%vpjN{SVGoy1rpZ7e-1
zqQo{wnMRSzv7>G$KSDL?#`gDfvyZRXn$Qz#NuE(~GQfU?VXk$jlYHzz|KOGm0Z(&?
zOyitD*cp93!Gw4R?x*L&mi$<m5Qctko+J=3)1opW(>Ny*U5s-qVU<lJ_>2W{36`to
z10lu@VW+>ptwl|_v3<EQRdD-9;ZtD{6taKs?w&}ii$!K!+=n86$NhmNMx6gOpJ}&i
zE}+W);uk3F-#O#@`#C-}(QLRkXSmmFwl}ALf7qzIUWdr%WG;XD@#k#go!ZS{g+(Ka
zg$8Gtkh<3EGJ|a6m2SP38+0;W$tIJI#$Ctw51{)z{`5A!ml|K=4o2(2z@8>Xsa0z;
z>>Nwk-30cxfzeD#=Nhk0wqjFkNLz~w4NPjUi}jjl(K--P&wANf+sM|PWi;CwSodNR
z)woag<JIZbx=rT+{o1r>GdeQuqU>nT7Tvpdx9wEN6xMs!vAO+pwUKS@eb0NWr>ADN
zEf1xp9Lo$$o7qCvHy*aRN^G1I3wwOJm}Cu%muXqgR;!Qk54i0y$utpdJuk3&I#^7z
z=wzW5RM;fz*~4Ojh0WhP(@K*q+8Oj><~EaY)<4T4-y+*0(9ovu)c!fQ5_&=-_~U)O
zicJ~vu5~THwKDr++%q1D8Tg6t=YQ^%kX^5z&DVCRA@qv(PSaqfYulExP3q0CNg5lN
zdU<oLmqw25<+ieIOo&lpqMCzaj-xq%rXR$+zX>o=YDG5v-=yg2eTB~(C*Y*$a76=*
z^n<9zY5l#qncivLyt$=to0_GE+QI}d?3yMVO4q<x_3U_6eQe=PG*e?!CR^hgCkB(q
zbZQf5hIRb-*aWt-#?`13$7|^Q!vTJdZO0*IjQlqm;C=qT8{T$226~x2v6@a09OK3v
z9NO_d^}RuEkHvrDz_w?3Ph-F4$yVo#&gRgW{@{(bhfya79dVs*tz_bv5fbk~1OC$n
z_eKrwmvqwIWzVl>5SW2wPtB^8Ms2Yvv~4<_Rx@lpiY!jIXklTmG5)#Ep2h5tw<k7x
z?Cf~31DB&O=xYvO{2XIkI#mniz?uRZSNz8dTy{-5qc_{z>()Fq>~-8$XLRo~*IPdP
zh5@5G;}N&(UN&>s!uS$ylV@i295j8=(o&~*{F0f@l$bbW#)7#EmzK<OE-OI%DKoNq
znpm;5;x3y3?-_GT#}zJ%7R)SNw8Swh>&;rUbjJKbXZrM|SX$4l3irQyDYhTDAMIXy
z4Ly5XXIsa7i)+d(zhR3OEh)|9dW6M;78TAmD{(C;m^F8Kujw<EmX;PSnLYn9v-%zz
zwl7xOn~P<-qVo&p)L7k6iyW5BowKlTR;F2>k4M-XI=gP7IZEb-c?~*y+K{=WLzm8&
zhDGJNmMofGdTGIu!s&xXjUP6Cdhc#|<MS65UOLT)(;!UCU$SUk;mp#KX+s7Lawenf
zw(rFBvA*9c_1uNa3YU}=n$pKt3uMi0YTF#F)8vBU`AbXC4QG(EPO=<XU=7LGB95k-
zQwmIfooTzFDNrneY1QBdZepFYMily*gHmFSMUAlUedBETEcAbyv){mzF-UBUPIB1I
z5VE0@{h_s-L-G4X)fl2WbKvYKV-uR=&1N_L%Q*xm`}Jm?h`FSYja@L`wDx5zWO3<|
zEN8M>bc$MdIY+gFqj+{^2aeDQix$l<$(+4tNhUf%=HLZ03TMqi55n=DSy)oCXh})O
z%--F4b<4`^*(0k@kAC=Ea0h(Xys)68uw&*0NYcGfNxJs#I%7$}!kI;xD9PNCxr-KN
z_UzT8SHC_N;$9^cdvM*reBQul<BTvjt?kuyu8CZmbY0@wgzLjMcsGV_cE_gmPsp#A
zFg7h=T-}86sR<KO5+)`OOe^;8bJP0gCQeA4m^dzRd}4m$*tE9L6?;hsH)o$G)j29H
zFCo8v!r1hLarF|$rzK3Nn=mmoVNy!M`Ov%^f2*68mzy{#@%&oaGgVfCGunY^=~suZ
z@vcQFFMj3u-|R`FUtj$EH(lS5bN%=hpRLo+a}vxWfp~aA+-brSYlSD)3Xjy1lWWQT
zADLKh&;GS)ERJVZyNQV?5B|n3uwfx_hqeWL_+hukzQfRSYRi1c5#KzN9)FF+#|Y+q
zF4sfsBboiA0qTFgWFFfF_#=o*Kz}p&o@8KSf!?;IPFs7j`rf&ZOJDuqN%16FO`_Vv
z**v{TZekzOB;#Q6(M(JH`5TW!2!o5`E5tud6xkw_5yc7BbDVZ0Dq^14z&~5z?6Qo<
z=R4#`ajbZeSSZdDFBMmb*NElfCh=~O?}DlS3GrF+-^6|5@5L|01ROM`GmGMbZ6q6O
z9moSE=Zn)tvnC?KS4uX2%Aepk*HH#<B=NVmw<x?)@;1r8ko=J3rzAfs`6bC_O*-iL
zM6y{|0CEH~H0nQ1Y%lf}%^GnCzeaMoxK+Gg+(n`uPfC79@{5x9N&d6scO-u-xk_@i
z<iATcUk6A2sp$XI--LvGy5x3}J4x;(nSZv<_=6-5l{`-J`H~AH&z5YSqeA~u$*UF4
zXT8*Sv*dEgcSz<M2n@eZ@`I9}ki1(m|EiYd=U=Zf{+}fOMe;|I4@v$?@;8$CSG!D~
zLLz-*$;~CVmE2Ksw&cE&b0rUvJXZ1~$rnprD6SN55I2e2#fQab#eL#m#81VqMXv0?
z@;4FNik(T+C!0)ioU_Dp6h2tt`I09}zF2ah<YLK7C6`IQMslU(2gIkv--+*tpNZdz
z?QsHQxhIK*Vu`p$yp}{g)=R!s@=qjhm;9h)E>*zz&q#h=@_xyGko>OX4<#Rw{H0_U
zZN~B?lF(OQaudm|B)6BGCAp8}fs&(=$4Z_gxj^!4$%`c~le|XqwUXCMzE$#1ByX4e
zpyWp+KO^~h$@?Y$LGrtjKa_k#@|TibT-r_jN!DL-6UnV4x0jqHxsT+5lB1GoSxS8u
zi;Kin;*Z2F;=SVI;=hUSi+>kW`Q`w6PZv9h{lpv+<sU*~A0dt*k*+|TO(I^g<fSC`
z>%}|7r%1$mM#SaHTvsq04bAl!eVq3WyxuewGsL!H2Qf?REuJe56vv7aMH-D!@5SOA
zk@qe1Un!P}*NHcZcZfd`cZm0i4~f4L_lhrxuZe#Y-xdEVn(H^p@wMa-uaA%uMPscC
z*;omIwBTU4vH1b}NIqN46=|cuc$37b;tX-NxJ+CjUMXHH-YRYu?-I9*kBE<p&x+5B
ze-QsHz9)VtR*9dB=Dq;s{=4MbYtfqf1caNll)=`#PJ`yY0qib0Tg(-s;wW*fI9Z$~
z&J?-cC-u_0g`|xQd6{^Hc&&JYxL&+P+#;I$6{P=}WOLsF+1#&yyXF6aXzp9!|ElCa
zh;NJUil2z){sr-AUBYsHErxjAhMXvJp(V=o#b#m)v8~uaH1{!xf39S{{bhP{KLd`H
zJW-q_7K!G52JvVi!F1*wI9Mimt!Uo+!hfUWP2yH@oA|K!sJL6)Bfcc=6W<Wu5<d_>
z5)X?<MXn&kaz?~-v5}Y|W{MreE@Cgy-0wh7j^sRXf;d?;_dAF;OY(fNSX?fe`yj--
zTJl<Pow!llChib-iVurVio3<V;!EP|;v3=t@dNRwSS?~oXxb|*rixg!!T2{7GemR0
z1$PI@J;YujS79>!OEmXea8HmtO*Hpia2H9QFP4hSMRWfJ_tla&ikrl(;x_R<ai{pG
z_@uZ;+$-)AUl-pJ4~U1wqvAIrC#0sIiK${sv9-vBrWmh}c%GOm4i`s@lf<baSEge6
z<zkt5wRn@bPP|Jr_lZdNh~&q`XGL?Li11e=zbbwpek2|ikBVFii{)t`HWyop?Zr-F
ze=$eo;#o{TL7XODEEb9L#Z}^!B3IjDdUIb0-YNMm@#o?%#NFZ^k;`*2{Tt!|@dNQw
z@vs=;eHY><ifLj4k?VUgyocCV>@VhtLq#qC#`sIb6{5K>g#WdYZxFdc7~?-IJ}K@N
z_lhrxe-{5Da!E0!cX<B>MnrQT3AvHvreb^1+*cyp+)sje^5>dl)U!}rCaw^#6t5Mz
zXc^=06dx6z6wO+O2;VE2tC}(X=i=Amw_+k5xiLIh<g#a!`-^$vP?6t!WB3Gdg}6%O
zI%y2wEAA6t7vB;Oh+m3di%s#!kLfc+F0@8@v^YteD$WpRiz~%4al80)@eT1Ukt?@R
ze@n5w*h%D4ZVaC$E)<uDE5ubI*Lq|8o#JESQzBP?WB98g*MFnTN1G&9fFrw!Ibxo8
zkvK!-8gY!jPP|LpE^^g4hQB0o-8jl$ixE74rkpA^5}S%#S&rdRae_EmEE4C7E5ubI
zSD$104dPaDoA|K!sQA42Tk+50U&K$v!(z4gjmS0Zm|wcsQfw`9RXc|F5%a{MBG<WN
z_%v~zxKQMRcYGdlrFesQvv{kxS-e}kN8BksEIuVZBXaFL>i@m?mUuw?n|M(CT>Mhx
zT6;{NA~q14h+KP*;a$XR@htH?F<0c;e2jm-c#$|moG%uOYs72BABpS5pNKyd?-w5w
zpAml}zAWw+-xdEV9ukj;T<nkKO%Usf^+hiJ$MAMyS20WEVt@=EERGV#id+Sd;f3M?
zaj|%rc!hYixK`w<fJ|Q@-X(4q?-w5w9~XZuzAWw+-w@vt-xvQTR*9dB$Hl*k;Rd!m
z5wX75Sj-SJ#WTguVlT0;$b}7AzY*d%agunUSRfXO^Tnm&W#Ss~8u3TsdU2DuMcgLt
z5FZd961mhO%ePnjo%ovgmUuw?O#DJTA$}(&HMIIt#D?N&;u&Hav9s7+93T!7M~Gv@
z^Ti9qnc^IAkys*LF0K~2R3z(LE>?(@;yvQM;zQ!E#HYpQ#23ZiiSLN-iwDKe#IM8?
zqK8*(EKibHPi!cjE}kKBDNDxB7S9m}h(p8?;&}0Vak@BDyhL0ia%oKJze>DO{IPhO
zSRvjm-XlIBJ|sRNJ}tf=z9_yaz9arkJScu4ekFb<dU!F%a;Av&#M8vnMK0yZc-_Ub
z#B;<!;t+9+I9|L!oG#80FA+<`OGPdf%KUB=%f;KoO7U*-m*QjMGvaSVE;UMh?~4b;
z&&0396C#%)W&CDhE3uu}Rm>9miRX%3x|HcJ5NC>W#6@C>c#U|yxL&+P<kF|q_mKF6
z__X+f_@el>_^$Y|cu3^ZsnnMuHWW`2&k);)y~TdwKyk3hrB|tMrg(|CNW4_MT>O!^
zUc6nrL*&w})c1t=ocMzHJMlH~uj0qz5%HMFrC+J9p?JD@hIppfS>)2Nj6YGlP%IGV
ziVH+89n1K)iIw8r;=SSn;#1-?;vdB~MJ_!{eF<V+vA)<$Y$0|QyNg_^mg&ceQ^X6!
zLUFFhrED3$T&xf)#e2kiMJ{#A_`et57T*;=77vMB3YYQE5YH4li`n8?BA3c#{JG*{
zajAHPxJJB9tPr`hF4O-;d|BKt{z-gW{6hRnY>cIMnZB7gKpZ447MF@#x|i{PB|a@a
zCvquYh947?@ZyDXir7#*P2^I)3?C+r6DNsW`<LODh+O=a^6lai;?v@O@%Q3q;um6L
z7^E<LGm)zYQ|>Ab5C@4|PMG0y#mmLj;_c!c;?v@D;_t;jiC>6ciOpJC{VhbUSIqpf
z#PQ<!;#_foc%68o$OVp>zEZqjd{BH$d`f&rd|x~!9v2&)VfCFR_7l$)xq>qD8!OHf
z=ZI^>Ys7oRdqpm}%=Ax-`^DdjpNU_HjWcchW@1ONt9Xt$KpY~D5EqL}#jC{Y#2<_0
z;$z}d;)~+%#COE^#UtV|F`<<$ZyoV8@pQ3`c&0c?94k&2XNn~xo;_VEt`@HnZxnwl
zR*H9vKNo)?{!)BQ+%4`AUle~QzAOG!{8T(FekGm|L#=Ij6UDk>eX*&SA+{0E6!DnX
z3E^22rl;n)0xlb-zo2<dI{?NXuMZ6Ic+rI8v5=ujhxWp4poyR3+IXGtjDr1cFrVZ3
z;kd^(`Vm&d_>kvI&mPHprRQJzR%2=5^3rZ6wMjGIX*_js(2m!9&M_8sX5f>-MhR>~
zyUi+`v2@P#xeI46a^x<UF#|@S!B0WXUo<l)7Qk|JPGL#V>-#?Q=PoStHI|evak|Z1
zv|vFYjF|(Un4G<&U;!e*FtuAjY3Y)=FrkLpe|p2^!q^G&cysGz5&I3vg>Gfy;q{u?
zYRALjHQSl^WncKAcwG>OX@dFk9iqRnUvV3OJs9sv#MyC@c*|<Vn}t3$lnS)@`j$XO
zw{vpjzcy<79&RH{Ss0Jy--z9>6P(U{(8p)f{^p0RgGW%`R_I%cxYS2IzP_z+`)S~G
zO7R?HalpfO?y42<ub8j*!<h6pKi)6k5zM#4XvaB#Ya8>$u#M&W4BUPiIGvWg<KI=J
z?1w!CcTish127YQ)Q3l|F@3MY?Wcj$84Z1zbZGO#_CXHn>i~T{;75IU<QLQTA>4i%
zIGu&icM%h6^TXbQ9Mm@%`gqQuJ~U-a-{){M4fEpm(s^hP|KLMr827)6e!M^Cp8VU9
z$%xGO{x)=wU0cYPebtGG6f9qHpuU*$#mdKT7^C|Z`{}#n;rRLj=;y^c1-iMj75ey{
zV}J9VWXSgfi=b~SJaL=pU@B(vO$S-FpuPzD>1z1-o3F2X-+p~F1DpTt$R7PNGkX|+
z`<vCHN1r}@GBdNXvU>G0{y+Tf$gMm%V9H_79UXA&nwW1#dTa04nY%W*ygWB$L(bt}
zuc^DXd340upXWxNzBjkg({4MbUC!Z$){H1ReO;6CK}G51$rWuLT6Fm0==7FNw(N+u
z%o}sqNq(n#)<a)9p#zcg_$95(Xl~SL)%d}@JWAms5$CB~e(kSk6mi{zBW}W;kDYs+
zgNfk}_oq}iot?vj)-=Z#6O*?%t?HCVvJW`vcQh|=QjxGeseES3y6eKXoVGr)u6}vq
zhUD85wuCqTB=^;io$H;$9oF0(-4J!!J7>NO`TA(ufu7NGqM6Z-QRW+Yuzj?9H06k!
zQm5iigE!~3*ypr%+Wh%rXRsf`>G0wHgd@(Nw2eKZ^~%qQzWs4pAncv}@wD&mXWAao
zeu(2-Pwh^JoWmcL(KjbL%;bj!Sq^_tmKz-refi@C*E25T?RczyMa6@)<Go?xG0w{$
zH;w6gv&?DZwD$F#R&mu~*K1rp2EWc@UbNxi@9KH`8l$~(4&PgrR8ePhcuT{)M&*fj
zFwfUNc3kG?p8LT^A@|t+x2wBsP1+I+dHjf*%&?>T6Yxb(XX~5z!eY+W)biJ&O)5Nm
z0hC`~bPm5zmUzds=-bulTi--Yp>@vJABAFd3`J9-e$8x7hxSJ*Qtqh8d%HSgtG9(^
z_tUU6CyVb@)ZN@Lk2$8|+mGdW$@uo;=G>?Er&l!J9LY{EPpELS6UxIC4fDd~jVhAL
z>sPqv)Gv=zM9ztnC&HarzWV5iUoa=ODq1JZoFb3iQQb7B5!$H0w9!TTPOorUr);^f
zD7oVIXq)f}@2Jy;F^eCJ^mf{Z4;({VQ10=d+lQLA=N{X?=y2F+v6EkOtb=~>a`n)%
zhUIU6+@Q^Af3xz%WvqQO_%$`UoDKtywtFD)_VDKP3b!A6<>1%QV()zvn)Cigp~1)Y
z*V&wO`}n5Kqm9Z_P;!RvSNOXoym7hP<}}n5sjkn6Hv8KmEPH12cQP#_IL;M$9$LdI
zFZ>%;3>(lHClY(k3A+v8NZpOI$9(?`;-67Kd~j|Q<GPW{D1{Peb?yC$?#{!EPtxr~
zIH4~CzNCBL4C9mZ0TD?ELqEPUHxb(7Uzr;U$;)Jtwm7{zUUxcsoNrQu2SUJC>b_w@
zH}aWDA3obC4fDn*!R?6OaEZ(85)%;HNood#tN9AbS(P*mzgHyjo9!!;u7msXq=)gl
z!ig+E)bQo*uOUS`<0pK(yA!Ar32#gojOfX~rRS{)*8uo3UGhbYf1AWmaz~1rOw3T5
zFfK|Vq=~rr3E!TO2BhN8mT>_XW(o$ELmMe>ZUZ>#PQi~moX+L&tJ|IdBWUjRBwT65
z_#-EG6pO)X)%yYtcQi%*K|sAMieo5lp@<j~d!l*j4P<COLpM{T3A+`)qgc(*u?%J2
z_3mR@Ble=WoRN(<onm4vbPYweh&yf_ejlUA7IDW@r1@68v#5Czn<0$LXgyr{9d|0l
ze28gtQ6VFhS_$6-GU6vjbleN5r#Yq!^&X=hBYsV>e@v{4;-ul*RVHjKgnH&96-Mlb
zo3u21$;t?{9!Z-o;nxuAO=MxFu`Ou<oIVK-eh{(#EIAsuV?!&j#_G5bk48$kDFPdg
zK+Y*){x)*mSK-h7-~V}^u$zMK@8Byu2`*+ti5(m-jphYO#(|r%NbvhVb%LM$Nv`?X
zpA`SwK&i2B^`xAcI;^4nTF<SysnlP$<`;m{^gSMZ0jQq7$RjZwU)pi_2_7_w|1}<T
zkifTi8rrY#;7^WYU*BP4V8ijl>BFx5%UfhF<V%{9gLB0umkxe7k^$tc*s%`qCYO%Q
z3Lx+F1L!b+Ie`=;M~+DWwXrQ9F0AZAtV4LnSwDf?h#lSpb=rkw=%NxviYb7@>KN<m
zu&cvR3lm`7T0fl)sGTx|6}orAb0fwT)`Z=$nvPqsW7S|n-&5JKnhyR23%*lB@Lc9O
zOP5zRM=s3GB=!qWt$yhfxC~C4uwM)l@B5`#9QKPGau)M&n2jadhaHKkSJ9Eff#ggj
z_Fy;4=%7uoiA2W%>{y5AOMo`MCK4T)*zsi>BHuVCtOU|cGhM)XjP&b4hdJjs<Nb0Y
zp(zr6m?86k;;UEF!JLpG^Ppn*A6-QU)x+P<#rRY84D9$`4ORaFyYZ)khZpVc=hFj@
zeC%uy(wqRCd=C7Ju|qR4(>U{sfGe$YC!p53dNu1cAG;|m9c*WG3&b&7+-scg#k5;(
zJ*rp5`z{WFAA?QU!BlQ4(ceT~vAmLw(bnION@d$jI2tRU?CRL9{&0k<*{)tq$26;f
zn2+6apqY-9*5B8h3J2#DXfc8<ghnOUj;QatSQhE<<kSq|gu*w*!g;;ghdtT3lf&L@
zln-D}bS9OD&o2+Z2RAF@%YKLPWdxgze}=_BrAl-rl!qslhv{aU<0$gHY&MpMc?R>N
z+{fsjTppfM9;Tc5@w`N`XNNfs650A}i$ur9WJzoeR~WKi1vQ&2@k0&!jmA>be-Fyt
zHm1+k)Q|7C3Yzj8Gx|P62*v^NDR$4fe03!qt)U41L<j7~pN?79pIB%7@m(f=RC1ke
z4w$R4vx?-+*l{$859CdLW86I|Njq96vC90rIOIyO_9*3jt66oPd8yGq10&$0ST|;X
zzx9A4A3J)5@5KYN6FW;sGCQ1b^O)bYax*jL!#E^+6XW<gI6ir#ai%0zV#k?sbtRks
zRnsC934X84_|tK~`V*fT=Tzb_cJ%($m2`wqdz|_Rwi_#w3HCSM6N&S%8;x`fwf-Dj
z96Klsu@Jk7LdQz$&ok0!>^Lb9Q?Yw^5M&n0UugWt6Dy2=N&L%OSE6EUBed_v)pY0@
zQf96p4?}s9v%YL~Vpc{ag=bA};|aDZQk9vLla5`PId&SEWwDW&gPOC;gq*C{rG{=~
zXSOTx8$4jVU4-gyR?)EqJNgr$EWcUR9C<5CM1r6!zlojP9#?c8UnXm0N?YfIIoLdd
zF+ka4aYD-6Vizr=(Rk^HIr!T|L`Hhn=pQbxHmU#*PM1fQE}U74zv3_XpS`x)f`U>!
ziq<+5eR_49iKFuGUR&)&$L-~<$UO55FFn&+oaxoe#N5hFGz-Hdp6gw5<vHGqPB$;*
zO7F7A$M#$`+N+=GHHysc)HcJc)3P<O6!B9NxtdQZ*NjPR!Jjt9)f&H{#5)sT&uY=8
z#hG5}eUQV6dlN78&WcR-7Dv{39Wo2rb@UnzFUaobWjyYs4ENGzcmE~48kKhKemglC
zg=>%98<FXqlj#l4^agax_wHEr2k#?qa->n4mS?nT-G!^kgc8jnU7^HD6in7#dUJ7{
zkhgPXf3I$2a&DXMBRYC%r3R_puzZvE;i}2rzlFPbi~6%(zqq1*>z1uUiC9?%v#kj|
zo#Om)6Q&pEm6SSo`aXTszzIXAj~qOD2rziuxH01#6J(YF>C=l#e#|VI<7mYTzLcnS
zpd2jtQM$Awu50|Tse`AF8a5t^2Mu-XnkKQ8I?Q?;v24c=8$D#=$bsXWldR`qN{Pu-
zEb@fG<0njy4jeXe;<&-i!letwExNSCSx~s3q_9-0*_fq4zQ0;WV5u9GAEO3+&0ndc
zPp^0;1IG=SIBM|d34T+c!LpnM1<MDaA_a4t;xS80;SsA2*DWy_em~d$(84XTN{=2m
zdf4cwvt-ewgZTcWTX*~)zi8=_nT6eJjefI|O|4^tLBtZ{h|gWNs1yx`*>=3REd2lK
zwSP=!o4;sLG21S-E>f&*$4?wIXz=*)>U?aC*!nWXc?G2fMl>rVnKp|ZYmJ5A5<X^W
zCiKZcSfj;u61%8`#zw6DIq3e&*L3OcUuQsGc22tfN^aUF*SpS5PHUT+vdaACnqQ<D
z*cU(lL)K5>P5;i=r8R!}g*R>i@MtBldFIVm+`}_(AA&O9P{p@@W_=XqpB_ts#}0vw
z>!k!Y4=b7kH?Eh0S7Wh_db-3UtM{B*^3Yl`r-S~+^fR#Ix@wL)*H>BQ2ZE-YCpp98
zEYjAjpE7;AIqK7A&0J7ixELqhxHyOBV2QKlE{h8bmd=k0B}-?RWm9UMru?%w%D|iK
z<Yta@vG@kr$o_pY*#w0rIq^wG^YM`?<%=X2OTJd}Ch--rF+M~ocEK$c*J<fX!WM3t
z<RZz>lhA)yL}xK_e~~?hb^x4ThSKmfNkkS#MitC@FYQP?^Wt%1ylnAoaez2d94}55
z3&r_jiMU3*R$MRMDgIQvPkcyxTzpA<Rb)G}e18!?5I+$Qi(iQz+L7^_ihRdMna713
zDNYeNz2o0`6p4K7&aY`NQ+S!=Yb5_z@}1({^1om5F3C?yen#?(lJ`kAfA@`i-jV#V
z!mA|nDKX1o{@xqqPQvk~Y-Uf8n@Bc)?+v+~<W3~yUXuGs9weDFD~6Age7@uY$&18Q
z;*H`u66rWIVL2)#o4?zJ{D}OYkpFKao4?aWxLH>QG*e^fsZ#hCB-;NQu|4`R^Wnsp
z<i>EGA<0yc=LE`4MKhIw+)gszNiaN1>@A)r=8D6`(V}_jfpmOc#`H7AIpT7W6Jv&7
zC0-}~SS%Mei>Ci0{tn5e|3iLK@^0}3@kR0XqIt=K_y;7LaRB*C$zO|n+|P0)iuJ^X
zVso*jXvPQPcb42!G~)&S10)X;&G><TzU0Z`G;xl2iMUcU;|S^2O1??lB5oD=o`~f)
z;|Y9N@}r^|Pw@YZWS&16pARL-KZ$RPABtvuC4?W5d`$dC<UE+^%{T*7BsUV9if4#z
zM85E0x<29n(Tq3v^AQHaM~h~>LB2rp3~{z-#vj5<B(D(7c!d9TlFhh;Y{nyar~J2z
zKNlYqe<?mG?iODVPqnUs8Mn~?zT$l<^7_MieJ6SxuaNmpi{v{8@(htLdnor3`GS)2
z0CAAW=Q;Gx7x@;9@=TFWd?^=;d@V-#8u4avgLu1W)`LR4?UH{k@;w^UKPCF>CG3@K
z)`LR$Ym#fPlkl1RzYzK6jrt;DQ_)`^p@U?9U4*`p`-^;4$Mh4#i^W+YU*0i%xwuxm
zN!%oE5x0pu#9iVeqFEmb`kt5kiukI?w}Z^DO8inZ>qfz!VcZi%zCfhhQan>M>qx=f
zQ*s}1fH+7TE{+z@7cUTJh_l5-Vu^UUxLUkUyiwdB-YVWH-X;EA{Dt^S@iB3?=&yJ1
zvgG~ZpTxJt55-SJzENfSd@J&mD&_iOGqHu(PV6XViM_>h#epK<%2MA%ahiCsI9FUC
z)?No;jr^|>Yp;WFoBS)pZQ>5`0r4U63Gr#sUmxMOl3x@5DE>u!PyARsB${=#P`|Gw
zyGgdb31X_4E;bWeh;79VB41mxz0MV*;&5@ic)mzGNXGZqQ&=RqL|iGBiPwui5`So2
z1->k&{%6JCim!-&6yFrz6V3WtNcWlKFT`&|P9dq6Z{NwrVhho%!v+6NlDmm$X4s3^
zIT+J%BXJrqJXhCGOm&<PZp!@ov46>~m^QyLi{RRGuz+pu|455qtjUD7K{Lf>^}XN@
zZn%V+trdP550?_N)sDw7Zf9c0A^E|0JrJjMzQM=&Jciu5V8@iv$-&O;CQK4{fS7)o
z<IH%>kN3!a8Q^rdRuD~v{LK&JJ#|oDujY6`iAqu*`;)J4D%^e=IGxkbS5pHXzH@%9
zcx_Oa^H?Ble!L>c!F<DbNKpn4=1YG+-^=0l)4=Hzpx<WFq0JAw6mn4C)$Q##pgulv
z@%7ydx1R=1XASh>e{A!^Zh%iv-^PHxpiS^r#Pico3IArE>wWs0AGQS^L4DhxkIlmJ
z1#N;k*I=3+*tvaz$2q)T@;8QY|CQ*+<KH|k@*^pX@%G5=2OU7Xd|v?BF5Grw50>w~
zKz$n`%x}N_aHBZIfZ2MW0{wgeWS-pkEF(~C=Sk>$*M!&~KOPxqE@wXUZG|V#O@6-V
zaI<VdeW~d8@fWP|e7pDSnUxvXd>h^@nC{{~Hv8+_@b>GM1xsFTKWxMMO=}b)V8h!K
z&(^wre0WTwXv*5$wYTg{SX-W3cYXa^at?Q2(;7CsIfpy18NN0x+BllLVTO_0tl1nH
zSTyF7-z3i}IxU*I!8`1Q-gK6?jI2-DFxO4l+_3zrUGCYDO>Xuds>3@s>}s&lIXEcY
zJK=s2>glwtSN@ulzOl}_wDR%MKSwK~>6`x)Z2)W1Mq9mu&w5Vlqz#emI-3*AGkb<N
zq*l-}7<&pWeBUdJR7{8_Y`QS&9mz~}4%YFeRcB=Et9A~gLT(=Q4%SH=RP@Y=w0oTm
zYfgB}#}`ej&gt^XiO}F_)xElWaC+jwI!RZa@ER;Da&Id<7)dxS>TI4?-S^XR)y*<P
zx28p%4U8YUeO)xS=-CsId-JR7l;tCA?}@a*+fScX-DM>7q!u1bO1k=lJ9sx@OsnpZ
z`W*6eE1o^!%$Zi*_R|ZBUjCT*bs2eXbkB*<y}hE-sylRf<^*h&Z+ADna>Bj$IrzT)
zacIuayzQq`SFh-~(VI_rbHWwRprqDs%V7Hc2v)ZBHoslnc6Y<P1XzE*_F!5?>XArd
z!tGn~CRK+&jr18>G^sj$<^F1??B)|rn_+o-Pb3ZA*8CNeZ1;(zdkYVG2@encc>nwL
zJ~?gBCxg9R2j5>E+PCPiGiZFym{0z^B=Pp#Pez0WR!91e`Q%{9LkHipp}A9Y5;rB?
zo>Lv}5{kN6bt@u0FDOdfaKkPfA2(@3!usUfBhhuatB>}0p#J8~(S}=IjE-%YzB!Z^
z*>wG`glL^j<-6*yZ<m)|9=RnU+AgooEl$VPM^hh&L>n8c*te@QcTb337`@e4s#-s@
z#;)m>VfR8Xl@F`hVx({Y1vl8Ew!}b#S!g;DO6ZAD?`*{Oe0$Uj5#areKLgAom2g5i
zf?-d(jebQ?>P;y{Dww94C6^;fe1a7>O&!Q+oIHoEY3fQkyYOt|(S$PGcdkhsHqQaV
zN&P9gkxLOP6bTnVJ>G%NL_}+)8Y*#lfk_;RXim}*#9E!S1d&!H@%hyiNq@xe$|OE3
zy*#N7{9&cai*4v~_jQ14JUO8o+zPtQME=L_cDU<=`Lr=P655fl0FIOk@DuuZ!aBxo
z<D@)A@m`4`*bYLxFQEs0VYeDFPeATZ-~*S`E9iO1b*az06+d;CJE1DKEnN5l@Q+YB
zH^<ZfvQq|;n>z<3tv45O+<|oRQFXl^QOu=y6UDV~xPw^LXCbD)OihDXgyR(Xkj{-#
zyaRhW=j`qfiunjg9|eaylp>E={o>`YsipKL1NnT$9nPxeB2_vc%eW&bE}#fH?nsK9
zho@i7d`7W0?@=7b$VOa(OF{jD9x$<G&EKOm!<U-jZnOSOU+PO~mM_hqQ~*oXF-*6H
z(hOgE)}-^L116m>)k&nzMX*qvV2Vz0t^}?eTpvcRCZv)AUUEu&17d^0tdt2&FJ^@%
zvP*IOwuYCn@Yp}c?w;Thkd1DH(`n3rYPztw-&jv{8@5psb{RMs>ehGLr8P|P(oRpC
zm{{K(=cXgSP+KP@<ve(zOUOVKMxz`M)*n~=gn!Ml)wf<v4w|^8)HHF0WviD)Q(4-z
zW~TTCtr2=L_q3B)zTRdnU+dMhd`+)u>RP|1A#8(qC|a-uOkin6J2_>F$+J;{Lz~#f
z^dIL=Or$^B%-X`5=HyKT&56iV>uyW(g$YbntBr%!Lx|Lt<Qc>S(7`dp03?WQQMh2h
zN-RULHDINS&*Bh3Fr5vEC4+-E>@Y+k_<Y!PCJ{^utDYxU)4_xR14abH+Kpc0h_j7z
z0^w&p&V0nxCYu2N*v9hFRFz~lGF5#T&OO*YXXV9}bR4ikP9+_E(ajJtw33dgR>-fU
z;|42CuG|L4F6^!|jd;}fFI!$o$E#K-j(u2`1@PNL1wbxl!%e1X5E_8`EfR8;g*U;U
zg+!BVSxv_Q>}XaZ0{uLgWEbp-xGB8MX&orw`kPj>q%0)T_+>S^SlYeDe=N)S7whbX
z2Jc}TozTJ95<3_{i(M8u*sQ!v;9wDxkruh^Sj{dZB|D4~R{sZ@fyXoCl$yVqm~V7W
zAgBhmcll(Qar5b(-FQUVQpwKxp^4dT*XJj;uB6Ob!7^>@>cqYol@y>s9=-5gQwV%w
zjY1P`v7^viV}*{TL^`uI!f$)*u&^VTD@rsnUZVA^yxADF7j`sQh_rE+h2n7+BRjh>
zZgcGD)`Z$LM8><SNvYNg)$BwuMSf=qT7*6fEgxd{ZB+RRqyt*Qm)W&TjchGK%i!J^
z2<LT`w+nuJ-rbys9DUh8!ofU|h1pJ3o_z>Sbf%VvFDMTmfP0qFZ)N89hk(rd`kVZ0
z_&>^zb>$!qVKkFDNDFrkS%e*9fY@ri^AW>ryYX9v9sPh{Y^2JA(`>u(`z?0YxrpFM
zLk~95E`~c`Qp%VL4pYl)6Fe5aW@`d*xbeD(D8r6?hLXIkfg)n7^`87|(2mOUeFcnZ
z$MQwb#zHUhLz}~kF<fVIJmT1R#L2;kxhCRxM&wI&m`)N@p6KALk=Q02PZ(<`o*mA{
zUdLI#6PBM#oQz6}JS3^sYyCF($G;fNo^5-6k4jQwcxZeS#LX)i&JIJ9OR@{JVmNMF
zO$W0<`w&cP{1L}&%!I>Hqtd*q#i*Qwcq|!?Dp7`=gVm<Nv55u8E>Y+nerN_9h=472
zjxidH7k;YIP<$B{Mx=Bb(GRK-kAwW5`NVE5D=?Xe4O=*K{?b{6|AQ<-V|F31Et$W3
zI?P5&r!UUVg6#<!OGYV0-HO<@-}~S$Zttd-l+J>I79yBtPcSX(J%>;1;=`LT09_7q
zOV~orHNa#AwxEe#@o=yHaPN}I=a#JZx<sz@(o4PM&pUhdOTEi7z4UJ0rJ49Trne~5
z%NXv>@8&h?-`gt$x_M1Ay{VaAdxUjkREQHZy>{Ka3o`S)`ZU4p<2A_i=5*`rHRuL-
z$=$km&5fq?Zr!Q&G6Y?g*}GjQFQr@eKHeqJdZqV^)!n?`I+=ao=<mJiz;Y8FZ#$(c
z&duoVrFH9kdLN|e)74wp4a#5udd%(C9bXo`an<auM#?k-{7jGyY13jrt6{CWwrV%s
zD@AQGvogB3Y0<T9i!)k{8PLxAXjT7C-t7L~BW|~l2m4T2unlz3^0550R&a59Ip127
zheMWa)^L-iaWVTk-0#!gE}l$gcK@qQ4FewxL}M7cSz~!wvUI_)1qE}mVg{?$9+vik
z18bRL&YVBDc>3Z#+0#oGvFDr5J?7dtY~Pcat}>b|VF%J-%nwB+m9gSKWjXr2p%=4r
zHI|e?gU7fPX)F#4SyO<IG08QRI+=~HI+4+i$i~(ZEjF&OV1AZg;psI?WgDbMKJlJb
z!}1u$&S=D83wy@9qO57B!}!-`7E4;o?l<ON!{`{w2L8uB$f%=X3Sc@(ETivRVE>of
ziS~$HnCwOHq;{ft_!wU|YbH7rU-ui>7m5Cx+J^ELIljd&&-CNB^@5v+oBiPSecMpZ
zBjcNACdEM+&k+Kfhlez@<xG$HaS{~YzHj@<r||L3!-_<i5OFayw+Xb}JjDo!nQQu{
zoV5lJ?$dB<fyWuCBwmOxC(_t1f_OY{)=+9kB2pKHXNzW<g?Pqx5#*f_)AM$f<b5Ss
zD9#fv6<3KjiR;BJ;yog7%BklG@mcZT#C_s>;zuHH#hLD?__fH!qkp1US8OJ>6LZ8d
z;zi;@afP@^G`5N8KKD=t?<MgJ^Op*LTJj#r<{2u&Uz7Z{!rznpsbphAh4P+|%zGb}
zKbb`OdXk$-K2zjvFXQ!*e2(P7l8vnt!Y4@PJ1@qcDVdLSC@+y*Cf+P=5smE=%JHb=
z=f&5>_e4JbWqH39Q*ggVnSW(P8rvo0XKWEcW4i=@|C=uZ84v9`Nt{Z`6r27W$t1d}
zA;%cyrlPqehultbM=?u0mCYg_@S1!@KBK2xAYLN!-5vdxi7Q0Yzu~`5@@*oYYcu{`
z;&$-?@geb9@p<uOaliP6_?Gyg_=(78&dlfUVgmaS<T_#_v8mWfG~)pAx=HRSo+J9U
zibExj6uH<1^-mEm7CA|$KcBsli$ybzAg_|lc_hR6;ECiza`Go)ZJR|iz7YPH!a46`
z{O84&#r@)+L^IwH?_<e_#4p9KMVI{*@i>_v)5Hd%8F%n+A(@YX7_WoaUG%>N#fK3L
z&k^%QGY;WDP4dO!9PtvdR9r5u5w8*X-h%qqi`&E<;!g2l(by0p{?n3c+bHtI1NHf~
ziJwXKZHaNwG~r><|E5!8$r)m%$dyE>udB#68I+^qDAE6>(-g@UiVMWW;$`9$qHmjc
zy=1-%q5eC>ZQ>4*e;2}V+G>zbi_eKKioR_kU#2kLhvJvw*J2`0L<~<Bn~3Jyl<;pa
zxs%vOJX?&4!^KJBRFQ9QsDGJwt$2fYtGHR*F8*A6M0{L)Ui_`d_d%w9qHl}%x#X|K
zZ^Z<Zh4Jf%e1k-}h1gc~zqQ17N(}EW`nHHeB##lti!(&u263U}B_iKLQJ?v?C3utM
zb>b#*i+HzqkNAN2koc_lyja`j@PPb35D$u<iC>Do?IGWOv3$PmVI#>+#WTb<Vs|lH
z%oU@eZ)-S3GT)$4|E1z;@hb5~@y8-xvN8VM;=Q78OZcedC&lN)7ev05WBRwm_r<@7
zpNU_HzU|<*l52l^skY4^qQ%$XL_XY@AG(_%Zdnce>wN9&ySZ;ed_LCWx0L<xf5}F!
zhJ9SEJLmu5CUU2vU2thL_y2%-%Ru@YPVZ)Gg<r<QY0YfCL>~;}b|!WnlOKxL1#xQU
z%X><H<MHJ-3cIhHGOtrS$NQTfHVhuPJ#=yu(B(9|kV0ITN10h1^|4%2u={D?bh@I0
z@rAm-`A*))`EG_?h^b$f!1T`#n}e`mzDF@p+J|_|m-+em^8U|H1E+I6rh=JtX!FB(
zzZlfFr<I)_QXglRzP=y9?Wcj$`5E+ephKG<c0J^vzSp6z2mGjyW5(CVbqV}5a60>;
zZ)xCo_+h+H4eATGw)LbwB#G&}7jC9uUfiPf9p^{2jvK=t!5)nF8U`xwo&Akr+@BMD
z|2#}g^LznhJ-9uMJy^a}l#loREFWjretq}Bjp7soW?Kt={d@srp4?FESYM{hHHHt+
zq0Ns+2Aa#+1AXjQ=!UU;Sq_#h&<xH|6znYc`J1n=d%s?1!H6xk{gB;TR*#;2dzsij
zZ1*<5t;sFHj^PeCCtAC=^*h7S)bc@V6W7%(Zwec@wrj7-jciESNV~Vj(avk{h6P;v
zH6zxBqs^m9<(I%ZF6VH|HDf;6kQ_SfrR=W`@6L3Sk9?P%a^$<LyPU1jie0c*t8@LX
zJ2Kqtn=;%i?}T&sbhoP;F2CDxZwZy(=y>ZA%2O-6gTtK1k2v)@?Q?HWJ(BLF9(2>(
zX!h~+X*V@Z&#qgxy=nIGmeWR+{SwSr`Qvff$D6O5Q<i<a>B?5s4T^sT-zF<Bh1_U<
z+v)}vXCH4cvSjf5vcK#PS8Tyre@*kAfbR5tA?OZMcR2faI3t|xB1K}xmfV45>3PRs
zU$!MLa^$<db&iDUobmPA>NCE+{`jLv_rU(Tn<BRlio9Iip=?-D^JqeOQbjn+J=;B}
z&iW0zu+WNIu`9fOea7UB3dijk&MtH6mA~kutxJM!U!;6cw8E*k*(<M8(LAprnpzRs
z;9}K9JjLJaw7Q_kI~Yn%zzUSh_a$vfJ`(ZV&2^*62g8wYG}7}K)IYK^lAV1#?WIW1
zp2yQ~>UlhE{tGA84$eNF`soWNu5}Ynq<-1+c<Rc%CvI}Lo!;|!@=JvWKU|u9JbC^r
z@OkCLb%Rq+B!0t~4<Aeo7asg{>FtAG-|tpLHn)s!$ZL}4-WsmB`$2c}<Hwx?yN-u?
zJbpY>-1B(&l2=Y#<$5QQzIf%twS(Oa&!4!?{h)c_!S|QGmy&WMobp^s?k9tD2YoVd
zQ0R+#A@7TNUgzpam(JCR{X-QMgV$jN(z>@#ZJAt=wkajA&g~m^xp@`4Qa03CpIq*A
zT77i+1L@KF#`Y~7tsDKdv3s+!`P(AXEyM0oFm*ge6CZ};7|-|*7ErteL9k-Gk8l&O
zH;C{pvUf3tR;Xh>V#6SAIN*(gicsen#wUpv1n)e?8Bj`}a6%I%4kz&`gm(trQ+Q&9
zLELYUPL^;U=Qv*GV5)nJ&bH^%X$<SS%%!sgk-ffGnv~(5R1;2`K*^1m=N*yonangC
z=BzZq<#@-MjjbUh&Vt)X8j9f6NgMIIDk&YmS0r`A@5-dE2)sP$LPUf$93QP=%|_1T
zBfO0XUt_J|%xUcg_d)t|k(}_4-6!F$6Xsk!ITF4zfqyugvK2q!tqI!^M9a7bDgH!a
zDCJBlyeq*p7cJxFA^-5*36l{k)x8S8?kH1WM2o$WbT2}rx_px5j;52(M(XnYr8|b=
z6%_fmUT*$e{Qit$OZ>QFnagKzrG3T76DX!}zmkzBQtV3cI*OAh{tA0N8o!-SX)98t
zb!5`Xtj%ylOXGRfokEcol)Mr-?o^8RQ`~`6?gbQ&L#$`4&!$mqkLy7_Sf3eT90g-=
zX2h)!)A@YIhNf}q>t1M%8g3}lE~n0mqWI;UChaCDw&FI3^|<0=0S`d0L`VgWJA(r6
z#_P?H@Gu3u$}}PTTbp{bB=AF|yzn^ZKxu=`%;;)!eEAnI4MwsYR=yIl(=Zc1Hr6#J
z7XQwrk%?tx_Jvu{)R_IC4!Q^8|MxO?8<1)Y-U16b%AD;a3pvs<F0hazt>XNJ9E0X;
z^;2N7M$<Xp$PK1*AvAJB`lEdm*BI0_K7~yi;^CrxMO$({S{<fq9~nn61O|{R{Qx@3
z6o3S=jpGx>00i$su=*asm@qupxf<@+#xoZz3<w$~*p(OQVr&G&BEr$b#2rWQ;X3RU
zh)FoOQ2Xd=I(!{*J2n%9Xt9m=fH2n}Y}wZj^}~3(`2)eM6Ya13y3x>zmE+wmEI)SA
z@?$v)vH?4mAS3vI+;d8nSJLs46^bjX;rP}FD?*iYv^LGNB3#KPW<8MHZwOyAGBFzq
z$|j>Z8My&FEa-^M*pb_kN;>#10m6(*I_|Q<tV%lWv%>63I(Ay2$gJb`xE1DA(y`kL
z^DF82trZql@=@!j*pVgix%FRFNykwutf-ufI?cllqmiK`n*s-8%W6KjXJuiJLa>g;
z->+=YMy?FnY~}KayRf5E5G*q~7O~qnClRk0=R|^qL|mddvPOR-*h$cukMcOt&62@R
z?a9@NFleJ-55wgvE9vN9%69pxN;=H-*13E|>;Pf$zLlIsm@Nap-LRuf1Z$6)=fx`(
zU-gbr^Rd&mjU0y^jY05akH&a7XfTMZ?Z$NMtEdVw!#F1pD~xk8!3=$)x)pFEGEpXP
z#4uZ+45lnh>S6iOvGD>gR#dB=%^zXOHimk(i}e8cWH+zT4pc@nBr+8>a-AuB%5D$C
z6v8%757S9h;+%NSaigYF7L%$YM)l;l>d91nk*#Uo43I+!E$fe{ng=9azj?8!v9?09
zAqTVhoi}Kq$IiSPyKlv}7w!WA`2)C*2IMBlp(S=dK06mn<;#8vgL(W={=YW*^UK3y
z%frlnUqF5x?zaMRygW8O%adX9w=&B^!>>fg%KxZ5x1wO%vE%$p{2V)bGWopmKA*57
zaZ-FFPB;wTFv=7-tKSOoapQG9!CHizl46prM~gv#g@Y5x%|;`?JtlM-!80lnEg`Fn
z_oPH5u!(rzYPP!+6UKdvXtkdoKNU^#BW_3NBUTMzwJ$N+-!R_Oh)=PHoF&VsfG<LD
zK_QxA$Ju2I&MqOkSqMa1<ty(4c{FzPN#Bc6*xJd?v2e!$Uv+H%RlN7}jFV@gkN2Z<
zK)?qZ?$xxFSq~#o9Zy!Bu+!X-_vXyi-%b`rtH9tE)c2jKXf}WU|FsBX@S$f`?{2tj
zJ&DO38ZK^fhx^Tdg`PP)38rPe{f^te4~*|R&@662rq>WwaWKJan28yZo7g|mTR0r+
zBzp6%^x8%4%h@=hd-q=5TXk>W{aozbz3JV&)|uW#nO^tF*PPp`V|%Z6CYMUw<Mi*G
z)j4~fml|sAdUgA^&1jpE^Sg7;>z>uCWB1<Pif&yyc+0zG!|JYUkM3Q)i-&uAohxC<
z*D|Y1_w4RnI=AoYHSK@y8Qr_$U-m#O;y9{vo6hZE4tHc#fA6o@e;%r34i_`2vUYKc
zvwG7yZv4z81*J2K{-2p#p<RD8v+L|xST?U~NnD;?+;!%ng{4ahW|p42X!dNZ1QuIj
zFJ}2v!^8@PS;j6(R$zX=s$m3{)f;-o4Ib~CzWL0JnZTXe$nHP1DkH7-0v363E3TLg
zo-vD)kyp${&6u}MpAHkVtbc9=$M226|2vj<zPX;M=7fLV&`$M@9ngQ;%FZ;Pu@F3|
zaU+hivADxet|LRrxGmp*y}?{6E*;-tbDhx2wA8w>=ij`d@Je!0d%1yWMP9bGmy7;C
zd%4)f*R#)Y0`mVQdpUE3v&$Qv%w7(C5cf5>2Z-1SGVP-HxQ4`Ie?z<m`lsyW1}c73
z<gE?$Oco2pdE%uaZ=x9QDsi2-MZ8DcB|ar`*2;AI#W%!v#1F-4@mrC%s!W$Gri)F)
z46%*aT{QMVNH;|C4AI#8z`soLI?>qoz<&p2JV?7w+)3ggA8(9V4&Lih{x`|SZVobU
zM;ZQ}!v7}uh~zIN^R|)cc~8Rl#%>OBBgveeFuaSHC4XZ#2mc(&!xcV8vay>(xS4lB
zZ;`?;6|WY{#Z4sQ-7VfP|6P)wl>CfjvsM`N|4IHIipKs1{+PC!a@Q5jnqaVtJDoD}
zX)k~C-6P0-By$Z*+RqugI{1&2zp=Z4%q{rdo##2q=^`IUQ#N<xU^~ej#Vip+$HY5N
z%oRBUV0z9xNIrKZ3&bLEzQ~8m3|}Lz6>kzbEo1m*@n_=w;=|&j;?v@D;!EN_@z3I4
zL_WTz{x8I@MKfOD&*#|;Zy+`kTZnwX&G0O-pLnh~SR5w)NA2jYlOFy}H1pjkZW1fS
zyG1^6XS^rG=foGpSHxGvH^q0vk3=&ygq~xPkBcGpTljNwN}BNpHk8ciIQ=t4KJKU7
zRpcy=GG}Y#Kyk3hc_sbFi5G~|#UHYxTdjCki8qPs#I2%lPj|262gFCj$3-)KQJ&vO
zeo5RX{!#Sp>)w-W#y8R(l5Ff|A^%;n%W(=hO*G>jvKjB7v7-e$D7=f<TkI$DB?|S7
z7AJ~RM6;X&!V4wyEeqq*7K2<P`u28w9YX(g;_aeucgNQ<41Z93ROB~N>F?Xyy&(A&
z@m2B9;$OtSiXV%|#lMRQn1NDn9kGGfMC6MghIbNcuMNm|LkyoJUL?*C=ZXu&+G_=t
z$^UB6Uo&u><gKE=X5f92cZ!dRPl<cPz2fi0*Tgr)cf=3HPek8-?@P&vs2l5-EY=qr
zi$7$yH&pRPij&1@Vv#ssTrRE@*NVQq9$%udJUhfk#V5tR;!ENi;#=ZJ;-_M@_>CCB
z4IK5SioX3_hGf3BV|ZV2fH+7TA&wCziBrV_u~3{Z7K?lnNc~rdH;6Zjw~Cv^pNKyd
z`SOtIefzwpCHwYyFG~KM_y_UNV(qp4j>^AU{7&@nE|K~0l_c3j^w;!jCAp*6RqQ49
z6?4QqafCQVyg-~T)?V9>Z#tR(wPNkH{7~F~$xhI}Z)v3KcBa@?>>zd#dx*Wn95K(A
zbzL+1{?qLYG2{4uc7|waJ}b7{nE<9=yxlb$k4td#<MH^>&HllS@yc-R^f#RT%r*+Y
zej0kv&XDWe`kNm%3?97A&QZXu(;TxNd=tp%o(}b~TvM?7Y2bAD4!Lo_!*|xUGvu0>
z4`TN>Ki(X81oNHH9Ci@Mi1{)<Ki?H_`)S~GK1p+&OggmrVap%~^&M>;x06don6K|g
zaQkVfA{l)<pAKz)*!7Tu`oe9{e(+=YQnCB`_-4#c1E(_;`n<sL@WX1`8J0pH>q&j6
zQcPcMJHrbx5r3f8aih*hu#+6e+)^=7Uu2!;mtowW6OAW+Rw7=WFMzBEH_jJ=^<9bb
zrNfWqYk=La?>@Lu95#j7c0=DkV`q31^c_$df@R}I2Aa$H2Ksuy6WuVDFU!HQA>Y_W
zd)TvLQe0p6erILJj11xM?F>)(jcnK%_V_3542#;D48Lb**f`qtQ0T_owb$=VSsR8G
zVFD}+Lu)#%y$kk)-<CaC9ojl??YO}?hpWr5o?du!<V|N^b-1j3)ZH+lWm5T)mJ5pR
z-sQC2uq*KvH+#${!_z}OM-_!PMh*^YHs+IOQ($HI#h6ci8-BSub?1%ItY`=pcd$cD
z3vaG-Br^#sx20m`xKy{|okK+{xR%~iWjm|ptcV=Rbim}!QTz^1KNOkQvRVG2q^X%b
z$`3hHdp3LRkUMX7Rl?c%hw64}SGB#<t%sbmXIHf!{^}v8dAq81&C?I1P5r|mck0Zl
z*2!m8<*rCSlsd1p>Yf#^B3*XX)x#S$E3ER)PCt}#c2<>x*mZ80QT5YK>4%b&3#-~q
zeeIBQL;I>$Q_Byzof!Mk+=8mB&Tf-;Y1NEQORMgg+NP@g*~L|Bh9k#$MOAB8WL9;U
z*P$x3qIXqzcxF|oQ%Tjf<~^&PJ9}BxPv@Og^^@d2@XxLqvSLY9`xTq^hbo3gTjU*o
z(AyM(m0>8a;i1sHNcQ+c-qhct7MpW_k21E)YhTp{rT^*Kg;m?9GM`>m3B!9-wLxtP
zS6o`PeZ~9x(~h`ly{eK{6jz<Of^B%l*EfHgdMLbN<RNdx=Y!v@4)^d5zLK!|=-3Am
zHn)f--I?Dqym@EdgL&if%666SN>~>zcRH*-+V_DvJD>VAbR)kDoy*o<!FFe>-*4;z
z<DvhDy=wulqBz^TXV1wwkdO-?q9Q#?P`QPKo1myk2;m}-3!q|A!d0+bLJ|-mTvSw4
zwBW5&ETP^n*eY6owX{-etyOEG_iAg=YE`Hfs@4eB{_i{c&N-VykXZfwwK~tU`_A{x
zH{Z<e&hF06H}fr94`;*q?LF*X0y?7{6ej?t2F$K20}m4d#~X-ECWIneadUX)tF}kE
z;Y6o`gQ<V-LkZ^TeTP&mQcNlqZ3LBcfVYcz`Q_#14rSh0IKt|LqrarI8@t403Kt<Q
z;^t$IS$#VIX*7sCQI1J1k8+0nvM9fAmqz*ZS|2?fN|r<yA{DdxxBv>X`tE>K><T1@
zuXVd2-YWbz>@j=qvPgdjrgQyc_=?B{U~={zhik&CMTXM<$&6P<%%B}-@8vN0st5-o
zGF(39+>=ek5Hk*$h;9f%Z3ZxQ3Zn}VYqJ_<xrHR}CCO16w}@j&e?TmAG$QU0meLt=
znUy3<NIph#FolPb<YKeTldyA3Nxp)ZnY}lR6us7FKE-l|UjTABNj@>%5hTAyk`FI;
zB+0*#1j4Z$&qseeR{eQ+hP)JH)?_%O8^uH}Im()1sUlKSEj5`GUDp{&epF;lhC{m1
z%(utnvs8b)sI#V8>U>huEXB@uW(lg~j$y{_BwyxX8nQoL+y2zTv8?(xNn&cDA-0f!
zV>?5<M#9W9G-O-6*RqeH8bf9dM`m~24(uoKjn^t1Ly0+T1+Bu|e*xz19bi5lJ0_fV
zM`Wu&yeE-^NSK?q%|ti}feA#jIujX)xmJh~8vZFn%=hE|%L>{U#$m&x7Xn9ueRp$=
zaYg|W2+X&?AG#Wovw}c*{AZLv*}zN>Bx-71Wd@?9*f4*DU`wlPV2q>BNFdnKD%pcd
z1Xhp}@Q8KT<Ol9HL^oseoa(9uM$*u3KomAGa<WehZ(!t1pYR>gadHpD&S+SS$VzOO
znnAeS@G)tRk<C6)ZEDC9!3x+DlH!OCMLRqdoW(|D9YfBN@G2lHsaZ1|J;kIETRAxI
zvsFU{SSda%AwXD!Ee1sexi#=kM~anAH=Kpe(RE;waRWAJXJvQ#QNmtqF=v_6H@6mY
zq}Vik&H`{q`Il|Hy==h=c&Mgn8qJ(?9@#%kL1%mb@RgiFILIkVLq;|N%!~=!#t?EA
z7~g{Sl2&#JQxn?(lWcq7$wm?~n?PxvSop0gq~E&X@LNZE3+e;MgNqs%dB!K|8yMll
zD5TUSj@yVCW!SMV+Xova@e%xMx3<LA1Z-Oo+)5>oFoC&r$>Gz>W?K?scK@uLN$~Hw
z`H1;}*=Rh#1t*NdhO-<ZGN<3JLd>c28EV?(5{hioN^>@tGs9-a0}nZCh7)NyiaGBL
z@Al4^Zbvte@}ClG#@LH*b0VV&&1qy)g~meLWDzg6Z5HtnXCj>q7x5uP)u52b30<f`
zVYhe6Py<q`LD_+7a2M*qHx9I!7Z^*z*(oHBH1Rc~h>LwbJ31yji2V+1$agAH`4ZQP
z>3{UoM-q({!>KiLJOb99$h!>f(;&-;ptpb<4LMBMg8kdrAU>KXHDMN4Y_hHyO_Ull
zC75cWzM5nU=GpA*XBbJGV&c`qi8FkDA(5GJ{Aa8J>dcNZHNlQLjP=D?Gn6PDqlkXK
zHRbG|-G+_lh3M<xe;EBh9e%!r29>XZ`EK&_4GYS4@Oh^al`p&w@w<FJ2Nz6et|h&O
z6x3r3%k;0$nlZ$){k%hobNzTJku8?;2Wl(Lm9g6|qbyKH8O!kNy5>}3jjwk!k!=!X
z9I!p|M6n!9%6<u=tV$X>v&-PZ4_p&?KU0h|Ux~bPG2^r_dG9A@_E~k5rP{5~i7AeJ
zI#E0@+mTuWkEHiaJ=d0epi1D)Y)=bkw=y#yQ3rTZg^@(@!229glwbm%LP$hNJYda3
z%doWLL(B&M;rzv(8#tqHpS+JXH}FS}TZO5C^qx02PJel3k54Y+n{VDo`p!G|!UbM0
zc;;)j=C$HM#rg1phnao-@B`&MZwB4!^(o;0jzP`I^A64PrsR1!gFXBNd0L*=E6<x{
zlOO=GEF(~r=jF$}g@fr*k6!%_!Ed1RdiA4lM`r2U+t9tehv9v1yEF2ur}XT8Y`;#J
zIS8+P+*jv$o#WkmkM7<Za|(|r>+c!IdR;ml)r%7mk16rqUUo*Op1tT-?;bZV6op^C
zgikX~BuqGKEB>(gOumyiGX+XhtmH4vpWYUn6xMXESu+z^aJBxs|MlC<AEXl#(wfXL
z^e6Ep((F%w12YrNB)-HM#jLo%AA%Dz{SpdNJjXT3cK|PWiM&mJm7VH1QS<1GAHk$1
z*5{*o^YiajGY`?U9ph;4V@-ujcze{myaGExuTSbvlugZ9X%kUHZf?FGn<)8e<T}%d
zIi0$P@cZ)p{rV;TBmV#HGjF(kMF9E6Xm$?Zkj$Qu^7KeW>*CDv(EF`3dlsjar&aJz
z%cmyd$X_%NyU&R)y(3Xoz7_qDe2bF)Jo(n+H9L@RJ^wB`;9NnrUw^J3#<ci#$N#Fr
zL}3s^_Xf>eK_qr1-3I4O{Jz2yghj$qp_wZPeP@cEESxFiz#q#qbESY6ivGIrdf~T(
zw+Q)Fz<li16CV>kDSTG=YvFUk7lm&KW9XGJ|DnQTgad>_gky*pgsT*uM#LCTmD2hB
zM0%d+^F=Qc&94BaUn%+<qHh#^n`q;M5B2$;=tq=pdeq4OOYwgv{)?jjDtfo*cSM`j
zAjrplB#)DQN!G*6VFGP@fPwBI{vhEn;dtRxAwPzh-^@J%UMc!&BJ|xT`rD$-oFmAY
zIYvO^s|)yR$^Aw6n&izKLFh4ahaktm^UgbyXxb+*TXaXE=?R0MEBZKL>YTol#4i$#
z5c2bf`cD&@_6mB6=o!L=!o|W1gcl1<yG6chMBgCXAiP)jfbjc5+Ui*T6T+v29MdNM
zPr{dluL=Jyd`tK*q08%!e5QQ^Gemb59xd!H%oC>0@hcUdU+&a5R(QJ5w14oYiJl`g
zb7#RfU!_2E9{?{_`enkah1UyH=lGfX0r|eG^v8rx2%i<2`vP*$iGD%&iqQJZGxrDN
zxSWi~vrlO56VM!{CEtwD0&_$kBJ3hORya^NSU5yz?jPhIBihdKs}em;SR-60Tq?Xk
zNHYcNLvs@GTS9Yxf!-wgUg7@;zb|}D_=NCTp|K7jKkXjW`?_$C@ExJK50P%?@MU0}
zpYq1$1?(u=`pl!{gz0^SLxjVG<-&2ovxIi;9(_76|6CzWFQhLLUM{>!c)joj;kSji
z3Tdlh{)dG>68=Q^bK!R3?}dL9(zwI?yM^xx_X#~bn3x_Frq0>xEdJ3#T8Ah<NH|nD
zLRcXjFPthoM>tPdE2Mde`mPXuL%3dev+#D|cZK&0zb|}L_*3E2LOWOQccNbrzAoG&
zd`D<~>cJ_3sh6FbXMOA)C4N_7FJXa@CNUn*P~m7{g^)%vrcW2n5zZH$FI+0LKK3pX
zy;gXg(9Yf4B>DlNoy)gX^y5N1mv5Ws)H!{7#D7QlFQJ>}*E`j>-XY>2COk^mRY+5x
zX)nSe;ZWgdq5ZG#1kq;+rweBZX)L6^rNWDamkHMjuM^%Xyi<6e@O#1^2!AA`y^;EV
zBYaW#itr8L9^re!e+lh>dRxK%NIf~iLxibw`e@KJ=SMhHI6_z<951AgG|EpF&JxZM
zE)bqCyg+!dkQP(s|CaC;;T=L6QJKC~_@wX|;je|i7t+p3`M(L@7B&k1E%ai(91XFQ
z?;uS5KW{hjdkOmq2MP;?CBjpMWkQ;Bseh{QT;W_HE|XbPWcyzrjXZ9DgN1sZwkHiC
z+dun6d>Qgf<;yvSJmnY<_QSCNTpE0<`k|lDf|cX<8sofv43rCw4D<RiupeymkY+!n
zy;UAaW51bGAPTWD9EZ7ETqo24aWo&(UuV50U<>M7gv8guv%#jN&M};fiY}!B1uJ(B
z=wP{9@nO0K43<lA9tV;AbDIZI=LLLI#2HbrY3$Dj^_6$=zb&YbpC4A=m5AFsh&mrY
zAMXJhY}#dD1oc$~^zqxp>Z1+9=An+vtftq)rlrm?tcE@wAM1xIB=n`uF+3R`@bqY9
z1NCuxP?)cT+i|1LQ=DMseyq4n>WG1WiIxD`_QLO$;PEaB9B*66vA)}|p*qz76Y8LE
zkR^cjcscG6sJ62T`gSxUM|m{2M7S6F3c=(Y!*<wMKVBc!EvRodPF(YI3<nL02g1ST
z81^3|SB5S4hwnyK2)BiQZzg>i-rMM`x%A$VtA?x^Ikal~eT~l68;4HZUbgc_F9ZMR
z9fp7QwrcNP<DM9T&p&uBym$TP(AD(&$C-lb;IA;Y$92ng!nYjut74HgWjnpYy?x=`
zWjim(2(R(hr|-JTdF#H&H>2=Z=&o7T(JdX@D1U`j;a$a%v5lQFR+W!!?3hv1*w(qT
z<JiXb6YnoBX>41*bGy6l^pY_A5{A~Fdf$m(iSCMp$2Nw)a&xg;m0j}Q_H#-&&yI8J
z_6&V$yAzKZe|htEha5lVJQ~Nv@vl$V<+oi1KWN(6t8C7Pzr$oW4;KhC)!4i+8Scjr
z^d4Z`{v-Ax5FV$fh3r3K-=y|%)O<9@B4%tQ7X2qAlJnwTXQn?>m;Yl}&ZzUuk6|%I
z?p;6sB7z&MCB(vASwc8G65#(07Bl6jGi@`{o#=M#mg8;AnR0!xUmE2%aeZ_?;!C2}
zV~?3~{0zcOxgUaxorYcba(4}&RX7A$%#^z$aw;O}o0xQ0<YEA4%JBgkzFTA{ons;4
zO_5AUnm@o+BNDzR(jJiE{v3&JzNr{;J1=mD;I;+7O%@cn1&mgL*QNs#`Wy*zHDZ|<
zfOgz|RQnLftgj*B_9r<STP9uC4IovIExVjqk7otl30Y@?;|?V8G-CMqDaeyaW@7G`
ziEwx+(@YmLBv-s;nODv!JcBbq;v94YwB_-)3UmKCo+B1;=$4gq=tkFV!JnDp{lTA^
z${8Gvy#-Uow&A>Bn%GwJ!2C4`Ok2q%K4%jc;Z<h>AQ6fYgK3yRd4JXyW54$k2+X(t
zbg<z@pn_m?Rx~h1@st^1RL_}3#3|S`mx|Ga*j(pyLOnKkF{?Abz+2`M^$m=y^oiLG
zcObGE8*&gH^!c#{Mz;Dy*i?e`W{I}`&CK3n%{c{%Xe(9GC2S8NI6G=4MEr`D+lt}{
zSzp#H4buTQV~g=?v0-u+fpvux;aL;q-C+V>!JV;T-WP#q1$7M(ZAHqvglt71g#;6r
zkrJFvKztk<<`6sypfqO|0A9dG34jSU7u<7M$u#@`m2(=bIFhV1>*^~jw<qr)a|c*n
zFa+t9xMf5Bzcs#Ceudx#W^QfrpMLxO#V^z{mqLBqKHWX|5vqxMnQ=Q?U@qnf922{+
zQ=jt|7oW}F=^Ya1{-`s)+M`PsZ*klkm{(rV)w>iw)_V`$p*+~+6Gqtm9f>6W57yM~
zp2*VFZtI)l=T^=;uU0?KOBjKT$#u%?uQmN4p8bzri*44{7W$z^>O}4S1B>*>vIQp!
zmce>1enYol&fHoDR$pUjHWuvWOuqboT~o{UfAvoSO>0P4&Rb-}58gD1^K9oVB!9kW
zXM7~YTV#a~&LH8mh=i>@V21ycE$aNXJCIKuK1B~;PcIBjZB6_65V+L&Oxw+A2Tq1?
zGK$!zVJGj1a<UVp^2;(ATJjG%em=0z$!pQXPM&Cam=xC3M4m`tNgOx%Bz)<dLOpE`
z{_nZjlB*S7AiPAlR=7cUt8kO>e&Hj+XN12LnqC#^!SliTye!-)+%0@p=<)3jIb%Nr
z_7Xi<I7&D{XzhVBNk`zCn23+@g-Tx`+Smi3j}D)izCn1i<n9q|e0(5%tN1?`8ap`n
ze-!<9$$ud9@OEas+Ylkg!1}NS6M5ef*|vymXT(mzuEK7@0%3pQ$--h`rSLT2S;EOe
zj&o5z$6Sc)gc3PkMO-ahBm9Pt<3LQmRd}cHA>kI`<3e^1DgP_s?}X-hga4A~UBbT$
z8-?!+BRr3gZzaqY@?(^I>nr9c(W&<20pgz^<fkU{RR~Rc0ezO}ChY}$evDGyv=?Bi
zkC;^Z@lBF9^C=*2+7IwP@gEXy5%PnU`hOw(t<c($UlMKRS3qu$XfwY8w3$}{jIn(I
zvxUY-6X+vEe?@qVu)EOuhB;ZZ^$jyZw3&YaJ;rAfke|{lXSUFcU4S;en}Fsyg;5II
zo^ctCylw9%s{ZZC&q}uU|9pHt`I!8i56wIF9l>+R(9eg&9;e)dqp-(mOpGh0$}x@M
zSZpzD7?d&LKyp2i$~?hxcbFXhj@OQ1I5w-BH1EM&Td6==3F3Uz6=Gv}8PC5bA=?3Q
zG!gUcW4*><3+fw)it_%q!KTds!^WAGj|yGVOu18#7A$uY+Sd-qv0RqN;~*};7S#73
z4m=K?4K|G<Ye9Xh@!Ds*rap|VB=oI9+~z^lp&t>-*<jOFf)UhrV?ZC@1GauQAa3(e
z$6uk3V~jS~==ER(^=*Pa9v|z+FLkT$HpH1H9~%R0Y5duS4NT*9pU}!(m)`u?{0}7u
zFo8?5N-P0nxeR>w2kZAh;CK;D)bDA;QJrdl3B#eUC1dlCL&@_t6VRR)VxW0AE1@qR
z%tOJq<?{NlZh_O_JivYhcs5vlz47Cq{Esj;KcJw0A7A|7{}~$I-jw#CWAkTizr3{7
zs&5ug*nUOK-R-$p>A$sX=g%VUHN!i*CzkCT5n92&2*uWKF6mV0Y{1C8hq3sQ^xaNm
zjkhnd`*|mXb>+`Bh6~;G;a$VS7?WRzwdwfJkCPeaKXhha+%eWSZAD~PaT@-mQ-3M`
z9+XiZ$A5$F#eaiZ&#oQX75@y{Y5o-yTHmQ;0#?ay+7n{_NZ<EDS$7x5SG32d{2%dm
zAU8$}!H<Uibo>6J@^M@g|GI=-`bf)o0LOl^J<Im212HDQm$Gh*-4!pFtZv2Jha%4)
z!Fz@A9(;a;LeVP-;fR?@6prpD6^lF!wOFfuEFd{1e>f=b3hv^^L(Kavb>)sQIl>y#
zzn2-^*extS7Vc+shbIA=j>+GNbSKJD_2p5vqh--z?3YHDfKwkmAMqv84cKE$o^HnM
zm^{bE@K2hH0f{mB4gQ#X8pSq7)*y*v^6f}|TVyDmmIVBJCNU;|4a&j4XZ$gFPHqg0
z$^RZI82mB$OehMB$$y0j$uapnl8G_-%)6o1ACu>pd)9QO4q%ns34EepNS?&=NXs@q
zh#5#S#|*riD7zgw7?d|eF^J3)nQPELv8S~ohyQ#j;c2@b)PL2Oe9AvpEQuEd$K*9)
zk28=YI9}h9G5M!(rp%Z;BOFxa&^z(hHh~dd_0%!>p5S4~l|Xra=$)}&`UwQ)+kZ@+
z?+^?*6DW^GYy>M?kr)vM)1Qlt5pouD8a9oPGddR={`o<u!-g^W#b%}3LZ7H_U}S|)
z)HN`2iBBwS*oep`Y{*Wy7aOvNgMS<eHLy}V2oBKOgK1`fzJn2&Z~nW&YK5G|;VPhC
zy>YgBI906W3Tzm8C$KhY=rC|lo^f+4IHwUdVnYT3Yk~E11fC&Q0K@-?nUIM+Kj$#|
zPT*PM7=6>T6|$LA#^_mF45>c`pae(T7h$wLDV-Q?XEFY<<u?%hxAYk{Cw^mKGX+QV
zpOj)8i9LUaf@wkx_Vw7X*qpEe8>(*5KNF`X&jiaffd|Q(o6X7wo|a$;(pTYW@I@Zj
z|G57O=;Idj@D9VceH^3rcoUlc1I(P^b&qZ6)2Wa5lv6jlxZs$AVsAYb=Dmg=>#YM`
z?Vd49L;M+eWd*t3kKw=n2UvE;A^yZbbYkT60Au~e2f4r8u0<pM{tp0x<Ni%Y{1fFR
z7ACcLsQ;sk3Y#<j`LGGV6!77W-pdwXncb|#)9cQ!p8kci2_)Og_#s1vjvbr$?STdb
z;1e)8)}Q!;LUjrLw&0(u)b(}2k$r1C`izY5`(uR%8sp~!^?+miRbP(rduF6H`3h>z
zZ+=H4XD3A3CSr_ylrer@i{{4on{k<+Y^TVB?jXK7G$xF1(Hzo1+CGSf5%Eplm6)NP
z1o(ZGK2SJRI8u1J@N6M__0%_8_(dDzzm^>i9RGpF`Zp{6QQ^;s_{jT<aJSHm!9tH&
zyMy%qmNEXD*e)Wz^C99xqPGYi7qaij^iO(>zb(%%^mY&)Y>fYS$=R{xA)<!~`6)|%
zXA5Tt&lT1Pjco{WOGRHG<k%bYuNLy#oAft?##RLScG2Gvnsx-f8H)h^Kzy^75;Vs|
zsfVA_#6Jt|SpQDZ{}BFD=%RN``H0Yt^>cn3`F5<oi|F3MzCwPNQ?68)x<<^7^`E8m
zX+k^p&kuR#uNPh<yi~|fd#2wYv}?s~6@8EJKH)>cEkg4g{Qs~aeEwYsf2M2*d=J`S
zKLv+_fo7ZtTo>9B8v=dU@qX!moM>9+(-N=B{cH&N80~6IXit_k1H53l$Du+`qrKT+
z)24vI@w`GMybT*dA#}1_mdE2DrrHqRLZgj?Z-dpBYD4JP&hKMTABKh!`c@%s^H4`S
zwSUGLY}!i1gY_#3=tGwvp)b{j&;|Ogwn_r}u20c74*Ga}tRF`d?D5`)IJ4(tWB49~
z_@5LTn8q#DhVVT4EAy<7WGLs4P9zgXq4Fh3(v(Xw)rK%JaJ=lH+4?<=II2_4JPd1~
zZ;&4~dzQ(-K2@OF&TQywi4EZy=xd1$;eGT6dYO{^oh=tOgnk7d#fH$gpG*!1w;_bt
zLBws*&wxL_A9MS+a%TUOp_8}wdVO~pX7}&7=-v%O&)S}ex&383H+Vxazdz%M^3E=1
z_+xhe#tSw(SFhjf9P1X8?OYx5_Jmr|bMOV3SOsvHw=aDkX7_h=*SFqvseAwZ5zOe1
z>}r)3D;*2pwktbk_ucx2vv_02v2R2dKaSW+#L^a9US#q8#pJ%WJ+dq2O(=2JExOO!
zm5KTP;q<$UV^uk@9k|Cox_QgcXJIw)%v^r=_#;cn`N{ToUhPr(it&0|J&ZH_{dC`h
zB@a04-i4E#@f}15+Ous=gujC=;SIi5+?eV9h9b9v^8Sp(#Qgq?NrWR?DHe|IBo&L?
z2wgBB90f=k5IEfK@wMeo>W6{gXMQHrC2(Wr4Hyfv0bnM7B_Lrn*a0HV40=c3M|63V
zt#?_J!{bY%3!t|?T8sFS=sN6SHQ=zl^?AD*g}~?Sw~><S^Y%R^T@hJ~Bw7uO5n;8+
zP&y3*L7%t3A#Hu$A`3?5-5o@P9cB;K`>0GC7sb0LFgg?bHpgM-o)|^;?<3~V<Ufhe
z*;lb;aRkpjnIxw>n3?>ikoqI2>@yH?3t2&TViu>{xJ4uipetuKxx+|uCclZC3%);-
z-;ng*fGO?}8@>bk*Fn;90%+SGx<2>bUO)a!etxlH+&^KNrVW5kZ_`_MmgW<;`ZBr1
zZGJqT_**}2@Q>mXclhyKKq7QU3`4^NX7x=5jQ!eAAW)y5z}Rzs0$~TX{f!Lfx;hmE
ztFoejF^Z>5{Aalw<tLtoEns9|3&nUnVJ<c^@t=`upIFqu$U>i(8MHXeHh($411T7F
zC-5PH?DY+dJmd2TtP@Hg@Gw~qd$_8HJzgf+18&9;!9(S80HQq#m<p(Phmrs$OvK(l
zvI=`-IQ={>9tzA2gcT-QPPp7e#}RHc(Q<-c^9saFh+%&;HXJWOCpFacq=syD0=5Wd
zWQA!vAa2Hnr4tVT9`mD50Q}NUxA}vH2CD$(9A<h5TN-Q&=fRl4oIJ~xw%H*Ht_hD|
zzZDzKz^?(n^`rJg2P_tykP^bi=4QhV8xaO+Ge7H#yQ;u<&4dT(f4ZvRM7IO|111&~
zz@Z>seXiHe2TR4hxiikeN`t|j`pjB<c5tP^Nc=?DUuh8Ui<JhogT3KcbrA3B-Gns<
zbMw4LC(m28JWe#WiKa8Qxgt9;2)w_MqD4lD1Dhj0{sM%LV3qJM#plB+kuVUM6$)Qi
z^Fz`nV4@A~zr>&=W{2k1c(7@Irp*y%L_KJaC=Wbm`HUT&nY*&p#j#7Gm!_?XTo%6E
zyCQUzJ0vqdG}hQ7hG#mD|Ky3EKKZk!o_-eG=0tP9T$7-4`hRJ!;I(STUg1BGnp=~=
zriqY-?c>-hPGEj~FP|bDB^)a}Q#e`3ZV=_!@gXh|t`dG-c)jpj!drw73bzQ^aiN|k
zh0hAv!yupC3*w8yH-s^~FUdbtc#Lp>(2PGLeGF*~R#gg5BVzETN^)lW8T35S=PTWe
zH-mqr_-33L^sP$g_b$u-AK{P0e?s&hM876{L;QC|<1kFU*h6CdGKAT}jzZIyLVB*~
z<AnLbe!{`RLg8?sxt_>BPBgy+S>8<HY$3mU$v;ncf$(DCYT+8;4Z;n=TZMND`H4z>
zj|$npB>j}oTwl<?7yYVmm+&p&yFyM^WBxQ@8)1%+(+Zj1S;$F;q<aYa2{}ALevxpf
z(5zhnzg+YLp<R=Zx|YSX7s%I2j&lyFce(I#p_y0%{`I175Sl(O`1grUwNG%ImHM6$
z@-v?F4&kf9UBXoR#J|M1b_%;TAp;$A>S-rDR7e-(<R2~M&;aTFLhIYEQ1o!&DB<Zs
z`~O-FAu#`3;X>hJ;RV8rg&ba?{2JjmgzJUIha}Pu^xxViB=?l?x5DRy9JHW*GY$oO
zTXduF-$LVu0_o<t8uiDCnU8^J?^kQ*YEM4Kr|tdvao14rvHs;63Uj*gq3MTX0WoZL
z%$U!-V6bvM!DO7*j)8JJ7*XK0W8kyV<{`}y#Y|j(8*Ew$7<lA6g-TeLiEm~kb^y&L
zL4B;(IBYf#qR!E%Xd@#EHf;uI8)wqtP{98n+hEhCfDtUW95029kYl+l&z75N|LBSK
z8b`VfR$r?9V|Tlj**`|9{io_%2}ZDf4sHUzw^+XnY_@)UN7y<b>P&<_KJRR>(d)qo
z>dS^c9w+tTlqdAvhB))^-N(=dnGQ=ie@suce;k8KwZ#6h4sz3sW`D=yV0Z*uuzno_
z$IB69d%UUkkN2UkCH9ZwpznDWq+rhrG0-fXf#`3v#Qrf8C#{!N2DJKM{}|BcBiKKV
z@7H&LFMe?Q$0$yWNwI&>=HboEn0a$?<@Wa2mu>e}m8^oDV{3Syx9_x>SVOU6($4j<
zzS}bQWV;!AvO{UGX$&o`Xw1&2Y|O5|bnnK!6^*eQD;hIEXOP}q*%+%I(wMzz2zZz7
zz4P6Q#xT;tqgEo#J!yzZ4QIH}7lJ+y`hEv*O0kYllssNiT5<&b)7Wa;*^S{7CpLzA
zT)6k<x7@*{px%Maga7%XZG-4MdJo!_f9}KXKAgaeBXD%=1f&MoHr9a$+s0jlP~=@?
z^WH|>v%ZUXZM|{aS>Hu$wH~`JUeO%p3P=A<h($~{F%}(-q@=~8kb*P@gnc(g>>GrQ
z8zYY{Si|{zV89N-=MGf;2^Bzfeou&nef{C9A>!LXBDF3JzG;6&x)be!sP$;H1dOFo
z-l6r;v!QE=ajpbANFIpD68G0gkKIB=m%Hl$@a6;A*0IPPk;#ap52DyziPaNDB=1hF
zo@h;SQzRFX#-q`15Q*Fq=?=*F5t)OdMyq!Vh&J=83&>$Hi1)Ga%ubX%+3=k#_uHV{
z<IV9v(A=m*w*h5kzscA@M&pQO|Ayosl4p|S!^J(}E|8ZXmP22(?qF7qqpCR*NS;KJ
zS1D&3cJ9d}r;_B$-#vu~|1FXusmhQ)B}p5XJA|npkSt4(>|?c^O0tBhZD%H;IU`u!
za6aHhKq%)Sri>st5oEhMk|TN5-17Ew00Y4&A+z>bq#wfNG*2?Z-sc|?>0kv8<#!9-
zaLhCu5w=3No}C<%3C-Ql6b7e*6$oakLWXI~w3;geO{R{Fu%sT$WCenmn4y}PzCOoh
zI@xC8&lo#c0cGmQ>fMM8w=mOYQ_2jR;Sy%BiOPVcN9VqWvDvi>bN?B0BxM{vMUKrF
z(Jr3u;&lsGxMulDWCVyzIfODqR-SuGhVLJW;yG?xw=nG+#Tm?%ja+sOOB$Mm@}-Yx
zXO^ubNwkq9LD%f<k8}%+t~1gnm<qrLZ-L3xA>Cye_;T(C4mz$uNu1IH_^0AKFm+`M
z8ySZE3A|~1+Y)0B`UwQ)+u!JvX9Ow;HfM$T{~yIuj81(FtCC=4D+98X;3opBLhBE4
zF*eVcU)^vuB5XhKr$pdm+H;oGH!wnt;1gI|=C!qM#&X2^(sD#(5fp*thy`rK23rZi
zFQ7hHz(f|{pThZJL=&M8V*H^V(Q3q>@~Dwnu;zo{=d4NOq$F=v)TNq8aV$`=H%Y)`
zM9DLZWKA`ZHy%tzl-!6d<kZ&_S!Ki*0Zd@FiP%s;T@`SlAFl_PP=dXmUK2>Ksi&M@
z89r!C=#0I8C|?!FILkT?L<FNpeY!R<$^x-EhEQXo;|cyHT;Q5Zcs&@*(f9BMMsG1<
z;|P3CdQRQ)21fj{62(&^Ym1Z2Cz1(C-uwiQr;(W;SLaJ5ADBD~mRE(yG;BDD`?Drk
z7A2?}+7jn1$(x_x-3XbDM$W$uxA^fz027!_Uf_y$0*R+KLfGuNWBUk(AZ;ej`mPo}
zlFKgNYJ&Zcc{S5}kC;1k_JV2Cov9~Gtge}NPR-;w@fovbPp^$1w`kyiZWGU$yC7aS
zZ{F<MI7ZRq)8|Z?K5g3cX%qYB^^5n(FBmYt??mu>&7C)Qdavn|r_7o-%U3sX&g7{x
zXU+Y@)z+S0tKSUSdM6eo)GnBkbmKL3PVKDPN#{(Rnm3c@bU*tWUNQKi&onGhfB;Un
zOawDQ@%ztA{zTI|!Np&^MtQ9UdsFkgBl!cb&R(~?aL9YU%?6m^9<G^z_)pv9A^vF1
zjDp^veqg9uYcBM9#d~{|7kW=PGYY|9YxuirMtZH{-g$XmcHH|WY;b>r;SDZ6Kg{n}
zi>zG9qn|amxBxz`iu*W8hhekk7WHxFEvPHtu8;E(40k~r3H)MBs&ksIDM~fsHS<%e
zW)>Owi<&;v8s{e(M_o13YZuI}a}rjd6i;F}xPoM@5^GM32d_kB$^KaG#MDA2=|m@M
zBllvHCRL0bU;L$WvFct^=gq~!i>Y-d&6_d9Y3f`oaS0D<$fI4)T>Jz6sOtbf<ifh5
zv6JUi;|ccJ`X$$X_PpG{bDfX%X4e;i|5^Uu7J8Y1kbG^C`DyqK>wt2y6E$d?h%wTV
zHANiS;3o#pe-j&B@^RYKLTB%O$fMhiuW)}{jP@eVeI;_bD3Q89Y(3Ell1sJEaW)b2
zn+cV`siIA<1N3>KmkC!3*9zIQVE)^M4+y_6d`$Q=;Wpt*!q<dv3f~s)74n2pzp>W<
z+lW3)XzVfITRWYx&w-wz^tr-y!rO!#o!~h9_k_l7g2A~TEB)t0(7zOI>?WXJ6m9G!
zpm&SjEBSwmZiRjT^K(3y_3tQ}4wOkBE4ruX0isV7Jyi5a(c?s$^&H4=)^PymDgAt<
zFB82=^p&DF5OKUW3C(&9)Q_`DS<gqs|FQ5_!ruuw%0s!o3sdbLG4ye$-~Q8wjxs2p
zE9|E9Uc!@v9Nb|(^DiIBbHIf8IBrD#6k&~Uq3{AC<jg;OfL|B?8X=mG$<L>Rsh5!V
zFX_0D&qdNbguR7>geM70gzVo_{!F2{Z$M8MJxf?CH1`kEFA;sY(A+=ZUnjajc(ah7
zA1voV;SYt62{}g0^j`>nD|}A)7vZZybALhpAEM3u1^NTg9G;@SLxe{Pj}rD2a@?45
z#|y3fszmf~VVQ8OkmFs<caAXC?zv3-3x$^nuM~2CjQPJUyi<6O@B!gNLXMzO{%PT_
zgufHMAbd%<Q~0KkLvGB^*~!G#LUTWZPPKD(S9+e%+|Q6ZK{SWssAsg0<8h>`gkKYy
z`x*R$**UM0{MEv53GMo<J4A01eoy$Yki&c|{}~}i`$+E)azu}`z0WzYN7~-!9K0iK
z|JB7YJks``T^y$)T`c5q9qH4A9F`+}t}ylf=4c($&HW8D??2g*$Y&th`}=HNulD3;
zeG+z5`||y~TT$UR5a$G^r-?liWFp{Fn{X8Nl*6evp`XwK(-@A$hOWp#<$6LUwcIV>
z*}!YZP>Rj!CcPWmeYO&Tv|_~ZsCNpnF$_c}h-<{yFJqISKGv%eTTtJ(k-+DX4K_M0
zMQ%5ge6yKys~{IFcP1LyHkHfrY`J{qTiu8{mmyP}5e1tz4|Gu9z>a>ulE={+o7Km6
zhRuVhb0;$K{bhqqyAX_^zTp9VFdZiJtwY@Ap^k@<iTxZKZ1h?%g8I&YJ{~9Qmx;~R
z?-s<FCm$QbCFvNgN;!W_|1P$m+&`g&=fDQ0abw#c+AtIM@jy!eSuVpv*n;(|Lj8DN
zSU>j4ZT)_RII2?(FkvI~@x5+?Eep*k(UzH34Sj#GLO?4=wD$^={|J38v7=_7fNsp7
zVD-U{I<O#~3<vv9%zyzc_eD3DCj+;Ie-9`A6I0~dQHK~iYN55G?tmTj{nKZb&YZOK
z##ona(LFIYZBHze3BPhfOJOO^7~2>dwQX<v-9?DQN(wq`X!oQdP$9^=$m2o&Rai-%
zj17a0^of#Au#%>4yM0e6W59c%6Hk6G)Z<rs+rm=XvoUmvETtF7QhGrY7s@}kVYd+{
zi0#&yY0nf11=vZAebSBn6dZ3XcioDyhsksoG<fOA<XL}mjZB`y-6=CD6OOb&LEdqc
zDOzMW(GDPBGBrJbSoB^nlP1$sDYyl@u<vE=9h49@UgkW0`Gk9NFxunGF`Un0U?}at
zBMC=eq*gb^Ra#)0ZeTdf@$rQ9^k_(=abA%V?ThI0Xm3Q9MK8vFX>=1f^-)?Amqh;v
z4y>oN?ZJAw6O?Z~y;#=MJjlX&x*>8NBI(A+x-oJa#JGxV0CRm?WGMXuloz=vasnic
z_4IK>A~#100U0Bi<)w(r`_Ov?9N&8SQiKfOdg{kB&FsaO4IkFiGa%{?aCtloJTVL|
z*Ry5QX|a1eqjAKt+5dD0l4K7$dnn04Jb!%H<xC}cA}hC<<V=!-Ngj?Zhu>iCNhD{J
zWEaCdnRUCLq_NAMLXvYQ+wz0eEo7bC@^%*i27pma<`njs+Os2h5+m0kQh~@JR-gm>
zl(2*`Qz;_mbu#s*Hq&&Q>3n9g0?KqKGc86Y9*#TTl)_IiQ_A<5!6qsL%#NHg){&R4
zRhauPwguAsPdaEyr2VqJH98(*jgB3BqvN4LNu0$47#-OnVRXb}JsEhlVRR($edpU2
z8C&Nk5SVX&qod!gsUX;#6%CA0JjLk9SEK7x60B@xK$cA_5m*%(4vB159*jN>j7-D^
zB?P|9!1tHInI`U>MqqREoQ2DbV>^}viywhUL7jj^V8v;DB(f}7AF296Y%pUIe2vS3
z8qZE@Y-)Yv;lV@|CR&ZKK2jr_J8WEptFU=+E^UtAuUOI)**PK0!!&`cW3WZAv<&7w
zMyVX;J%YI_o$-Wm*gR*!@&-m&D3<pT>aa00EPagfh_KX-unL>8^f7X+&&S>bDlf(s
za%va(oaD0u2btiNB9Wy-uHMQec}aU651l8pm9uQwwV}e?!ebij`30+9EUSUiyr8Xc
zF_mPmFIcJ4ogf)9S(8`zMnfleLHfIRzJ$Is;x)0ZSeJdDkP&Z?>$QOquk~PWR-Sig
zo_8*ccwOQ!$*oGK5%2vv8u3=9(}>qtH>2xPFN=)#TAu;Nr3+@{cK15Ry`sV1<1*E?
z+#Y8RBw_Q|e*v9uGb$M1Tj~Pt{_roiBAPFX12()C8SSjqB<Kn-`74_y*02Q8?B9S|
zX2)x(1ut<9QcQP=I?z0q(gr@Bxh~aaC@USx`O@KEZM@fv8O_=05|`;?n&*N>W9#P+
zh#xT3@@GEQKF13#D_*i>`xmND`42z-_f2rU9iQYj@QGcV*>Pps#gR+GmwKzP((X&U
zoK8-2Yv(#3E!&<vGXjtx@Ro0zBoOnA<t)kaFzKAOGj_ar-uJi5HRI{e3=P7;6ha!d
zk7Jh`$o#P5@I#1bzQKT;6-0WXaF%ecaEXvz3Cdk2{DzRnLjLW-&B7lDpAv2t{$BWJ
z;a`P~!ViRD_8_3QwJ=*~KBB=l^J;-z#P2N}DKzV$kj_tg>RBXQDg2I*-`q@39moF#
z`K>TMqx8RseoeGlzl8L6MVoa?pwrMzqP}b*=tD#s|7xJ=w~Faz{2sLNuLhc*h?Fl@
z`Y6%-Vx;^OBE}782p1^b*x`^b)t_4GdZfD~f4}e{>DeN*<MZ1@KQFnLg{kY2aG9En
zi)V=D{lR+1g}K5nn%!%kj@!(W$N8}908M)a&4C7<r_RD-gx!Vxg@c5JLTmpTExJO;
zu@UN<DCEcm>1v^A|DfwdUn;ypc(u^3`)d$=vyej{)b~F^j(w1RO86V0xnIEFA^K(E
zF5%yWjl%bZp4uJV1yOHXVF#hHXM=x~=u|tHxqpyeq;zxNfF3WJqbbxoOUOYL(o2QL
zehqr9=#9c#gd9_$ytQ9HEBcp0^L+mF?MD9v-UmNhb|b#eY_Q+D{Mtq{O@wWTrDIUg
z2Aft41|G#up%PYM+<pz(2m1|ZIthCLzvgWoiarlr#Q}zmPD_zH5=!_Sw!z9(fe|dX
zBf28l(8+RXPvLP8Q|(4+V8+3>!Rng_Mo`~znEb=%I`y^2X7ycyxXpv8a}4w)`$x&N
z3y~JoH!z@&?+vSO9pXWK1E7!39UE+v11Uj$!=aDI$NGJk-RN~>qCMCK>f`oZVZIW|
z@V@0au))f00mIgTX<H#@^N{9oFg%1USikbX@v@g_kN0PYqdL_96Lv#iOYBBf(AN^X
z5&d7b#BMYZ?X;V%1kfI1?}CE-{G{0^eo(tn|NMcz_`%oTZNf1iMEV)<?MA!5=Ua`+
zjn!!M_Aq=Amd*6`h2I`;Y)02+_T7dRcWx9b<>*bYy0qdAZ?QWt2mS=Pdamso(Q~<y
zuJVo8xm-zi{F_glTLGVf=e;@O+_pdu>BqnM)5SxOUhzg`apfD4b3K#(SMVZ>x$-Wv
zUFVXolpI;oez)hf-qyYJpMP@~yC?n+_U9qzOF&wbcK?9(q}@Mo9-WH&(Z40b?g|`B
z#xzh|fR`HJ+iwDRFe^<mV182sTM|2D__G31dXzIE6g`WC|8FAC45Ss!VnR4-=BC6V
zr?JRblyBCg0qJ+3yq{B7?odd3oM++XpUsRh`<o&&C&Z0iWAYn!ViA|^H(cxf6OeWj
z5}fEG&}3KG6@#%fIuQK&C}&tKi7rGcY(#BA*#8r)Loz%KvIQmnPjs38f1)EPc12`0
zl4v99N^-TxQ2K9~@yg`?iT0AdO8+PN0SI@nsTgt_I}Oq03%w0{HSS4_#=&c|n&inO
z&m_s`fO|?6NIs!5xe&}P%7hF*PBJ+o%q=F#zE|dOh{3@OqU=Itavq*LEQCFKK$%^s
z%8*Z!G&39w$$o!kJdxT3S~9yQ$RQ+qCrEZ0GC3p7J(b^0e<pc8Q%8~f2gs}wNsi`a
zaLaKTzY1P9je@Ph+<(SwH3wV(#${uH1z>jJm==J+Cu1TN?~&|)6$OWj+i0n|m3Wm9
zZx2X>K8V4JLfC}OH<mDVub)6*zWuEz#~FbNg3Vdcz!=3-tSCJVtCC=4D+98X;3opB
zLW>7+I5x9%i;)#RQPr>-5&xBT8exOsFRX81gz8~BA+YLHWDlX4bzH1GEh$8nCrb(o
z@D-g-*o=)*fJEqt7%e75n-dn3)gbv6g#m+b2R0Zs!ii&L7Vu242ME<>@zxpOhMYBH
zh}C|)%m`u^kgemnkZc)o8aC)4m_XS=Y$&UmSmnp7h%-%m%@}|Q0ol4jaC}`g`{~L+
z9se2bR>NJV21>FPmRn`G<Wym6?YuLlTaC{nO=XZILtJuLlbG{PSvLrGY9PgP$KwZ>
zz+<b&2Hq&5(i7+8aPT%^gGmT`6UaImTLh*fSezK;5yB!y7-*tqnc@mWJ$%ENwzLKW
zbHL2RsDJ&&5^gYJwaXhA@yp_T1rs`9&%2BFh7Fr-L>Q#6#N#I9^yK~{t-t!OSZU?E
zufnnKx3mhUFuAk}PjU_Gb7_@1uMu;Oy;EE-CvKKj&B*f(k9+69DsxQSJ9GoBG)Kn0
z#UsnH_3&Ed_2}be=Xvw;yv)4OJ^FcNdEQgbj4|DFr+Ddc?*{yBX&1(bT<1gAP$d^d
zeKJd-5{8SQ@nqPT@$n%A1#v8n%PTO;<MIa;42mCDGkx~-$+gqF#lMPS?%s9{U9bMV
zrqoQHJ9TEfX8OWewX^2UjrZx7-*3=>v*NwxOs!sU($sl1b<-F1nsYqpx|s{+OaaaS
ze@6Af{=I6edrd1CK+f!Wlk0k6>D@^)C)Z4i_c~|Vd6R2q^y(AuRn`~d{B!5^s;#S;
zH5DSWXHBl1HTN72{x6t2wGIXLs-13-27zh#Yfq3)H4q$d6<1>Dz8RCz$F&cAI!n6}
zM<657hq+yBvGLEpK}_>#kt4&P^^2~8QXCr|d_B~h$+*soCe4})lgiww(<f0$z{2t&
zb{H5M3utW&IQvZeA?#B(!<czy2eQNP@mrMHer4q1@Fm`*w8DVqTVOI5pE_<Hq7f`>
z<$W{ycqgq*babmw>sZ@xd-o9cP<U8B%st#a!tLaC4sjmRej&&UJ9{`JnF#oGTO!Vg
zr<a9gdf)_uhsPae$^=64wL<3SX?+yW`+jy9zlHC=K8g(w!Ho08*i*m@65s2b(@Es#
zEb%ZR=BM(*p}GGpogld)A;*@OkMC>ZnL_iC2zs_?j@>YQv2c~}O5r-;twQz!D1X23
z5#ck!UkZOOd_nlKaHnv$@Li#Y=0d$@+#1+R^kCsA;RN9{VnlWrpc$8Lg>?r?UqJ*-
zC-2nzb<x*~-XPkHLnEDY<|w~e>03nqNHjmwn7&Q)bE5w&`gPH7iZ<iWkpGuxGyV)Z
z1MhRz$BaLNK0<U?B4{)IjP!n@2PvIjeoW_QCG#`z_<5HQO}hbRi;fF(g`amjiD^$b
zzCY@C{vv!;XxbCf-xi%}CyDYpAU$1Z?IV1!k#FrId7`a-<RsD7J~CW1KkAupqA;~R
z){1|gaGCHz;T1yDE}<vYE^@ch%|H#(t$pPC;+yse{x3vxoQCyzUTEx!pkEcuaRsJx
z2#M&i9RaOfBujKVAqO6qeyp&!u&>axN2CuEJwbSu(5?fj6@8KLQsFm+-x8+!HMI7S
zA1nQ7;V*<7>tOx<BIIBP>3<68CW>@KXxH^|{F?kjg=U=}XtT}_c%1lsg~tn1*8`m@
zewolbzdyuIW7|`Ew$H3jYJCr19$&8S!6`KXP1}THvB#@4(ZlHHvlDwO*ApDZdF>b|
z_kfA{JKF={yVT}k%4^upK|8a-rWJ#MN3>I@gx_<V9C92tMAI_QYSya~o6Uo$!#2d{
znhiE>8W=Xtv>vDs*Ol5})2hG-mK#IoVGZP1F3aO_5c#gRc@T9jLwk)gqF~eJfez|h
zhepfy3iW-Mo#sxpf2m89bzzFWI|BOn-m>*$U&GdcIv$3;wE>2WUW>F~{T_lo9v|z6
zQ=ZUw3*yX^kBwm@GI2$M4NT+qU7?lRfJ*Tk*kI+hfWf#8*?14zJmm2>7#_kFtl!qa
z@wP>pJ>H)oj_OncOeloDL6!j8ve*|4RNL7GeSc_1j`C=3iBQk_fq5u6w%lyQS+}6R
zO*m=Y61kG)!cKz^@?<!uoo2v*el4}r4ClqdZPCv_Vtr3pR_SH;hG({Z`pDAAHLHt<
z%nV;sxcloXidJ<l^;Wrk+<o3#Y1gce9ab8>X6iO?Evz;UEH;^gO3NFwXV2U13@>lY
z7zHninV0Ny&na(=4PLp=9r}1_bZ_YGvYoG<f6+eo?()X)?8|n>VkLV+Z)N9yzqsS0
zC8d$Qp?Ax6zOracV|>)Aof#QFf8Dv;T@M|1yBoZ{q4$PC_U%LOhU__|C}n6m=(3%=
z>ZcciDjCz*seTAFtlk+8kJuY(oHVrKqg_hx9h&jzn9{t`F^%m9d+WzEcAV{==v{Ny
z_UQVo((pHra1Sd9uZ?{3u#(8ywDs+FdufMm3xDfRjqP`g$DgREb;Z7@>zZ<2r1ss^
zz6v$yQtF;O2EH11!d}$M{GW<8qxW8Q9^H(K?_dA0+ZvIKi*RyR+E!#vw7-L~Xc!s*
zmiIgW28=~~D|&HACjLY9JQ6%Mijeiy*oQKvJ5)4>{BX1fGI)Pup%a#q6N{Kx7qRFZ
zBqU8pRTMj%xqY{d+e!Ow8@a09%b&ususPnqI-@6iB1jZqUgmD>RTdEok2TEj*C3Mk
zlNGyfY5zvL6J^hAd6f76vgkPMmqyuluaELBTM~T}d)Sw_Oc(Ygeuc!wU>CmJy^Zk~
zAR7L<%R9VPn0>(3vG5&{ix5fAV$xla^+=+vX%aQuEi#neh2*A4DTK^=q?ajuPlTT<
z8SZ@KaR<8g<N0JT8C*{OXmciVx`P<y`=w17iS7w3dId>7&)gGPH(sJPxg-aF7s78K
z=Ku5RWEPr<E$a`=dkV=hB+sGd!uue|1IRj*sYO(E6UoP@s+g(#cF7t>atNzvY(uj!
zxZ#$t8ricj#NkJ?`clYn=b{Qo>Fc<|CDc#RoPiWF+#Grx@S|D9i72~xIJ=xN)|M4(
z73ThPY=Zjm|79r^pYlob6plP#oZ@?c#wq(gKs=Y%ojyT4XX%qBG7tn4h-^S60YZr|
z05L5DqKt2;VvL{8NFXrd{w6HGdts>}3^viz34ims1ZE33cmv0n7qFJ+Xhi!U6>E8x
zH!xz0u57Rsg%mT`;1@QQU~4nB!6x!$5XT1pZUnzJr!^v)2HhcNt!Y+#m%*}>EMP1I
zOkjRL)A&H9QEb(Irn8fo#w(9=93tJZp-=*k0wtB(Wa{K$;t*Zmlwyjnv`3o;r-zkY
z+{E!3Ih)z)j-b;8OAPh<^&9&fqAy`fbJmum6?AG~{55Q-1%cH^ElP+VV1rnB8Z0v=
zZYppZkBXnGSTD7_ff3dSMn6cKU@M4gZ&}Q89JVY}r_Py=E=M<z9ojXJ$uraz%o+!y
zQ-L&_`Ef*^#pY*T0+%|<OeUYCZQ+g3WDcZ}&tvGAOfy0?&N0f3L=!q;A2KoC2Yz4+
z35Fp31kyrZ#J^<KPMth^deUj%e`-n^3{%obZ+_g%8thfaX)J1$=cU)(<mKdf)p=#z
z`(pi%w<z8hZuh#uh}4Vz{OShx@7v9*qfyDLjl;{IcYeHw*E;XWQ@q8@-vfWm%In*^
z`+yTq_0Guij*WX0^1Q9iBa8ZX%P;8FJD<POY7_Tr^St)>o7VNq2Zt~|>|%MzfPV0i
zS37gojDW+s=2rgLl{!hUe2Dd>f4+W>7Df2}_7c{Ku_MkLI%)KXv7?K|4H@qE|J6!Z
z4eXhecf_&t7Sv3g-g~sM36#p*Q`>t#@w}-?&v`*pR-n)^!^V#)s>C5-SUsMwdvU=|
zLa2%5$6VA>I)LL^kIH%H;Rc;oH`bhyk82NVQv3ndHGM2Ee~Cj%t`{<1=!{8d{(!!?
zwmOGRY%RD_PO>^YH~-bPK+{r;cS*ms&ssda?)>WM$p-NWt{>8}H+qa@d-{+yM4z&$
zitqiPovLTx@y@4vv;O>wF^lSY^M9_-wB5>|a%c}I`4%JR)3950L^=Gf_XEH5lc6Q+
zhmL?aU%0#uP3>0pIf(~fisj0tu%t9>A7>5G3CxeNic^H6gcZWGg;Ryq!Ue($g_j9A
z`HlK+6y7e}Ed2jkLv$j0E~wXO!s)^~AwSib&M_}je<B7BHwtedw!)ubmHv?EABZ+<
zjgbC~=-(>c*aV>W713`C-;<n&?icmOh>&Y5`cTnFi9SX&$22M5U-T)W&lJt6s!U%l
z`f}lQ!Um<|a+u@e9mC_~GlIyrOk}$znjRvstLSdR0%3n4zoRKXQfS%_X!iKYH?~ip
zX-B|w#h)u&AzUfELilyz^}-v3-xl5~G=nM7`;h2Ig+CTPBittBrvU3^Y^1<9MDG!@
z|IGCFg_*owpxX)$6CNqd6|z%LId<%c{GKG5_6Iyg^cZ2KaDwnGp=qCxpC!6lXxc0I
z{CuZgyXNOA(N_y^65b}Xwk*5mhckki|A#`m=I2?_#<q&|zleTQ_z$6JzexX==vHi3
zpxX%B3p)zq!d#(g$B;L+R^W-^oAwOa*jj;R%^Z*eB-B4i$gvR8H9~9Kx<YiSP3v*-
zpA_y8zAQA)QH`NfF9XruANKmSCqFBBfBfhF+Dd#<eD1AC_8rD^$k5M+#2%;Egrl%W
zbHRJr52<oYV>lLD4BNrv*pFeJV7Y}>3HY`*FkEr~6L=3jXe$Md%~FCm9-U4hHip09
zI&+>pM<duIsE_p;ht1|e)aj0de=?$A(`JCSaVEu~q_sV$K-v_<gXQL;8`0caAHH*g
z`nsbsaqw)gY4gDd>g#ui|6J#Bw8mzSV-?~y52DUU=u7rxl4&cE7SvY~(8u?N)yHRZ
zP~Vx*$LER-Hp*vtP~SM{gXn%Xq}#w_o_uT!xv2col=H{*`>+M&zK!>2b2g+ON)BK`
zc4qQglfmO)cm!LpeiH-7%O0LR-lq{qb*cd-ltW)jY)G@Ak7N8c*z-aRG)reS^zl7%
zFdNbqw9{Tz8PMv34XIy#(u8!-wLZrW>NBvVHl%^P>6@`3MP?40dChCt?ybeA!$aI-
zd$L0JHimX&?(;sFv~xqNf%FfT7TXhxJX5-5kDJlq^^Oj_#ie!JoV9o5zOtQNMq-l0
z?(}^wEIhd-g|NK1`&#dH-pX=dg?VemX78;m&&ArI^_xfT4ef;$>Fw5UWwj2!l@%`B
z*}8DZ&hU^37KBBh{})*I^RrfEB~O-g-tA>(Zo6YoC<aerC;o7co9RJ6^-<e#@F({V
zSaX7Z-nteS)xQq#tAa?zE7<X&afdnP<PNqR+Js@txdcq_DC|Prin$L(jzxm^9^=-Z
z+&z>rbAhZsIeKL?{^UZ|pBya_u;sjCz^ocd+H%Ul^w`hze1CEU%<cP=n@!ceKe<A3
ztv|U+5U}O^jq2Rk4jcw-ImT^jIJ_8nn%Z*cea`xm<1=+xbUgM;qn!UzA6<|5lITyd
zhb`wah+11t9av%CpImGO<CnX<BNMiq4ZbbsH70G0@TR6MXCXBteaoFd@}{IMhjVMf
zH_MjO0Yt!-^CVO-xODW|W<GZAAV%ZhW&Vi?#+Kt&;5h)|MAqg^Y;D+?bqBA7D6dx*
zCX!-_5luJzI?3jA9p93Zvy3_mw}2Z0GiNvR6;aJ0B(Eh|%v9!WJBFmO;<)8m#)dO2
z5B%G)wKH}cLm~x+8xv*U3n?((7&7MsDj0qOxIf31!%s1v<b<D`k_34h$q@;X(`s@~
zMGkia^U`~6PJgBvatO%wpqxF-bsxpf=Mk`4Ia?9&$te(X+8>AAA&6xgxy6+8WlZ!z
zBQqRK{$0(NsZYw7DA&6>?Pp>)88N@SC6wX8`nnAH0p$)^gPkvPBV{__iR#N3vbT8<
zw+gR@Y=_UkwJNZF3NJ7&m<kxLvV#VyfVC=w8?bFM&A7Hp=ESK^cgLsEza8A#jfZT9
z1K75Buh4`ANQ6AZV4xsu#pWBQ7<(KW5(vz<ztxI82-ubgTP0B0z!=3-j81%0!mvWv
zijB&~24oZVqZktX8l6ty%>e7lq6S7*`9yW#Z%e1&0^S3Lf8MeNM*Ol*N6duI*x!H+
zD{p*8vU3q}PN{J^HQ4H-!doH2{7SJIsN-nEUS=2b_*I-h=z|Ua*&_HAtanWXS!x6x
z*kCeZ^bR9-Ho>p&GPeP76Bc35ZjfspOommTV2v|0b_1{#VvE6aRCvsMr?Xl9Gzy$_
z%YjX&fedy+GMt6gX-1A*a##$CAh4!Q1;8+2F!qJmGNFVn=H{EdU)FH&bDHw0n{1Yv
z!)he6*vhc1cBss?#$}!KF%f(dY>_co#F7VAj<j^kp*R_J*ii4f<bjdHlZC}s1RYpF
z08A4KvFAz7fgLQRmL?s$LTpqJLW={KV9z@A7lNT=7G**q_Mh}6uovh<Pa11*ki)Th
znw~IIZR{Sv_6RoIm6pYuX%n_)E+p9xVQc4{CvSqyT*yuk2w~&>ZNrl`0xZN<f^8hO
zGqBCZ#)ipj$jaJ4nc>)Y#jWf_o2WFNbn>dOO~Ez;n+;53Uh+7!6fA@1&4!JL@R;ww
z#?uiD!Fpeax7HWg&}khTehforTdahOA0-=S>$+RYkA|_bcYd#4uu0~3?$yUz9MA8W
zU(nl|I>YOK##!C^PVdfTa`)m_W51FA!j>5)jhnm!{y}U%TV=v<*3?RAt(-xBgf01v
zSYrKAGiJw0li)?LAZcv+WUP-Vrct<y3H*U9adavE3qPIpX_F>Z4jr33-lS>rOIL;m
zbY<AGb$V0H{DY=$I=_gv%iO>dn-A<}ZI|GGme<;0_$Ls;fjGOq8hjSlb1*0!2%Z@!
zOENq&q8Fqyk_2MS`8@0hes)5N9rR@QC^k!;|K@C#&3Qev?UyB`Vf#2X%Yn>~Z~LLb
zkwSg~kk3v6ah7ndaEb6j;bp>a2yYbLF5E2qZ?#z(n-9*@ui4qbfaf2GppDH3w6XO7
z&H5$qL+I%--K?VnKS%TtM9^{3W*r@9vu+9UrAn_7R!eTNXltvyO!QSsrxP0LHS3h1
z=XTMXl+H1Hrhi}bPeeaOOn01LiT@|@UlMJmO(UOKw*<L;;-_J}fyZaoDIuNXVbt>#
z@w*HA5s}U@E2eX(h51H{Z${lfPZZ5D7RqsMFy%O6#rzxsBfUa2np+c_6Ypf&pm?tm
z<3c_IN%s);7IN&F{F8(w!r{U*h5Rn2+;rhAVXg2y;U&V$g=>Y^3HdokJvR%@{Q~+y
z(dNDZ{Ugy&37-}IPROxv>Ul}{SK;4<ZwWaTN4Yd12jfT|CQP-#_7=adkfU{!A1NF!
zoFJ?cP7{7jI8V4pSTDR(c!ki~UauF;p*EIxw~#|&q^-@BqkW{e3sY^bZ;Rh3Y|VBG
z`Ap#<!o!3dE@b-g!c&E1LhEPrT+tT@FBWoqk@@cuJ|wjMMCppk)K_TN|Gg^uO`*B3
zpeJ?RpZ&j=UEgQ!8_1dU5Wq3K4}j+W0h;>;NdIo+pC?=*yi&*kU8b)S-YDd_CHapC
zIYvqP&q9txk`Cb&Oyn>mF)rjdB<a4wk-{-T^B%+N+1{UMrbZsg24lk1`?$UMd=Hy)
zg~thd3iE~igyy}6`V1Cr@9R;b%Z2=arrtAz=6wiyrs&ziYGIvlk+5F4Lby`6MtH4o
zozT2Dq5lrin}q*oHuL`i51BNd;kGt?A;ABu&HPDLK!I(Sfo+TRv*CS2cz@Yo(@Ma=
ztIR1>!bEf@`G3C-pwT4Euuu%hHfi%9>RgM0_`J5kMrVLw<4k)9O6J*01=6M<9xS&G
zo$7m4F3V#U;sR_zeaE(ToH%$k*tGdz1oh<}=HJ&m4rEE_TZOpIgQznMi4QTNVAEED
z4(jVieMqFf3~aW394NMV5Ow|yeU}6nHhMkMg8E7hPY!EmBF*Z%4RPk-vxDJc6h?cd
z4NT)kvrAC!u<VxE%vV8fpj8HBxeOdv4AyTH>IYGCy!^tj^?Mp|RHqtX!d3{e-(myn
z#E^q6P;F--^s%2{gOwxVwUY?%Ltjg5<~>oVUWr`EYXF=1fP#-;Gw(mB|A3a-%vZKE
z1vXiCS^Yq0=FpjIU+d`HP<+C67v3>po!)a*tm`(ctqg_X@iM=(?Hk^??!d}7LdFAT
z+c(_B@i)`Xt%QfnsyB~0H~wbSc*;EI%@xKQ=8!ki-~ls2kC=;J+&;kVU(&B62c9ou
z+m0@M$9TS^B)wj~3%hsqmg-?#!?+h~80Yc*ZK@b{*WkovL~#Xr+A|$ES@3(w=NHW1
z=GUKY%=9Qjkt>ngdypyC@8!iL!VxZ>^Il=RXqMqbe?*8y%s6W-%AQ=(&>aKi(b>8D
zUb0`3@Ox=GCE@7#kby~i4w7Kfehtvn?`1tWPINbR*6-zD#Fs`npRPX2p6-$;-(Rq0
z)0ZS{**^po<8-nE_`UoN(gS`k-=<{J@8w340l$}=Z<g?T`72~~OA>xBF9*rsPKHpM
zzhmbPWt8_-=2#|_ny&7eLf`G>u-Qng0pGV+kI2L^Yyg=(fwCh>=DbfW#uMd>VCL`@
z?|Y(rn`D2I#uH@~gnc7*1<RnT43JoCXvhYigrVAykNPAG)rMsMH0LO)s$|}OlRPFt
z(pyRnKS})5(IoQ|B##eM0?q-nrOo>D?E~{aH|Yk<v^*nRf=Im3k7p29ice%yfeham
ziI9sJth5A*_*PoR{C871f%*0~-{RSboD~F{v!a19iU<5=vSXWTSmOyJv0;T>bps=3
z`b1R&-_)!wRs|+ij0eL6zUNk83uq;)Ben<@x?x=&qkbW$5xQf;Q4#zi;31JkoQsV)
zU{qz4V>z&25!h|@9C%1%WCgZ>U5n&O!z#z#1Qs$9TL?!&9An~Z%7~RdzY1VNK(>yu
zN}r}=Q*Y^76iA=hOnQAFop+@PR)1^M1->cYDeTtSoLtt$_e@C+DV_p&p)51musb2i
z8)bRLN#1D7D^2pK#)MAThfFN&GqArr5%VKK+B{>wxU2nquVHvr{ijB-pE|CW9rxzL
z3Wl|NT<JH`YhC9pL?nJ{&%WJzkM7;OcMorVp4V+8yhN6Q-PL<=d7fFImoVh)za-CJ
zQ1>Cr@e+BPnz+o2W5+BIODs?OgqG6T^>ZJ(Y_6%{ivDw2V7N-ulxx+JE7zK^KhcGB
zwRVkIvam14GPxExfBZz8JqG`}b&yqaAHh22->+<BT9x`KFS9e>b-{IZ@xZf{&()&L
zjFsNSp-bFQVe2P;@_43Gl>ViiO6TbR(oV&5-;ABgZ!gWQt>dE!Ar0Hdu~YF~&GG#r
zA>YZQ*~KTapF^A^WcPqHzfOpYh3wFgzEa5V7Sgv0Hwo_-J|cWZ_)FpMg)azS7VZ@8
z7QQR=@a|(dorS%G^lCvq9jy?}_&Lyyo6jU4<2JL27!+72xfP<VU&w33|Cachgq(y*
zy<3D&i2t<c--v!r^vj~(5*j-d$~E>WU>uzu*2DODgx=nw&DtZ-CyO3J1kFzu%2$e>
zC>p2592a{}JiZJe`_rV^qa~Vt7LdI>(#Hu03i%~U{t)3XVTF*LXr@mTRtal_3x!LC
z7YMHqeqG3KMC!Roc&G3lq4`orx@j-KAB+D};j=>1evtm6=vRdNw50w<p=mFmqr474
zewY&53J(+7HFL*^?k?;v93(6hmIy}+D}+@-+wS-=%ks_>E*EkNG5OX`^L5b;!kdNG
zPV-&Sj|zV*H0=+1ej)nL!oLW23I8tqw~%WHSbjU9S=$NPv`1h!@%aT!xs!yZ9fGb9
z&2MO?PZyf!(}&m}{;$U0`FQ-idp`UujlZwP{bPguG8+yCnolBZMXVOr-3FUh0tOyc
zPN5RE;rW#fIeu)TsbCPmA159Mw0RJ9XoKT@YlBUj0fvn;jeZXoG*j*rqy@{}k(K-}
zRt#yj+|=>+jcBxSq}yQ2N*#Z%ZkrrGZVh3pkMBa8hdQ=GAD_QA*tC^k1najVppVaO
ztM3NHZ64~_27OBd3>&>3X+eE!ppVDN^PGvz>bnhb=E=v#Fd9O%bK1Z(ZmHw%Ytmab
z{?3<9KdTJLavAsx57uv8;CK;D)Gu}Xy&v?oWc>XOC~3*~do}d6Wc+<2+G#IVT*01a
zjK2@;^AX112lnkN@q_=L>KVS6aa;K3FX{I%v-IotMpi}F_FYx9D*d`EiVJt&wIXNL
zoxs~x%wN@}G`zOLPz@`-8T)Nx_};Re7soP6BWu0gp1a=3DotBkG_$I6edjjUoIdlS
z%{OgEhhweVx0~B~%^D|kL&i5kyS%nsa~50UUES)MjP+%^oy^uZc)Koa?XAZ@t)g&f
z*W=u6q4iGggwlsg!ND(34=?Rv{3^P;Vi|2_X6IKl#tO^f>+mQ0(z;YMcC5<SHQb%p
z*s=WaebFxEjUAsUDk*PlKWg~UC-!A@`N_U;mmS;TN3lz*^<|~rx7L@WtzU9qY<;({
z99i-wa4Q<aWzXa0|8dEc#aki!Pa}&IHxsMlqU#^a`pVv`J}BN<6dKtW?h(G>t21kc
zdb_SlziWGTY5EOqZd_kl(Yf^vp_0(L%Qi<!y>-`YPG8%#r1dqS>msFHOT6oxZmYM)
zO0$fAM5haWkNPdtrQeoUX=f1k(IaqA_>Yyadk!v21}6t_z$rDr$YA<$Zp^$!Ly_Yl
z;h8Q$j}eIC=UU}Z<oyV{gug`7a|}n%W5Neam{3R2SmbLc0sq-L61=3nf&D<Qh&$g&
zBJCh@l2`_LZ{RGGIc(-Zg`-8J+?bg~5esjGFzg|dAedN9mjNQ}G>AFTr;)ro8pFXY
zi*kO`(&&BI*GCUW;*uz5P{0Dw69g;}zXrt2!{l<bE5t`48J-dOOlcMF2&Kj|;v7WM
zPsa|P5!WCogw=F^C3&~VP<nf?;Te%PqVbIQ6DHpi834#|JEJmgvCB#_uy@YjwgJBl
z{SLT87_9`a&4VOMNUkQyCyYCk_T9%2%jASCcNj}~lO*S5xx-0vCQRmgBu9|sab&W0
z>y9M30c2M7BG@ZP{f1QSf;q5P<btHtFY`}`xTAS+7n6LG<QS4P@$w8gZW+lxfy|mZ
zZ#I4*M)DXu4YTlb1w(L_M%K9^7L%x%cb>>wKxU7m8Y7xHl~p~BXXH5wPR@7S(|Nud
z4F#`^hB_24)U3&{l^E)HL%~#HsF9?m*nDRh%I2#!l+AaMp=`eELE+-I!-3@R!nO)?
z|2cNd82DA#hc0ys7(#H8@hsTi7vn^n3AkL`VH~|zf#5<mVvS8;#C%<*tZ*}z)+r~<
zhKO$oVXPV(tPBL^`%n`}4X=Z98i83oXYH2dj4)%s<sXtYyP<NNM5(s2At}pSDG^vH
z{u_))-TF7!jfnC_$FHHP8yLC6Cl)m@^0-gTY+&R`pP1e7S44JWg9(Q4w&BkYH!#A^
z9sXYyYha|csXtQeIba3sNl5uQ8D8L~M}_}-g|iW79kDzryb{Pty3SW^U18i|O*a|t
zM8XzqX;_`L$T_-!@uy5u#j^lb78wX1nCMr-sMP>-GQUbF#TLWzxjwnI$W5v$!C3+h
zDb^nqu&0*wf-VzS@8G$e2pZ)P#vm6i-yO@X3PZH;T=1g8W)vp!T)-(Ofw}3jGFg@6
z@70ze{b*CuGYKr!a~9VJj^Ip4m|)LpYi9#`ihj5e@Bp?nr}CQc*lWT(kvwgdW}KIp
z_Y9F&*QPPf`-W*mzwEUe6Nerw2zgCti+wIOv?GFl#n+BX9@^SbMh-iQ`soWpM9Sc7
z-kZ2Ha7pkm^#g_ZqQhk%=<0-;w)_xPuq~oZhMKm?gd(0$o+(pOPaRe(7JF@I8CG;6
z$%JI>@*8aJ=)p93B>4$ht25-}8yjd_sKuJm!vPczEFY!T!08!|R45%a3Rq<%D+qin
zkgcjXXC{&pj~hIBZ0c=@JcJDo5&|zNj=u_E0+V^)gI7mX`ZSY>9UlSYVHv7rCGRn|
zR1>IWD>htLLu1FAl#+oz*V*y|&ooNBY@`wyJAw4CM;I|b@Q{NcNIz~)M=$QbSpS@x
zvtV}J$M+Qa6U@2r&X0SC#=V+&XP6Pu$#l~Or+M>7df9`$*=O8+>WGuPqc?f2;&2w~
z9X8`f!}|5>g`d!k?3RC$Hz&{Q81Icg)p=d&7M*%TZg($Za6#`*U6_7E*CYCR+nl^3
zz3(iKW2s%dQ|~TE_R2l-D@T<T<a)0x8(eUtH)F8(J=eEG%9CM{Q(aOE7qxv0;8?P{
z1ixTQF7rw(feYAP{MB$YoF(jO=%)<<ZS0Rp3+4DBLxzqW``_(_GGG<O88MzHt-;i{
z<<e(lQNX&%^Y*cfnp9ZqE2J)2Uib3^s#+8U{Z-O$rLxL4m$0=OV{y=Umo$+kWLR8N
z0vxma&v#1N%rZ%t>x^~?8#ks#a}zzuCey^bthFER|7SR@K1{9*O=w728=2rYS)U2-
zAVn}xqeA9_C4`#T<E=^C-t;YVYHOwQreXr=kRd0;kE0XTar1EI<1^;f#8Fm!=$t9j
zr%jtaEnZ$TZ|d~g+Icm#-9GmJ8hx8Z&_<abcz*No-Rye0;>@bhUB(yah)lc)Kg(<D
z+6Rt@{rh0}G}hJ~iUQed_5*tk$<UIub$)lr?@ctZSq9onZk>}m&EC_KYy$g$c-f*C
z$(}InSUJK&gqVVC)**EzLa3+seT63oPZ5q1^2?q2&K6D=o+~_0$Q~8tRtwh(*`Fo<
zcHslU?+YIj{!F+{_>%B7;hRGCd8u!&5S<xArwQ8#jlBtST}2lPIjCcfM>towM0g1i
z-{qGJuOedTW1Z4(5^dJ^K)<n9BK<+7Z&f-+U09B>7a`rOvjhEt(v95+^c$l8A^G=3
zw?==9<(l<9z|N#0f1LQeM4R<KNFOY^RO#b|Q-mDXqP}Iqi-^#dy57#L1A^QGl6y?J
zP56S)uA}2W-l><PTto(*Ki+*rG&O^~FGzP3nl2^iuA;jM3xxfJCku;(l|qiNQQuj@
z$-=J*=Lr`I7Yj}MM7}kmzaiw98};2JWcQi$cZJ5j4*D_CPY8c5+%DueIrIHlXxc64
ze~32i7W4<ATk(2>HtiPJK{P)_$nPRNR+umBCp<}5Bs3o=$j1*9<{vMdAe<tcA)F_)
z_EU2oAm4KFuNGb}+#odf0p#uy{T<==gbxeN{Qx=hNdQc>qdqS=Yft^F=$*nn!gqw`
z{(v5SkMQ`S!gQgzU%=-mFVlMnjolyg0MRE1IXp?ZF~ZY?#-}d$sdm@7O6O#8=362(
z>sUcwD*6f`$2%!^lkhI#cZA;)J}fjt*^vK<XpWFF{~v@qgw}WI8>06J@tJJo!@~AL
zj@wdC>i_o4dRFi`5uWLV!V+P*aGcPrYlU2u=vl%!LXO!|51qsj*9f@|g|uCtw^1|)
zb;*A~xJ9^C_%q?pg&g&z{ENcZgntvhEo>Beco0!OD$EkL6LQ#?>Gb1CwCnwj7j4)3
zRf;}Sc(!nc@LVAWo2h4+@DkzW!nMNdgdB~g{2jvY3hx(wU-+o-3E@*hj#)GR3&K}~
zuM0Vf&Gh$$9^#~<LXK;bK0??<c&v~k-Aq4G$gytHV}u;-COuim@ov&}LXLQozEsFD
zZ_+miO~2(s<}sY0`<{KfPsaCdqR;espT^)Efpdb>WBPu8CbnVHcqEu`6!w(EEnz}G
zp#`Qf9E%NI$b-uDgiLC=i>wl)p{bcL4Eq4v*#v^?>20uSL%?9yq0lC@!+Hi(p7wP#
z6Qhsy8jH>5LDYE~1-;IQf=!za+Qymm0F>NGMG7`;GU#BrtI%1_M}uU!ERV-QtixvW
zAnKe2dwrY{1)Ek4I;ig<Tp;#)sIN6PtM5|8Z5~9OrO-z?8*JJ|U<CC&8PLammDTr6
z#BCnxxDxuF3@~i;I-~{l{T}*we5_w4HmmPe#F-}_8^d_?6Z!i!8<@uJUZItH00+T-
zmkm~qz5p1vAveb{j=?O=av2`R7OdZn!13~H%GU2G#8I7UfC)39uO;&sc0=EDHWSd+
ziD>T?Cf@>m>}T<N&X$WqGj$7`2ItpE?7<8QR^R`!cP8*vRA(EXxpQxFvk<~6Dq@gD
z5eNy1$fkr4F1sXQU&<Z~$`X^Hh!GGsRBC}>Rj>wk>(U}cKeaBn)Vi0nYSnITb%9Dj
ztp@0)-}9V#&b>p#inU)iJ-^KTpZDx@X33m$-g&1-ZqJ;rqQ}suXHIWl?cvMy7<y-!
z%08#Z@ZHT9#oEORR;AUZt$L`zDLB6{X<f>i==y@)e_qil7K(LUbpv!7-dizr)#<Au
zYtD!N%@r3!o!wqaeM5M~c4v0Gls%vId#<7FYo*S{EznX(KYHI~`|pWe-PX-Z+vBE=
z-Z3KWDaTzuddKk8&{}W5v&UQeiW6SzZp_#@()sYN(ABW)>qU3E$!;ufZ*=PFHqpE$
zE5bVqBYAr>=3ic#w>N!$`-bK-e%K~&Z|c;a7ItiCUc93|yz#0cZ)2OH`}R0ZQ)#Cc
zC8UM(_J)qWrqErHS+uu)dr>-U1*dF0df)25&K~^p`om)zqe)jC5ewD2c&~ALLwH+g
z&u4vqhjt$x^J*hVcj><2?VR>*zf?RDt=p2kcH@>*w7&%VF?z?-sZ*TP+Q*!5?Fc8S
zc8n9LP2M<q$DowdjcM1;E^=#s-w-YcZ5&zTbS>T<zB-IOf`#IclU3GcbIfUv{dypp
z*K=>QCfbvG_00Z@-JW|h9>BiUJhA^W7kf6p=ic-OZZG^fq@H_I5qh!vW_>I+wrD)|
z^YptS8*XUVvZyC|D73ui-q4h5kn%$Jllr8M?TQ{t8?<BKAlfDF))4CFZoFpj|I|k}
zrd&O_UGm1XqIFv~Zi%i-u62&T8JZYPeEo_nr~R*tW`!@CZzh}5BkX<`<UPXqsXZ%A
zg#QCA2=n|JHfjmbvY3n0A8HLHfLDN1Jk+HaDPhTY7JwH};qOW>6fSOJ8mbY52JpU!
z7d)FH1crt=GW6QeKZ%t?;o?r@lct6DEMv0<v$*fm+i?QDd{ffvHjm!Rkl5?J(&P*e
zMmUO`PsxowOeq@X8>!H?xDE*;?um#BSGmVPNUDL~Nj?tI%ag0{yDS;XCeXIXfWIc0
zb)J*F7zv?m!CI~DV%{>svRzz<42{1-Dci+YBWJ*NF%?Dvwu?Dm60}`B9CgNR7k`SZ
z?jX}hBs1UnAl)uV)Pyq#ZV|nu2y4<naWF;Rrkm8l<Hqvw`v}GP6o<r+CW0-)s7x4B
zzk?w*y^67;8G92&+Rku`DgKcnP0zR`6z8Gs8C1R~rF0U)n;wH8cMM0n*Hh#)f;*Pt
zvlMgSamP{IOOb;qcRa-oxEE&_<%<aviz!0+!U#1KjJ|~t`J|e;m<1WJDPQ7sC-T5`
z!~f)rd9cGgGaHi8qIiLkvnVb{WYbGft1sS7k%J&#`~$_y<FT!hFyr+Ea&5=fycR$1
z1Y?ML03w=CXEt9hg^U|{m>Ned&PTfc@{eIkBLlsY<~DP=%xMh^M~1bao#7T=po_tN
zqRItHTQtzcc-eS(o-%?Aqhn13J-APr2zIb_yaQq3lbC9}(+KlU0lu|J@)GeiG3a9%
zfyGy(H4~3mL+1RWO<PizNL#`*)^&sjhJ6X%6R`A2^hUv0oGl=25vB1W7=uJ{$A9#A
znUwI$7*8Z2FB(R$2xJ<YXv27$c{rlVu?5%JDX+qo<P_J2OKQVw;OAtDl{di8$v-Qz
zUs-gp3|l@Q(!NgnN>MJ`g9Tt>AvU~3yR?p;N?)j~qi2OLRM*kN79-i2bvMJa85^<_
zTm0})9X*`?M51sVJ)G=;5UR5~6IgNPKJZ{t#e`gg&2=Uc-^XU!L(f&dP*X?G^}bMD
zN6)RkaAw`3@NCD1?8FOxc({(9-}^$S?qsxu$AyQ?9v`fBb6?nQc!~Rsx0Kk14R1Uz
ztE1-$KRmG?<LzN*`%#B+EAi{^N3q=xoU+^twii2Zo1KKQL?zT&xC>iM)Hs4Wf(*n5
z##{U;z?uSU{B04`*Tjw`xL??(p|(ANE@nz~afs}Xq|lytV7X0;wucaI91~|_!(~bo
z8*eG$U(gAqhCs2V_!^|~pzTx=C>BA!V<h_`%6iv_@Xj~)ZhImG?{q^jjs-J4wK2#y
zuwlpF1^(oF34e!k%mHPM*!iMF%?aHOmZrTwu$i_zG->4ePz_W^SnLk<<DWntX52sQ
z(GGSmx(tbZ_dz^qaR~kB-?Z3c#;wQiwb*d?A+E>9%%p$F$0rW?I0PCuA4RS(wND`~
zz!q|<DoEZSpm#*@q(v~FyNs)Z%p`~=c%kwQcalk=EM-$Jfw<ZPjVJt+Rh1-Xa&Z+9
zD*sHIYlV`cAf{v!P=2LtO5hX4+Y$8=w!mxnymZ)8sm@=VE(1R4()p7Ej}dwfE`AM}
zZnPDX>{jdEK{+9(JAc243MF6HA~Rk_$9G`OCuFm-ywkJ1R@vT+EPNTZo!2T0&(v<x
z@FZ{ka0n(c%PXJjb&bB%wx{=mQ$4CMw{vcxSGPRdd&|l4t^q%ECZ5%`1HL_*<)vrm
z9ho=!GcP^55_%>*+jjJt-*M7OIXz(9xvMuf+iRcIwWl{N+v`4j-Vmsur1oDr@Td+)
z<znmP{np9u<kc_h@4bZWm5{G<a!4=z`g3@uTjDw@zVYU-rJfRB=eO2%|Es@`8qiFM
z@Av^)5LW%cx9t2+(ONlBrvkR#j4lWo641s7Dz5Ouy@g*zgGFY!|2c{*Xt&XRF$TEt
z)6?Ibub|ozKQM=^&|<V!{<g_&Dz`wxrO>GuQ$4df@Il-I)LZ5)EX;NA)6>`fGFnAr
z|E+XZ_#fh+Ix7P+CWbySIxDenbyn>EP(G~j;XC0x3??|onHdji9{17nRdiN(EDoZx
zau9RS_TJ4Q5B{G=zrN1OK$e3!>X^uN0?HG`GVzOaR?b&EpI4dh8u1p9&ua`fHf=%9
zKU1z3Ulz@pKf>RZ+#r4`hWY%0_*5}dY%R7G&6+>b^^n|8950rM)gqt$SngW!8WIyE
zo5UMQOsxM%@%Ku8Q1Z_uKP#CJa!ha5=20$ZktlN>fZVHe=A|siJoc==ISJXk;|#gI
zWV7~;a88{u-N_0cB>9Wpxi@R?NPoK0FBQ!iJIdokBJ10za&8tkEBqnxF@--T`InM^
zEBSTFJ0)}WknP+j`7;vz>0#1{G`cQ`=Zib6->j`e?jRY5+oa>OEz@)QgXDEawh=i}
zq1;LABIb%Gh$oAMVyQS@Y^(!QuJHLH#|x}yiMUd{NaTbg<F6Jsi8qQr63umhbdN~>
znfR=@UHrB98}Uu?9dVEN7cs)~3FTT{7;{}fZmIAi#iPZ};_+fnv6nbl941Z@za!EP
zAnRKoo-Lj$ULt;1yh;3_xLMpPa*CbhJuGtML-}d(m!i3@5N@s~@I8g^7R~jA@c)(U
z>bx_$U<l8UY_2cJM@sG}9w%B|7i$yR=!PMEf#QdW=DI_8W1SaH6Px}K7mH_$E5r-L
z?}}^14WiY3xkd8rqR}lwy_^X){U)006yaPeV7Spa13B$W+1PRi|0wxA(Oj<x|46d2
z=?>Xmx5l<RWPX2@<(TUhJWR4#&47H2WKO~}U3ZZa<&+1CL&cHe7;%C)P2@a0^DPuB
z#k0k8#S6q$;`c<Z0Wd#j=E<AIJH@-i`@{!DPTe#8cJXELx8fhg_e9R^GyVUHVcfVV
zN5#fEGo1Wq{IOyW(dy3hms}unb%5!|inBzkJHrJ7#;*`piL1q0@k;Sp@p|z#@kio4
z;{Br4m3dzBOQO}Cc~kN`;$OtQqKme%eGxHT%oN**ZAGqYFnx~rWjZwDlx~t}b!o~Z
z&ljz34VOk(zSXU{RPyCwV;!686n>M)wG`&RPuwOxE<P)67rEHN^lyqg#9iXY;y%&E
zgB{aHM6S+IK3vQaxwydaZX$IrD09(<93*nlhVpn3a6-w6|ECa5JPwy(U)?`jQig2`
z`~UXu|6X_ene|(pA$B$#y4bj5@ry@zj1_#BFIw1i-4H-Oj~yM;@ww4D9y_`r*lZrk
z{NL5j79NNj1V0|VoC0igf5O3j8EIR?k5k3WE3#dUb%xGDq#LNfddra3`r&n!prH$G
zV*_zB;SbjPI0jHNa4xc5*2n!ItFZ;kdm9gdSqQVv##JC7SYF4Y{qvgT{VkoLBs_2O
zdD1#t-uVa!mX{wW4^4=-kI#BG56ftc@@T`zI_u@LVX(X+l*j#J`#74k`+F1o%#(wS
z&c$_C*XX!0elz2+*>syQ<UACeq0AP}A?XZ_4D2t8j<>I|&d^wtM+E@u?EW@GK%m*q
zRFropIzwwvUJeT3c-q#><HNoSmbVS(=@;k>_53P2L%I3A`t&kNLtm~lbSnoExGZ?h
z(IQzJr<K$Fz1^d)*xV%68n#T_Sn`^bRRycMu4=I^HI}*d{K9#w!fTqXE!aKlyu4MJ
zv07*gedoNYRhNO2&Z{aPz2m&Jw6)&Ov{1^r!f5I`XZM)%+}&;{eATdM^L6X+wr-QP
z>Fb_$qU)WGP1il@c<VFPHQC@CKVti$-N|msRo<RxYG_?F=b0niHA&FGiENl&p0u&F
zd`yvdb&H~=MbQn(J3}d9<ZyN$exB3$p4isd=2+YEiRDv@CNzYnOlk-pIc|S=)wuo6
zvnBh(yGr&ubKSnX@YV03-sl}8L!)<`;-2Zieo41f)Z}g$-jLZp1YMrOhG^TuhVXp1
zHnh?07pi@vK4oLm4K0dNYEw3*Z^%I1-iFj7Z=JtqsT<tBsq3z<Zw?DBbGP5VC+sC(
zeFSujT5P1o)Rb}$ZOq)5x7+pH+VRj9O4~UiWAu*8(y5m;ddJ#S>L_LGO!L+`sr$VT
zqw7ZRNNt`{o3t*naay?teV_ZG^W^OQ@rvl4%*cdTe$44Gt|7B+Ryp=2Z(Kuqx3LXr
zPU(IpXKcff*fKKb6pd?$b}QZQg~m06`;Xc0c5ny4PJHCe`lJnOic&VTE(&cZy=!0$
z7GBcw%ZvAi^W47Eiax22B6f=NRD+ZAN|B5Gc55H3&)oQG@~JO2yUOj?VuKqiEvMc2
z(9ZKhEn{fzag+VMNxv?J{fW|g4fhB81v547x^x`(P%ZYRMN)0*{?LbE9Kq1lld(^s
zoo>csJ5!P(8>f`}`*+gzj6>SH^vt5av3K7u3S;lw4SnyLh9jS2ddT0mDbBElaKAL{
zRa)&&>z%AtMlY%b&gy2dPv0IBd+VJsu_~h><;UPG^_ti6h%W!A^^ebi-TUiskN5u#
zNoR_KKu&}-cF>ZVgM?5=GQ*`%WHeG3)hN%}qT&35*BMv4H-HOoQjPLfGU31lCM5Z7
zmJy9Sgc_iQRRJksi)Ib;|A0ZhEt;Rv+pU<{Ipq<~nZ+`qVe`&HIC&-|H@Xc`2yBXa
zp&hja1^c#WB2~uBOVSxg<|OAJdU-NOBFmB+kmKBBe&MPnxhEpeN#=+K+EGOiBC<up
zn^(lQMPu#HL~f1DMDc0VrHUl%&-6iYk%avj{-=-J5$T9T#{NtjM&B9XU_E^j;zHj^
zHWqF?4x^has>o%?Mnu5hGvLp&eluwqnr_lKO<n%yafifB*l=)1=hos#W^!uF9ZK(X
zgk`3nZg&{P<rIy=(C}*^-VL!C$7#OdnH>~oQyj&1w?nq()RQ`eQU=1C8;z^cZ6N*#
zVzV3;Y!>@Z#(%(O11XlQK`GSxZ-(aq=vYytT7Pq+CuMZ3-k=CQDI+YzqeycYsWAfe
z;hP(!DI@*}Vzbj&j1kX8lbhYgO2($639C>+GtOqY<Jh8`DRL0$i!S~@H~TeXCo#5=
zBB#21aS27vc=_UwC~`u~oy^3qP&8UsMl8U;uV&>ec?x^tVu<J$ShJZ*@j-|!IEk_i
z4Sk%Ay?GhZw!9KSP4V#3k~)3I(8IThPJpMCP1*VegeW(2K8ek}g)e`Y+(T{dDK_^)
z=C&z=xta4>=Du~G&3&HDz24@&g}H6YU~cBz&fGujjYDJVzTf74&gOoNxot}2K8*Xl
z9^19p+?MWHHv5M*dlIy;&5j=dPb-@=n4MW~WA;|=7G!V3elvZRZL<z$R+}uCl~Yd-
zFzZq7`v+v5WV6m^R+}uCmDwI=)^_f3ILi{XuCQ5anbjr>W_=ae-eT6y?y1OXy6YC^
z;(@;3W`Ca9ZPH+N>YUc_R2%EwY_spO+1+$?S1Wj0*`&ej%({x%$GNW`(C{ucYXP&`
zWWlWKkd3oa?swd_xRet6Jl1ACm04}FU{+@1%UkX=cftW#&#_rAXI7g`Sr6ywaSyWb
z?(EKWO;=sd9PFyQZPurl)h1I`s3cyEijLr|HYLp8e>00v9+e6s$EFW!k(K7+v9}4n
zh!JJbFbEm>jvr5<X|_8c-H2&SP6fn*q$>;4nG2IAevGe&*i8A-e34p;EK_2OqugAR
zePY@qQ)kPFlWX)BTUouv*7*p*^LHR+g!N!@hT(??!_m8kp!Ue&B(xhF%(#*_P^vwW
zAJ_<bK2`+D|3xMTj#=E{fgdBDV#1GKdn5lD#U1~>LHUcQFy3(l->-$v)-}uNVZMMJ
z7evdnPU#Ww`nks2TvT*RWE#)JbeY)L23VB|lT4oEpe;!q!d&or02>r~i0#-s=d7AK
zdNObVB0L809tK@Ig10TtS-hl<o~KRtIN}9AyrPaC-UE=H_`UI#5bt7xajKd+dUpBY
z9|NBn@5G7N-%4!Iwj_ALn~LbU)r5~Dw)o){b@beC!lx0BoA6~db@aU8hx3@dWxNxJ
zcl}U;{e%|U?y~)X-8PPW#(oMpi%lQh3qLfRwgE5u-j!&y-!0<_uCPU&bDUhfrhiNw
zrL79dYsU~uFJObR9^vou_*rO$zsuu^)z}h+P+F%DzYt1Wu%Qsb-^uaZ$={pMF$8xs
zljjc(ZxT#EB^|RA^)uAp=ka!*xo_AP<ND+GB5c@4;tg!DUA3f+o*lkWQ%BEkU#PBY
zjlJk*c4!RG5Pydz9f4|kVS_FmG17R)5`JSR*&|{~Pc&*0FQR=W^%#QZebCI;rKolb
zHYy5|k7JYa=NrD)9uKBij|N@qw~hbr%s(z?49_|)xL_Y`zcX<qs;lv9=G}gq?|mG2
z()Y5->@y}tUB<P=Zwwpuli;<6E1mFDt{qBpr;vj1FXUn*Fs>thCt}0pPbkw!(ob1p
zlHrFbyJ17|#7LyT-QlX`iH?N8Gn)BK3{n}#KKm;+1g=?5PY64oOd%<^Z5@TE-x~xk
zc9W1tkd>f5;#q76-@2Th?buMjR#N~4|DcWuv}Mh59#po+<T4Gx5BI{qo^tAJ4eZZ9
zA)$Y)6Mf5cY<sZ3nV;t<dXr$EN1#ue+o_J;;YO^WNbgu|NJt#x@7Ct!^l<eM&EIUA
zPl3}mNJxzI<Ax@se0oG3g=r>k48eO8_Ga~RdiG&MA*)Rx6#O$k*aw@<@!+nRTy`H(
z6Ix{4_4ws!oXR7)K9u^|XGfURdOO09jQAxsC?hYgqvyAN_)1jAb35J7*0Ynz$Pn{b
z=S(1;z=nJH@;Z8WufaW>;LTVW^NuhX8S=JCP)hLnK#i`sBFux2Gl96#><9{^$G`nd
zxCh=xv7xa9uNITlo(aJnv$xv=Ta7(3?j>YpE}U<>0soRIwy_Vu^9DBj59Dt0e-3V2
z750A*{7dXVANb38Ew94HG~}(me+kK!GtK9V9?PP6%MM}kmfVI7cL|oZ+T^M><f<lu
zZ2{N7!-L54lr$q5XDScg8`z-7Y<nYkCO6LYtVud8k!#wa<nk*pw|-u4!3wsaz}HNn
zB?ME3oU>~J-B%sxzM4Sy%@1^6b)frd0^K(s#TmB^zkVx<S+tpbK=;99BfT$}9xP#j
zYp_N97<zdaaM$w-@s*@ml<Q0)*bN?98+ZVT|I0uU#2Pmgzr50M`Vp66!=-kIxyn15
zs!Iv>qzPvq>3Y0lxxF2m800i=8-5?hhJPwX#?Llveh}{@#%;r|A2iMn@I@W@&j-cN
zV`lPG#WPaW!M7O`LGc<BLGdnQCiYXna$h1SUSlFCo{`5%{}yeHHi&1wb&0UW6*i37
zc-H7ZHV(#h70<sF$;<#Xai!QGBwJ#$+EHfUT(Ch%R%4U#9`zQsz;$PX@O)rXnVZ}1
zkqr9wH6*jZAFqukVvRZT;+L-t3hsI$EV1j%#*3lRuG`??uCGI~4F}d@gMz!xB>w$1
zerRk^aMyW{-F9GUHYm9347(p&$XQlHG7J3iU2ls{LJ(Zo{PKtYa)T}?Pcr!@umiu6
z#=Wn;jo(3wD$9BdTR40E;yGo`?7mYgDi@tvIdehQ+<EiMs<Mt-(z{oesi!VnoK<Zs
zpF!_8t4vnUrk;?UpVc!bx7QhYQxV>M;i83Q-OFaqnm2WxU)<CMGiR62Tlfzzw(9IE
z*>JP%KG4wC+?iDY>yEP*RL!fJe(LPm+2!on&wVHkor{lA&4CUu5}?zi+FT9^vllp%
z%;E5!hHm~K@9eBj$9T=MymEX6u0^)DFsuF1Uh^!YnxCCC$x9vH@pP|QwEy$%k8a<u
z{n5t`y7-v(ZF9mQ@8KrdVb}X<<w~#rnh|YJ=>fZr{k=apD;Im;gXdFccwvvDPwHL}
zT@T}rNd98_8YI8B>JH|8BE3I^+pAW3hp&YAfDs?Bns`jRK__{oSzfQ<1GYpjI_c;h
zUdlwoUy;5N$s7E<7n#I6ZQj48u^AUsBk!?ZX@9TJ@J`;QWy8JO@ZLc|w)gt7Z10Lt
zwzqfLT&&}}Ze>{&3}sri?SZl^d4TS>?dz{*Z*uzdF{4I}9QZlAlW{d_tJoj-_}n)|
z$KUGjANmUx_84T(cK$m}RpQz-1}6_t$d7;J?hvh2CY1ZJM$ps2Pac2r{|UPO@zeT%
z*EWptN?*Spn*Kc#wp#y|djG%L7G-|m9})i#eSu#85^tVs6#GY*U+3T29_8VIeG2~H
zW$-`49wq<hXU5ymJnp0CP;~o`MmjtInCFDg>-Gok4hJzxX=7Pe61IPYp8o)r13i_I
zBA=TmPZMX0d|qYvS>iHrwYXN~AdKm55x0sz6(1F!61R(Qi0_KK#E-;%B0G=eCy7nO
z!^M1YkXS0t5*La$iX2k0ya!1<Lp&n>jKo@;u{DYKS0tN9VaOcPGyZ)N@+Xr2Dme*H
zB8*QX5#LI32eGGkqT;#Q$@DSF#gfNKro9Em8(Vpxv5^Pz`I+HYiq|MT*UcGj^n+3V
z-IC4oEM(3rF#ai}|CMA;(6ha7NPb819?2ZyF&-zo$sZvho27D;*HW_4|AlPy_YrUO
zej)c)zQH8=dzd&;;WNe4#6^m)63-Ve7QauTT<S%Uw~CGRc^^^wpNTIh-S5P=#hr@(
zv-p{4ZQeD<Qzz>=QtT*pA+bN*#goK=VhM?Slf~I$x#H)GjrDeoO*`Z>`nli@N_UI+
zKccm1x1BQ5y(0cz@mwWm`#umq7Sj;M^jQ2cJe<UKl-OO&6$g??Z*10qV<b;h{8X{A
ze(egSyF^?kUa9mO#oNUni$;GI^*l!z{H4NQ65kfB{_JN;7sU;d>6?%UYbLfAJBfWs
zq%(T4;82B+6sL+a#Q7xBEf$xF=PUkV5m$(*7u{@_F7kf|+tWrgV@SxIBzF;W#S_HF
z@2hZfhUJ_hP8Vm3r-=*2<>L7wCw7?sa`6iBYVmsUX7O(EK5?7)xcH3t3$gM0DmxTz
z?(3-cW69>e4%yt#!BpNq!DeDBv7N}-X2y3ByNl+&kMQ1-2a5K+6;3=eU$NNu{gpWi
zFBcozaII1J3h`o*OV2EKo%nt62jX=ir+ApoOooDYOTJHhRD42wPOKL>HN*Vo{}1?O
z@4M_*`p-o3{|Nc)doNVSVR^@h$BWtG2_hAdn65x95=V%m#qWqS#YG~&vB>;O#bx4!
z;w2&{Fqv+>$XOi9=KmPDRr0;!!=in^<!Q;!i!X|=h<_G86!(drid0Bqea*$g#iPW|
z;_+ghXzYU_Ux8$6<8_4O(c*Y<vS|L#Azztf8lz(U72;XqIpUYS&$2=3t`(_K#qzd@
z_lpmS_W$5hlI?pf=Kmt{+4ovrQ~W!k{r~uZ<c~%Bo{OvhD=A_Vv8C8XJX-7^9xrB#
zQ~_iA3&mmLDAB(6GEwpjagKPpxJaZ98OvKKULt;1w6<ffmP{oxroTh{iD>`dZj=1D
z_?%cT+W)t2Oa8O?p~(3vmLC?)|6%x>N^boAOJf_d_C1(<r8obV;U6q{q*yH4_h77T
zSt`o0{z`GFxJ<lAwC}-K+p^axoXT{}zeTj~y*w!SNzuOd@@vVz5#JE)|L;Fb{!ruq
z$MlbwCN>qRa>V#7@mR5|m@oDg2aChRVsWha9dV|3n#lJRSP!)Y$@9du;uYdG;wJHj
z;+^7F@m}$1@p<t@@fGn6@on*aagXRhKauT87Bj@=;*sLfVrTJqF;6^EJXtIhhl!)a
z@#19hG;yIw^+~p8wOA`&DN>)3@wbV0iFb<+ijRm-iO-2Iim!;Ti+>c~7x#!%*kpYX
zF<s0Q+lXz&4&t$54>3=q#wW{*iKmFA;w14q;vBJDq>3o>*NCtaYUEYo_rzLpgUGL#
zF&}kG$t~jj;zQ!k#HU0moihFJ#J9wE#ogjZ;$KC+T)})%F<opawh^<$j$$`4N2Hc3
z%PA5^h@-{H;xw^LoF`U`OGK*4vb@X0b>jEMI`IbaHt|Oy^=g^_5%Ed!S@A{j74bFk
zE%AMEkGN0#RHSY$%Wol4MVE4Ck(#=c`-s%Wr94ukQZD7`B6V{qSBliXrF@}CHC)P9
ziPXlWe7i`ETgnfKRJ^5JFH--O@>?QRY$<;tQqz`lsz`-f%I!p|(^Bp!QmdBoFp)a5
zlxf$Qr0OhLAyP4x@&zLGV<}%LQU#Xs?IJZ{DL*7qA(rwl#aG4Oi`0Q-{0AacVJSyM
zYQ$1LT%^7$<?bTYUMUxeRBEL>QKW7w<<muKu2NnuQh}B7I+1#+ly4TPu1fhnky@*i
zpA%mcUlDQJ|C{e;+VM+Ero($;c6|9Y-_MLsIsT`=q<JLz1w$b|Ru~tY8)pE90mik*
zFVo?%*0{#$7)N(3Hrz75G+j5OX<TpA7LGVP4jMNSzqV`!aGvZY+t@(dQ224naSE`}
zZOX!i^QJZYfGLmdnusk}-s{LTIS^pIr!`8~57*0kIOnXh>E<FJSZ_gRjHNR^|BmL_
zNN4k~jE*=Fv*?ktaf=}b%Ugqv=G+MP1Gk{~eyoPy=7HBKLU~MQosC<CfM9u>0_Aac
z*w5^jYq8lp@H%5r9>=cM*|-e|2$r`Q<uO0ohuw~scN_f7lY@=!E@%(a#(;H<<Hq@u
zV7j7q2Y*NNQKbWn+lq8UtpM8d<stZk?YlRyzg(5D`^)(lG^YYE?yo4Xj}<_+iLM#8
zK(n1EQQjX+jQ?ZPk%8`VdLMmg?`W21;cb<Jln1-+`6p&2TyB2v6Z+)m=I8Xu%E~dp
z{%>whPOo0Qva(>;-4Dq6@^>_IP$%5y-qBncyKHm8s%vBSH#h}R*mmy}3$4GZaOA4+
zI&V!9th@hgMeEoxv2ZMJ)$MpY^Pv@0t7^gfSDfmEc6-s$JJzK?*U)lP^3DsqQ}EvA
zv!RTg$tnGc@TO!M-sHo3i5p^7u?O%b;!)da>3n7k*3C!0e7M^O?@NZ-u5fk^3B$tq
z)ZdMPUGu3O8V)NC?@ab!*?eSH!(j#Q*1LF*F=J<{cP~naZZC}G#&Y+D(%imnR`i4I
z_Gv{KdqNq{4}K1I-hYQyOeqiJ&C5uw({=WCZ$rwJXd&K|T$hrxAyhjBYLQ-T@;c~h
z;!Vk?LTh44cuQ}{_G@FmYslOdt$Vd0JcG5-Qv6W1HJrRB>Wso$llid9?w*vhH`)#M
z+Qa#KGuk?cN!uUF%h{XJEg$ySUE@!OKeeqNp4yFJuh++lhM2b|`^0+f4UKU7vh`uS
zfB8whx8bm&-?VsWkDEbj><?oPlJTZ!xYpg60=lp?@Aiw--cj#lrI~jQN5oz=?-}}%
z^Kdhqp#HfRb{FEnrc-<Fa(iZ)W9|Roy+UKp#f|c1HE#g(btyy~tgrV5yb;J0>N?hh
zBy+0DGxIzHc$dQ~hV_W{X45}#i3v$IW>TV&70ee+<|0nw6+^1^_y*XsPDE;NF6EBH
z=)IiYZhUdk>q~FW0u~ny|1Zl4Cl^w3qh<~)8s-u$-Zrd8od33=wZ&eFWKQz2h+dvt
ziQi?(oXt8nxe5F=$^6fDPV#u<!rO-3Ay`}NcnWZ=Eq2~2!j~HJ-6`R0q{Wx-Ws7}2
zq<}5<KT*6cax*f7I)u_%G2``-7(&gPhg`3T+hQMtX1K##&dJi<FS;HQHCYPD9ZoOX
z-{cvJBPd=$aUDGFNY1)FLh*EpqgYD>n{SJKbYFP6HNBFt#`t;}Mb4f1#@9DcoJ-MI
zU;hh4V~gD=&ex-LO<zTjZ+v|rk~RH^qA|XHHAPe{<Li%6e3P-pqWXS_zAg5N4<Jov
z+)inW-3U)nFs~IFk(N!Gj$lDX<itwTmF$>F>=(Y2W$dw+vDdkp(bOor&ZW4Q;tfn|
z#12UiSD|KK97XZFagi$wczG!W0h#9`^MA9I^)Gmni2s23!Vq~Yx&ZG5Z8x4fATWZw
z$41a|zao$!?)Z2CooHgN@lGaQ#zynU<YwgZ4XD${GF)de!sE`*S3=mdC3T6kCGmvt
z9FGm!v_!G-jwfEghUyAPTSRHR2*w~H?pneJJx#)|dYY{oDT@;oPqR7F(dN$BsJ=|D
zH2W}y{lnBjt!6$geC6_6q7aq~O<97gFP>Aqq>i2$zEDv&7oG}iNJK0(;b$(Zqi4Mz
zZW|QPxMh2|cTh47lhxP|O)SL*W%#9a^sMlOnmT$e^@Zv>de->DnRU0pvlSb%6ZaZ#
z3BkuFyfC$_j-E&TaNB3l>SxR6n-)$W&NSW<!ruvGq-TX6ektJZ&xFMOOt43V`+*9K
zE5|R}j$=u%u{aZLo0IUEb{5_!V*9B_ftQhp8;y4i!5vCNn%s^R&M{2NfM@;q7l4<1
zFTuUxX+-*sn@X^O3{Et3DiRyl2EYE<HIDcbHYjr6yWH+b;BC2M5Z4VGT1bpFUh`VW
z{eJoJM^>iv3oRx-z=lE}FokYKTI@c-Y$hD>#xY+uHuMz1yy!@C^7>Vrfe_y@t{Ph!
zEVt7tx_JYG0X5j51Wm9XalGC5Dd8v9>l#}Td%sCsO86%SUf1{(0{bt;lx)hSxB?qq
zr6VrF<~hrj*U{s5^Rz_QPD6g<Y%lP-dm14un10)}!RzrLd!B+l*Sjpt9X~Skuu>e*
zB61Tpyl+>;w~**(OVEL~K}=?A3>1k%jO&cl-As;g#0+eBOVF*G4^O2DFC}>5n>SKy
zzMB!iDguWRUK_gvo{O;IR3R?K26O9%JSaG+2%g7CfnVc}M{z?<kyD6~*q}^aLC*Dq
zZOQ_OV@*&AF%cV5R+4_o_`Ns>K}FbbFD8ny;l0fYa;hIpFcX4#`WR=EB9~2x=t`Ru
z!8T=EctS>qU+(cIBAbS%u63`QntJm0D`|uOH|c$UT_fzz;la;alGWK;n(d`z9p$yj
z_U2_l@%y-=y~DEbFzqHyOd8>pJ?R~Pe@E|8XRh}UG`N4}^r!jt;#_YN?5_XWnK(su
z*P9K`^HL{znbF}(y=KF`W^24f+0YmtH8eN38~=KEGqb%u{RedIFa$=|y_=V3d9OOz
zV76DW#`}v41?{V0b^Up0W?$|3me&)O)bnzuS3Cb7_SC<DYS#zX(Y4Ch{~W#QuVpd)
zP)wy;Me2j7@WY1t*Ho`=Y(xF4DzKXi*VvIipds-CGiKQ2!P7?#8#8L)*g->`Ig1w0
znjf%<{tY#}o{n4pXK=0)s>w)i5}z~Ve+2$#IH-PhVMcLiyHU&@oYC=H-E8~c^I&$@
z`5!pbCNLJ`;sTynIIc)I&&+rR<(3YnGVyfaAB!*2&Hf_e>;6IsE=;&2Y+pw=yEpSg
zXLhhST$~_I73YbZ3uF3o#FgSD;*}yFw3zM|af|q^4R-VkX2|yPSq%N-;W3VKl!V+|
zvYAta++K1IF<<FUmdt4}<}<dSQBJAksfsr`a)>`&veAu0x{D=$U$i#ZZ<2f)iF`&E
z4(T6N_|Fy22`{$$CCRTz{-b201BdvJBpcl~$aGwL<Z~;@`xMD*iR8eLG*7r-C&^vJ
zT#+X~)1539ihM+7_;~S~W?TJOo>$oau3}&DWHBZV7fZx(A}2kWf1X$&R*UC|v<Sv@
zjdfEuDEwOSCehkn-y)e4X3YPv_?Y;#_`LXQ@i*cd;@cvpVOfs3o<Nu98yFGO#Z2*V
z@hGvgXmwKaB%607P)>p5FVaOFulUL0Z1GglyhDL<DkYySo-1A;ns+OZ?t7AJMe~jY
z!Z%62MKtePAbgADd&CFDM?`a-BAwMy{jI{y^@{L!B<~bI5v>jO5T=0HpJu@T<T?Ol
zvpxb^o9k9*wY%bT#onTM7X#_7&gxKwTb<Q0lBbB%Mb4zNKCVTOXN%{G7m1gOoN8yf
zABZ=K=3Nbh|5)-*M9#%C{m;ec#b1iQ5&s~*E$$FGdC&az-HjyN*eIup<{b{mttE4I
zpYc`)wV&hxVoV$^ju9t_jo;y@QaJ6`vD_8n1!ApurD)#mK)UNC-!A@GyhpUQ*SP?}
za;?tki;~Sd9|(V4@*hR6P%yo<y-q~|%2xNZh2+D;EU}~5O|&|v{UsNOL&OoHc_#$^
z36dM@nx3ujbH&EGrfU^`g~&A&w)ZyiF45Xt=c)?ht<LE$B>zgZI;Ym=y45+g?~HI6
zhWY<j4C4WgvU!ID%#_?x>>yg5(`?B-Me|Mx@|`T13pp&WM4TwvcT46-E*BSxRpR-g
zeYfOt$?L=oB8_me9^h~43JuWxxh2#6qjiPw2>h+C5IPnP-E7>~(G_~Y7J`y+85=he
zzky(5daD)gdDhuDPQvr?u0Ro2;ec<(|B}{_ahjO&xRf>#o6Q5S`6k0}>5;Q>r$M%U
zM!k+gsNZazjhl;rV7)^RgIN{m<+5JZ$NeB1>k3h4E(_t-+42@6AXr`-4Al5+%JNdN
z+45GyZ}Y(G{0QYG#)FBtRfr3gcU+)6WQmt|E&Rdq9zx_F0|C~%p;39%iQ)dSeHqwn
z`}|4ngs#vHh~)bk*0DTpcZ)fS7>J?kBKZlM?os(|)MlhBvI59@=^nxs+~0!0{vu1f
zeZPPo&8Yy4`v{STqAOI4^8R2mfwo^roNjTK)8f!{g=XM9H3MnowB<op=)|vL&;7&`
zd*}O_MPIHfbn6kOvd`%XwTz{$DqMB(<_L6vyekTJ*RD8b)osuQ`reAW8bT{(ttuQ`
zu=|n~qj%J%da&iay&?SCMkjU8XF2Y=NUhuV{4H~!Arw8*$#V17Z3(Y;duHtP+Isub
z_NT>0B4%YuXiW($g0FHm#KIe$&Y=zIu<h;bT$${2nM6C^p$@S>yq~l5SMNKgc}30N
z4=>H^S!?{AcU`=+^!?=15Hr~;>b&cs$<5zSI_<1o$DW4xrJZ(NbXw{Ak;%6edPR$O
zbv~^VQlGi2^HRhweYt*W(d?MJVb)#V&XmxHe{xS-j~wBm+Cr9j7PgP--Cpnf$z2Nl
zpqzWQY#!|GyeNDRw09!cj%^p(a8J?Jq8qmq7Ilhw>)Xa^w}fh)?wjh5izOSKohr09
zy!01FZ^sXD9%j#)XJgaFVVC2E^zY%PpFOfB!vBHpj+viuqg;c5!Vcf)@_1^7tWEIs
z6v7enm>f=il~OcfUYLs}cSMm1)ttj1d3>eW>u3h0(eQ2v(7bsZ5zxFbZ<9sC!%Tr;
z&ZERNZ(f6t#3y$r`7``1Pv(`fESYmK=O%NcRg=6D{&SLlf?sIf@Wp3n-rNc)`X~J0
zU|$EMgegGV=90(>$dq<8lU){Bioj3@Cyh!y;nfmDX|JQc@OL8(CN}Iu|4RAt$fuCg
zT}}(Rh3;zr9T&ss+#euOlkW5lqPG;jCQnf;qPUvkaTEtrU1}SA89h*|JA}1FP)J5T
z#i0~eP|SnJ9Y%2%MUDpD;S>vzzbQ?4kD#=kk}=^ulDo(k@-jY##~sC;OGB9%yy>{7
zP&|Pm=(wXP@@==K^A_ep7l(Q8_C?shHsb5Pm?x31lx5Cam@l!ZG5tNB#k5CEQ>f(_
zp$`R^{x(7x1*4;5#LFQzTf!YNVn#7rGT}A+{su8PNH?JM&3S-Q!u<U=vkv@)27hTL
zn3jWO($^Xame}+_gTI*x5xtSH4U9ei0)3lw^aRyv$Q*PF^li2oPd)@jkcBpa9)G3w
z+>Xc)cm3hRf-un^Nqof``U<cif?z&BBAyMNa+9-!;I)aRY=T*#k3%q9z|0vU%>w~e
zW%*nX!-hp=!d6^bM;|9#7@-naacLb=#U0y9qrRlMD<DO2hw!BkzmE;e-xYQAyyOcr
z>V6B)yV%e~g4c)VRMphc6E?MtVZ{a5ST4!7NBnY;DDJqkR2i{5jm7eC4Z>JA+Du$y
zykmX|uwK+j>@wc5tg$7EMp_;n)(S7-ADe_S3KAO2p9k4d?sFTHbJ}t7LZ%(U9wZ?n
zyB?o350mVBtjCAR8Q9Pif+ay4p_nwYUrYkO?UPcz7V10hJF?+#0>OPUc9au4$6K;-
zOv?UAGS(7&|2>dH&YICAI}H9&B(pQz7Gv`u%DCqEWiLQK!8Q_J+eV!GBmH!^c;L}N
z3k42Zh`E^+b`J^lKJGKVW41QfaIO;lvEe|3Napm<j1Y4cn5I^QNZUch9pVM8L290h
z{7OB!$@tftLOyN$l`{b20%@z6R`GKbZF-MssG&jLX#8tN+4yucp*glBeE0H9r)~V2
zvAsn-7Q5d#zC#l`o-jhoqx4s7P|8YDaq!yX0I#jg7K(mnna3b8${fiPlBp4FGclM|
z@$h`XQKGt~pDTX92`H(wMfrY*#?L#`)wU@lyWYAd;14;*_P{q$cO$Q7_H1<Y=k4>M
z4-@wJ@LxP&pU-qGXMl12{>*W`!}@!bS>9P$$9kDrUPTsu@m%I6WhZ%O4EHj#z0+5&
z^*Tg{L#+deyfzchnb#*b-&@*0-#aVYOV93_>n+IkQla)CZ@d1ZMzn=uMn=|AJ-c^4
zGS7S7$vUb-+xEF_J9>9QL*o}tR(?(=Z_l#+M|pGmdw00mp(L2iiz{fzQ}_j@y()^T
zs_|{_%Gu^K-vjNQO*db$o153uu5nl4>)(s35``SN5bmoc#Fxxxm(Q#WCOu`yxRC=(
zor4)kn|JEMvN>4?W;oD78QNBeFS^G~t$luV-qdc4v&EGc;tTczONWdbHTaaV(+8K9
zjxIe=y}*?8`QirkojPP*_0Yw$rlOSYRg30UpEa|xZ2F*4V}^~HenNK9nBs+HXH7NY
zR0vaxD;J$sHoLlN>X1Q$96ZDg!WZb{^-Cq-E9fDZldxhm%%fJ#TUu6qc14+Q9nLfq
z$`j6iwGqMt&jf3N(LZyz^YPQ5qG)FIOuuIsZhA-h7`i$u=Pj8&Zy`?Hg|o}1^HgTI
z&SRY@)~qByai7bdp7^TZph11Jj$<c}HReX=E~?DJ;mjH=lcQNU-m}Z9suopNb;*MH
z(d=AffHbF1ZlA2<D$C}V&8#Zxk~IZcdRQx^-B0K~s}jv9&#Ejtb6(ZFMGLcf=I7-1
z>Gd76Ciz9W6TCAYRCl5%qad`-=uQmzch{Z3lt;jY%{T9;`slmFe<jNQ3_Ew2vJ1?e
z@n3Pm9f~f+5lGJF^Vl3jm%?1U2QzVp)6bv3#@NveKQjDx(?Vb?lt&&;BC->S_3&;A
z=fIWmeZ>JHAJrH>Mw~3p6wT8c;?I<9^e7;&lKef9PfRT52cmg8f_#tU2gFCkC&lN*
z7sOY^*Twh6DEf-!bJl|FEcOzOO*@32LK$<frQ&!JPunw;?lj59h7r=AEqR&ZS4sY^
z<SQj#Bl%{@w@bcTGIf;LE;D(8`hKZ!qsa>SZN=|a_+KP{COM4%{>-02BK=WfH?f~M
zPMjq!5|@eRlPHI8SCLmK9NlR8g;xvv$DBW4rer>6Gu%Awft@6G5x=e;!|5uAbG59;
zoKN6V$*V>4gpKekC2th37jG8t6z>wZiI0oVh-PvO<-H`?oL`XNlKigtXYoUklRs={
zir7qSC1!~oMf1Fi^tqB7>oE*g_%QK+^Aq{Lqwtxc)n`~Bd4+g^xLRBzUL~6I6y@C@
z`4;g<;ug``*0Q!8&3TJ_Pb&Tw;;+P4MQdYgm*fw`ed4DgUoK?-H4$5iZN#HRj@6j1
zt7!CwAag#A;W6<P(dY{y-0Ck(Q+Sy;Pdr0hES@W#Cvt|4<(umRtdq>iE{5MBa!rVG
zW1CvPQ24LJ--v$@8|x`p+ges%fpdT?x2edlBT_y>Y%g{aIZ4R)KH@-eusBLA5sl4A
zq@ODJ%WP<!uXGoSd<T*B85@$IwVh?Z4bN#w#@{DCB3j#7&q=NqUl;!<zAx?(t!=Cb
zZcr?@iP%i!bSA?)iJZ}-Y;8#nmTYZdl}H{ZmWlJk3b9%|M_ev)R+Qzh6R#G3Al@YY
zP~0qT6(10{i9Z*g5jnTY^8X;dE$$FGSwuZadw+&#(j(f?-e34^6hb0<|Ngo*E%1!-
zpT0!x9Em=`ZOA+;0p{D^q;<GNjcbozro$;{T)t?*IJ&R1Mjf0P;jyC|g3XpqnfLY|
z+eQWA2Eor|f&y%GcQk_yN2F^FKTaJ?3j1rRe0B?#*8>qBBg{G*SB3!VXIv)~LcJI3
zY}`x)1nYgP1=hxqmi6M4jMrNYzs&=$(+<xqS@g)+xC+R@^48-amFG3fLzZ}X7sGG!
z!0VihNT##S#+{FVV0kwN%Hwm5?U$?Jw|Q8`DJYNnde&L*6$l8Hw-x1aKiNJ!LdDCw
z34Z3u!A92xmGORT9pkud7HztcrUzf6rf#uq1H8^Qq${FF&K{ckAP3v`Kwy74`mp=^
zH2i2zg|a*0%tKqFeir5NxyU-(CNgkZIt3`N0D&C;;FK`+BFMBY&<)NCoTpt8Zk;U;
zYt((d${KZUPHuj_S)~5*HR^jinA+lN)Q98f@tfn}RhMnv+z?tb5^K?Y&&yafV%65d
z=)*rLZ27R;+38%cJLkL+<tg|o_@HvPw(U<A?JgJ+-t$@S8)Bn(FPnU9QPL0cV-Gvt
zYi@pcz-OO)`q^=@o-wC=%ezh}GSX2+gMZfGY)aY_PU?#sIG8(=Bk$HvjnQg^v-{;0
zH{j+mddDSE_gbg+npkvCI5fN6?;6^?HYyffmwaWY_JP8euww1(er!eGSYE8|{j<56
zz0~bFsOT@dwk_SWD|6q=5AWG^>e7#P4KdP_4{wIFzHn##-Mb1*h_m~q6-av;)4qVT
zbC>SMwiT%ulDR#!vFa{Aey&Og#yeQ6|I4m|(~>uyk1tg-2Uh0movuskGj>M3aP9GE
z71zw&zCXtb`I}hx{-k~wEO?l(K8diOI?pwvuSmM;cMajqSH<otbar2|;y2i{<6~Q5
zQ)2s&&+W@Rb9dc>RrFI$Ngvj~Su{NMLCpKYcxPjqA~*N3qSb{j!t#fE((h15@*X$Y
z!?)34rQ@|b_Jq^j+9<4agf@D6KFbT$F8^r!kGVhGlcVY*8-H_G%Epxa;g6=2{|dDu
z#_yH-a9+}DSly3@B-gtq+*J6N`bE3Ljx1`(&PEp;ad%^8x!dPgIMVo<`|X49z4MRj
zqdPOaGh#=?!nGq}i0xOe*nuV%z1V?AHo5jY0V^He#y5-F6kYKS&(z~^!T8r!*yS^I
z`nd=^-Cil?T=svk=HHKL-RL3&V9norQEE5+cFlh?g>ZxhBfKUkA~bN82}#~hL?hc7
z7EK-tB$oe&K=M9D6a3|WFT&h8TrYwRj>A}EIQdCLqvD?u(Qu9_G&~Q8YXb1!OcI}c
zon)?wEl=kCU|Di0e$P$56(KdrRVeG6WRAz62|#sOXaZ2{CQ4ObXaf8X{3+oO(i%;G
z5%8qFjxcBfTnJDTU?g*`mKaL=j2XWh$v{eDccTNNFORf@obH~8Jg~dLhS5<Una<^d
zc9S9aafj2p1Yu1&GhzfExj8+Nfw?=Z(6d<PZfX|yPoc=kfu>yKbw^XYmLgI}<PfDP
z?~86RV{fK7mK7N>8NQ|*UAZNUWo1ntV_qXt-PkwMVMJqxgO7fG>}tloPSJea`%#FQ
z><f3y8U{{k%GnQhJo}EeW}EV+>rSRfwOwOc!$^Esh6I%YBd#@~<4$2I4?<{qFUv9F
zJp7+;O5GD*ycl8z6bDS)GmP7Y-Sb7NR%V<o;WrfKOV|&=H~TS_JvlTP^He+~ve3xp
zGvsOEmbf`B+|tmQ2uKOHLR?E8{FE?%Te<Fg2<P@6tZ)$cq%ai@0_q4<IItofOPXD>
z(uG}bemS@~ysqzUaVbJWscQ?7qNT5g&??&*klsK2;(`p1k0x|DfVh>M8-EO-@&O-T
z_^4>CfY8$)8zaa98$pkGQ2-I-Y8ye%8f?r#@+vY#u|DgD!-I7~;v$oF?O5_sYzQWp
z)z@6Gg<v&utj$mQWt7-5n7E{lr7#1u7i>O1qH#{H&R>r}POia1!q(;Vyo-&h20%Ir
zG2!&IH6@NAdSZ*9CHPh?cboN@WVZP%*S2432(}?6-RIkJM%XqwXwu?(B;1NkHa2*Z
zLCanS-u1mip=~@pG1K_*#AM?g!wJhJ*i6OrtTN$Kh+B<!4DT-7CD)n4!^>TQml%%C
zWTa<?2_Iwk1W8c4aje;|ZW_TV(N0$8*HBD6>W3yOD`sVUuZt%EFvoaH6Xh4%^1H#q
zL(IM*ORymmZwXV4cN{U@51j>YRuBoU2iP_kl;GZQ&J$jOy&X_)DUS!SOyihuhsirW
z(W3D-b|qrigE%q-XVaiIL#)Gw&ji=h(Q~sOZga8B*G$l~M48iU?DdH8`)e9;he<e@
z;G~-=lOFTGAYn3xcl#JNXnzp?o=+iC%|4Fho?qj85op}4_~m(J6*K7PDFdaAQ<$8+
zL%&IkpOFefm)anXlUR%`f`0BEbwEhJxHFA$9JZL@EPAD1^eB6}+x)iN;YiDKk=5Ii
zk$&4>^xL#{H=w@4J-8nmG(HGkB2Xk+UPn(DMIxN&j1A}Wz02)YL8S_wr%#wPCB%~^
z%^Az<=;4Kr^Mq(;T9s2r`d7<1?hwyhoa_Ym$&_vz8#u#w3I`68f8UB<K<v%yv9UR%
z-vdy*K#3P%qY{SgF{ZH<FdWH^<C!}P8&3qZoE?e1CPrd2y+MzEot6^Qu%U^>3~aFB
zvb>HSb_l{(0hb$ZDdC^ku-uY3Pbcv_{gI!9@Xu2uVQ+B86{Qe-Y0OxN;iboG4If1%
z<{R%Aq8b~ty4<+h3(w%|&F)Mh_zVj56XI=b#(0W7RS|AG1YRUI?p^%yFo&GnI-8Py
zMVl*yCEGrK+0-zB@N2-ggX!^)^#mRY9s-<fiOTr6Yuv|5$ikR`sXZrUe;qxnoe?&1
zTX+xz$A7)PyT%W&V*I(&1o-(;#W&2F$-ISUmQ_}nh4Zhc6!VPZLcaz2Fio>DE^(9k
zo8KN#gz4u!12ZFObG^m=H<xs5yWVS-?X`^dZ`-rHTZf}xIKfMw`y21XXmjt3m%L-M
zkMA_tYu=x~ZC83}{k^6WyL9X^(`za8M-|?PEN?)zcf+zQ?@fG661G!rSoWm%u9tmg
z`|cf3YiReNJa18d58uvwu%^G4(*LNABf5CastwY!z3MC|;CQdX%*j*XY;W_q{o5TA
z3PYC$V~eppor>bpvD1yZOkBC+fRE&vsEM=7PqivD*1$!eC!MdZMsrA-BY`S#unwYU
zV;VniVL~tE0392v4Y8nXK~-7x-&VE>m}QCgLn9>{_E)a6VCIrR_!i{MQynU^ARw+D
z6xY}I2kYL%+askL=t)x-$LP{j6wf<zQFZB}voKCH)qaE2Y346lRKbpj>k}murs7@p
zrJ6QWyfHdf@s2Z|FHyM(8ib*iSwi84=fnXjIq@SzjkH9&hDmwsU#yqYJO1Cnf1*36
zUJh)Ucy0V|P8J&VoH^!qAT!V8SBV`r8{P=McU)bzr2D87ounqoqf$bt(dOZnZY%dN
z<UZUz!adS$>$VFWgMT`obHT8%v*)v50uTQngU-``IveKU-(t{t_#b#!FaYuqkh!kv
zyTt!U${wCLgU&NE?THZl(@hBQc`#iUbe;pHmVop8nV5J8ZI`hA%y<ZAsuRvLGuJ`6
zc|w5CgC@;UAbWxT)2W}68%SZwJ;+@dx6A`ob^^CkNB2ZN_@=h>$2=r^f;K7m^hjL|
zOq(12qjY&Ds=P9BzE~xmCtf736|WU<67LXyBJv5H?R{4KrO1bMhW}oCOWYyu7C#X^
zbTZSo6O9f9WU4DOoR7QYBykRjIjC}RKA8$#62-5Oe4%8%M#Xr}*O5ji0_EK)nUA|H
z{{hL5NPb4LnKwoJtCIhq`1d65lH4HKST08TWIpeqK8`wAerw4`O70~2c**&a`$&$7
z#R@k%KPYFq<OO1lXlx{-zQ#H~e8q|N-=cI|#rqWgnB?u^@5DD0|0l_NNc8(Yk@KxA
zmoI3Mbc{C>QJ^`WL0&5iZzG!LX2_i+cM*AgG2IE`$zq{6Ts%eOQ#;dh_(jeZPZgJl
zHRAaq*B6=odt$A)K{V$*;yEs5I&<EG4@ll7{#@joHq*T*z9PORn)4s=oC9ULePW2`
z3*;oRsn|k1LNwO}(lxe`(o^xA{be}=MXO_UisVv}V@0OpK#^>$TeM8!E5%F2%SChj
zARh;g%>P5tTt|?%O1@X*#5vPFCO#{g>j~k%mdtk@neGjdqczHZ7C#jCiJyuQorhM(
zC{uDv(OhRJ=V-~tiQUA;HdD;?hV&fuvi=g$Tz8PCN}eH}DxNM@if4+Ab&Xaje6?t8
zrCcfbX7M(0i+GRtp!kURr1-38b&!57`S+r^j?w=2B)>0yBsPd#qTqg8og}M+)K1}@
z#4ciE8!3Yn&eau`bBb6ha?yw3hiW5*%N|U>Mx=>z${R(igLJdxAB)yT3fD=P{t59p
z(dr_-EZKg??@h_?i1xdE`y?mf#>Vmv)kaEV-6X4%G)m=Iouo;UXNp!wX@O+Ej>dY=
z7S9#Ae#7u9M5~i@on)(%bf;u4@i6@(;*;XD;;+PCi?4}qi95wViw)vmMQbZ1iaJ=2
z{Z5~?ozhm}S>mx`S20gKQ9M~J6o-kU#PQ-}k!x10cY#<fE)lti#rVs_TJcJ;PP{?9
zUHq~5KjKeCu7j~WYfHs`Z}(M&zb^h!+$DY>ewj^`W_U1U`K`pS`aQn^$~Q<HE}kMz
z5T}T<#JOT)8!Jl{ZocP>c3mj>60xz36@HtC?YH0g+br3B=kGzukBCo-&x%}2Wd1*h
z?}$4^E-y0vGtqwMFAeLA47cC;Yc1J+=dXig`<=gR$tQ??M6Oq|oRQ*KaiTa=EECZT
ztdA$2cOaVlxI7F`(*G?y^8fw1dUz`&8w0-T?1KzG{_|D#{$)CQIXEUbJn>O!KK#MC
zTpmNZZrC_7Ex<<icx(T7bL`7B+;9pwd`4w?*74c88~%@2XXE%x8!Ybyl*j+;ERW}t
zEpIaXHV?ecUvXX@83?f6`Hj*YhI4Z<HtTG<as&kHy#~5p3}C$sxAmR_zs&=$vl`F&
zS@g)+xU(Q1P~I_#e&NX7mUlV)HV=!q1Lc{qGzB;tcPaeA^6m(f$C1A+Z&M%-yv_qC
zFO2@P&X#u#0)pi|fbw{pxWCllu;uYtpLuvb&}~EGE^Kt%82>-mg6Rh1qNZYwb&TWo
zxM;(-BHc(UfUK8p8@6Ek9uMp<XD)2}>fuLoDgfVMlAw?EgRGN|a|nTEJ1?NT*G-K7
zW7Cm=?sEF0ykZ1$tY+)w@nPG7<*mkf+8bfk+46ei=H;GXboKn7__wNhAN*TYc_-xc
z@>71fZr==yZQ<g&eXY?#cSYffK{G0b%t8bF{Rl(r2V>8<NcpTuf8Y=FsKy{6)S2=S
z0X-_dao~NQeyc|{27=kw&;T>E3`e-S4LzuVOcjk#Ee3j2cSB0(QQgW+C$KDIM#XE6
zL|(UIlOsID&u<2FZnQI{X!ttDg~RQENO%0;+e2%Br0_%dO^$|djU=OtC`bF@+pG>$
zl!K1&?N$d0W^*9k5qTP*4pgKAvV`x9Y=@lUvcFu84*hdIbgtu0hm<<TaZjYjElxX@
zNqS$%-;%TxhV?N*X&Os*`?6qn3>w9@{QVj@t$i(*$S|B!Nll$JSl_@tws6zZV3{N0
zLWnkrC+UrLr)0YciyqC~=59gim4)d{m<oFyR-Xn5(*ou_xW8s{0Yo>LU;gky54xai
z2Fu^X*VN}NoL4>ljJ({hw<6cqZP}qiD1?=*>3BibpVd!1nfNt0{`<B5i`@&cZc^o-
zUYPoiui}_Db<G+;JctWB2U&bN#3iiwt_5E9*7CvuHJCa-U-8#^ZF}LMMe`RgSXkxQ
z{)n%YsACRznHW9sjax)I$Sc_981R@Ij}BFE#mBBIg6Q9>fAzc7>4EzRZzuoG>oOc~
zBwXUQ$guy9_oVqu#b*ZJC47{<K#VUN4O%~`iEnP!ZTR1Y{d&NA(Sci5<3$$TY0NWo
z+^#$h5}$+k9yA_n4EdPLIr&Z`9!$F_JWuQ^4iHC*CE_%(Oq?&`gf!)!Ctf7370sM7
z+HsTQJH(%e_lpmUuZr)94Pq1>WA;aEOGX?R&-2+^;pX2O>N9h{Ajc9Rj01Qyn4XU0
z*+BMHex56w%jff-Nta!9_JZn}v+zDyb*0a8>*Fxg$(}>o3E8u%s+`8-QXP{+evfP>
z>>8X}hH^N@ol`bz@u|~4A2NU5!ZK89V$l#Md-kFQ3(9cg2;`buIdcILVc|D>W_5Mt
zyjhE@QS2c*^W=ln>@&K2AMsy2ff?5xzv#C3b8+KzjHBZ-7SCn-{QO1fx*-ko1nUhx
zs@N-ch|&SZ^~djATN(V;I|%;Zn4$=UwLv70F;4-O$MVNuvw7e(^ZPf@BWL5vAX`79
z2BRag=#jH=Ga(1-oeF{H9qVO%w%#T1+dS|(WhgIrx3F>5hzpiCKTsYY`D}TY!f*4y
z>nuij91B=yy}UMq<<&r7yVyQlD)I6-C}5r(Y;+Id0P;P1>lnxFI?<-<jstkGvEYxC
z4lwQ-q|1_@u*df{_=D}cAh5seAG^Olg&$3-0E~M8<sHgca6QW7nw53j2Rbsadrkw}
zhd|ytc^_rHte<T|y>ZtDo!2!kC5{2cf_VoW3-<XZj|JJb7XuBn-o#jNHiA4JzxX$B
z&9IQFe(`VMo=+h@7CeJed@RTzTVgDD7bJfG=zs0j9~KTXIqX=_EZ)V(f;{9H3r+wc
zCHM(n=w1lK$AZ@e#)6w7YnZx&<BtWelNgGQV8-hcV?ho#@g3Uj2u^YNkIki30{>hO
zjs<&aEchKJ$z$Od3!0NZ-w35?EZIHbY5smY7A)&AY9{`vEQu{%IJ+A5cdDHK_|MJx
z4_06IOLHg0$AVvBlx8Y5W5?WH7!n>hc7&mHf9&Xg6fQV|j1S`uee4(?nEeX|g&5id
z_wT?VAa*l8Mof%IIU4%!x6k$MSn!{!qsM2QgtJc^e#n2|Snwd98ngE@jd}2F!e=^;
znfMIzRmOsx-)8#3;&74wr5XP1Sg`6VjRn8TXD_}T3*uP|=NTTsjmyU`$0*j>EBD*6
zU}9{Uiq5fPqf6m854-BHZ^wduNAMmP9J~D!$ATvubS(Hq>w@`*{#}Z0Jn$Ge@fv|e
z1z7w@tP2|5VG|y9+v9{tzYjv52{`ZvV?m=Y=te(61l9#Jk=lEYe!DIh#o!nNK(2&g
zG4O0gQPqh^=K6AC0Eh`R$D;|e_%{{!?lm$QRbDq5ViD1>Sq}_{IR_Y_Qlq|ykQBZZ
zAy@&tB(evd=p^J#d=DXdEXDZu5TevpgcXFXNNH98&5GdV5l$$kxR>GA<=kFk)W;bS
zt^oF<2P=SltIh4dlnG1HDu|PeP@2Y)-IH0c8TGL(->v}uw~hK>%=YW80G=El^&L2L
zi4V{?jyc%M7tQGYV;0&>#RsboOOlv`W<`m%9gxl+Q6Bnm)$gsq_%U9Z8HOgtqTK1k
z&_?T7|J9?p#EW1DS+;Gol4n-%;^vplu~8TK%ftSlKRzb5Yk&XZ_qI5Wu#V4S->&)j
zy}|EH|NpM}`Ip^6*8F&B`)gZYW1PpSQI6*tulaFZgyECLnPRzkrg)CHO8lN^l!}o5
z2a<0Te<(gK{z`m9{6PFnwC{(c;vY8G<c=XxZV%DCCk2^fg@3^sACEy`@onD1xr^)q
z-OO3DV5K}5`|Y?6&rmo{f6us%dU@7a?;r$lJ*GerS-1|kM%)rIpH1y}i087+!=$Sr
z+(3_<jVps}{fy#6Y!*FoHf|>5V7<pd$V3?HMHAxnHeTZ!jq;ezI$K^f0)plB4wUz|
z#&y(=JCrrPp(u~-V*7BZ#M{?+jgQ~koryB7WBa&WC*~+31qbj@*7%knU6%3?JRWqn
zVGHhWabSPhKlZpaUgNt8<sHfz-wc%Z3@ei3KG2bY-E&@G`w;kLYkVI;cc7~&!T+)4
zVU6#^uQIMXG5^r@Jx3mH>WYu++Mt!R<>-~Cm)}rWTHg}CqwBp@MXTx?!rQ|8z5V0M
z`E|kRJ2po1_+>yBUkVH*?aA~8$4VM9(@PsNYcAfmVqZx^^qP`}bjazHcb7IqYX&uB
z-Z2Pa7w@~|lahuo;=&^@K%9HhAQKA<gD5YA@;sFH>w0{#u+0-ij~B&?j@<2qQ?^fQ
z2=|-X5bnBi-}xW9{bP{+QtxCv`0noSE!rJ&Nax`@ac=p2A9nYn1Jh~BrrP#opmQ-6
zT>%j~s_TeQgw~?H-@@<NvFKwII`PNqs2+~ey}b+>xB$NxY`#N8Bk!XIj8JJ=JTXG$
zy~J~oCG4xKKFL_4uIgnnG-sB{96kmDiZZW+y3v=>4vbq*G3AFjO!O@PMylL&6p-{b
z;+^C?c$edRp#{LH_&qn7Zv@sPPeWPfB;SG%SOCn15IM(v0aA1|ej=B;8-bKCH55{#
zky|4(;Yp)i)yQpj#WRiOt|PbG70<L(ig!dhBBika_#!-!J0r&f=~XB#l%H%$^=?E+
zlSLJ|3}H3!_q6_uyO_O~33r;h`G|(nEcb`*ejkoohq^Lfg5;h^Zx(!+4^r$+k<SR3
ztts}o4dO-cH8aNl`mu3aC{9AS+n-`HZrkzWo<wmrMH;(vPv*}5fZ~xX%7{Ow*n?sr
zV>wUIEGsV3ic#|-ih~&2d|2GuY#8esax(&kAyKnUj2TLi?=iL*M{yYU(k*Ve0N`x5
zDX8*!#J9Q(L3|OR)pB@#3r}mC;4pp*0e4bn8Vb)?Z0<Q8YBQN|y8D^J2x)B-1T)P*
zhB?f18Q&l@ncC39nz}NRO%Tk)3>D0@dV$S!vdzR73|rd-%G8F<<E+e$%(U6mGS_Cf
zh#738GT_v^3BiZ+v`Y!|_wS$V2t%=XSPQG#oOB#io7<-0$}k?hz7P%SL#J4M=+vM-
zblQRX(COK(u@e|MHhox&tTZY@^TUQzgf>dm_OpgYXc|<W9@fIBPbW!zIy0azjeCFK
z8;2o?%@gJbagHPes?4=K3U&!u*2J_)rU9)YPHqe4YMll{g;aPyEFU3IG76?dmwv&g
z6M1RTvLFz5Jjr05jNnD%TMeY|9zTL$K0gAUxXXqQcB%-Qv!sqbCPxH*<E|%sFsen^
zw55TxrSXLDuqiYING`<&16UPx>)_$}12c34|C@WxvYI-2SR%p+ww8Hqs}J%mL$;Up
z@JLp{BqbfftY8y1*O^NA71RVPn92(LF60ZM3D*<e5WX!)+7j`xK$gfXFm*@xIV<Bi
znUWVP+EPI>Im~<6iv*_85MUfrPQ->fD#$t5U`>lDH(?7oH8mug4F3|qIA)uQ4HZ<+
z0MGROHGpwN`1Ru}1M!tLOy@U-HyY#G;n&}lDGG5IbR4#bbB@!qQysmm5FZvKDvfs>
z;UB`qt~rF?M*wr=9brCId80`-mf(HTbE=ou(ZgMVIX3(n#}e6Ec7Pw^SLTPE5f5WG
zG858O+jNPrGvZ-05IF}MKi?=f1N4I?*&vE68l}biED?4_JnR~z*<{lB$KgibzXULj
z@eB(b(Y6qA*M<w5U;gm?2)dyB6fX6UQ^Mb`^l3kTo(;b+T2t0z*uvTK7tbmC&)1%r
zIcHAdMT*%As^(QqKXvx(>~i+$^f_g7XD*&!J)Iw4t3nw5#Uwuehwj$QXgQ)H>~9)1
zz^T{A^;%?)gk3RjPPW%J+bhd%=XJ>rhrAb>TpM=1ZIyH3-_|4>{wFHu=JtSekCE=E
zT<LYq>fw!D>HW-^TY&J(O!%J4;a+-{SDo#_WZ6~A`+M&@+2*~CxOt?{TOgaaurL>I
zF%<TM881v|8k0@)77p}HEiIT?Jzab5ELvQh%b!F1#NYJkB?F6!V9;yPOj?pke75gk
zuZ7H-fBFGm!8^d(80|n69_&34|1*SviQ3Q45&My5rw(ZXIB}TcUDn808T#g*V4AG5
ztO_TT6K{kpl-UDhOq3mLzWp2driuORVZ68g0mjL`;JbgAr5-bLLB)Kin!{?HJ^`4h
z_g`du3^x<bcLcu+*pYV_Io{R}YJUvj|IYK<c*+d8#J?>D{(tB(1u8@NndX}yneo8p
zaUVU0^6kIFk&Z(Q_WuFzxFqf}2Tpg}TP@P#i5sJE|G4toeq7ThIfp~CY`)vliNwM0
zrtmzmuW07Gk$$9PJ|Z)}(Q5){OEym(kk695Ok6Fl75QYr{2bwvTg9J>kBU!;+r>A;
zcg0=eN8&z_9maCad^p%d^5J5>I7l?_z95}>HyB)~@T<g|MKk`#Ki|74gZGh`KQnfV
zkncIkzf}6)N`77PPRY9^@00wQWMiKQ<z?VsJKNuegnX1_F6dJ>c8L(*OL9NO^F0g3
z8@oh^A1j%90W5Eh$afPcpRM?1l2=LouH<V;?C163U5dY7d|2VeE*R1^wkyP09=7Mt
zVq-f(Q9R?Y{B-e166rgN)_zcT#h)Z{a)<efm5vi8%*S~nhR+f!#WTh8NTj<|{GP&V
zMVvk+KkpKzT_Uev%2^`si<CLfNpjMK>?58e7Kwb8XZ&Q*TsM%*B+nD8M05Qh{vyej
zist%3_!W}PTL+MDkj$YD>)|Mpd`Ns$d`A3*_>%al_@-#)1CifcU*HD{H`f>BPbG7D
ziuJS-j}qI9-NYR6MA5t#k9<Xvhl-=cF(T)?SpKQvBC$$bCax4O5x*;Pf{gjE6Mrb)
zDQ*?-6*+^(^v0ea_$$f37Jo0kA?^^3T|cDflpFKoaoI3cG}kl2IS0r1W5nadY|&iL
zi0><z({W5cN^ERb%-Rz(*E7;tdtytK{ygzQ@p5sU_yh4e@mBE;@ov%B|3mql=3{%T
z9Wl=KQGQM2j2>lsopWN3vc1kZc}Kae$T>X9Jw(paQ7#m%J+SeTIW5Qd)5ONtH)rb@
zZ?139{QtxJvb}zB+M0NKeNWTzYRT}XxZf)N@Bb#A{pWkg%bfEU&Hi^>^@PnB^aZ--
zfb~a+afd@~TzmX79lGAQe9?k&bjM=DqsW)0<1<L(dLKZTbv$--F>JPM%Db`MWg8KQ
zD}*1ne5U{#U2i-D<se;a_;HHF*Uw7f50*#UXuKa;XT5V8rQ3}{u0BY;GmtJ=Z#hn~
z?W&jk!2KY3&$ng6>s*3NS@g)+xJ8hI<@LtN%JZ80k&4Zh$Nw2N54_F~k%{T7vvDgC
z5G-$KpuBX%+48P}-{xT%_aPIXbF8!8^#}--HxcD=|Jc3^Y__}`;b)#4Y;+gl`Lm)?
z|1ti@*n;UkMj`A2>lnw4=LTtAIj-a0RsdNq-M!d??VEx2+5Y2GxozK5@S`~ufN`5p
z9{;afXY0ag6hD_4SAp_gv57#Nj<nYbqkoI?`2X-Q_-(yx2iq3t1}7aAbU~PPwmht(
z_Q}smxG%Gt)2mmn96$A!+s!HB!NO(XU&F`YerVQF2m0%%gUvc>VSRYjAg-gn)^fl1
z(S-6?`O*6>`0Ml?*F-yPPu>%CllDYI8GE8wNyTbu`k033$Tj;~?j8s~R!Sj<jqIL;
z@1CWHkk&;W59!~*O6il)Ay_AUqNpuaO4GLAvL}?@Yj3FE$$LXxYxgzBYH7EI&;YHL
zo~PB)^NcM@)9kSOXLM5fdl2}ZVq=H3QnN<sMpq%q<NeL+!n*^OO?To5dCxMW>sS+#
zd>@4q_%mQGL&A|JI65$ujh}%_Oi1#tiD=|?gkjl~4>5^lQ$FH&KVgvnX6Ii}L%8EG
z7Fdm+a5qj!d;A9(&RJl}3AcuT71WnmoEtU&W252Gj0=ZX0`V18s`VtjiUOVF4)EF)
zRKAsYZt@KXsY&LF;yKCGC&CIU*Y~i3x&u<Q20xJtwSt<Bv{*sCHgXm`X=b5yQ{-l(
zz&oR9y_oAdiJ`PlQD5Zx2vvm53hGbciQEt=0Mhwkw$PS{%WKiQA0hq<>Xrxt{1sH+
zpK%SdZ#CgqLFKp-E2!Kbx=rR6L3>eNW+zDQiS%Z{m-!Qly(#i3S}UmRKi=?~@k!k6
z$Hr};$eWAXpW+eNn(;Z#J&EFcihRs)Pv(B|05$tQ6AxfhpMcnWJjDXG$t`YiKF}8d
zF$T`$b5qOf5OfkfSHMHdudQr?)_ktSY8W#OhsTsO>*xQ+-j@JYRov^}bMH-Z2_XcC
z2oY&y2@sJrBE~I*aDlKG!fNy>`&PsV(NaV}1Vls|mQn;Ih}2TF7Oh%~R;kbWcdJF8
zwbp8Dt+k@u`@p9*RNMZ)Z|0kGPr@R#eO+EV$=q+gncw_o&N*}D%$e=DNL;mUB7K>W
zoPZ*o%t(A+UJdKbGpX=3%tUyE5nP}mVCeBr@NUCP*Cfi{f9+974m`FB4kvQtGuI6~
zp5z7|Tib!hlY^2ti^mvv+=jD?fk#yBDZ{Icfk(n7SUbK**KIa{unqRefk#s+L!$^T
z=BPTlDBft`kyS7T9tlpiG9b&=if@<|4jvL&tnlfdMRjycgoP3UD;@YRsH0;UEJpVT
zEN+p|)r;%sU`p^O@F=Jg;2UO~BalR<r4dMK<V}d7OoG+8IH>W`l*Wc5kUTsLQ$>kR
zBSs*pk;NV3T!eM7k<gdI=J;*KQp1r2zU(D%8AGo^*tF0h4)M`R<rv~4n7cAGmM{Sp
z9~N3tM+Xzd*MtZQU>O;seRT4OFsesjPnH?&qhpix$FDI|9)}Hw<};QtDZhEXUpYdU
zI^-5vsZ@0l9JAx0^Mp1DEnd7KT+*qeppKN;fY%~<ff++-UeG4Em<n>&7ha8}+d(pH
z;-#+eHp5dtLC%Wu-vfDW49*T`xmECgy@9+e4CG~=8=2iB(z-|Fix|i|IX}{rV|hQz
z<XGO_S8*)wCz%|}`^Ht%J6{`VL64_1C&1(3tEP7<jO61hLm0Aq`m=}ZQY-202pC2p
z25>l{G%$qc*4Uf3S}e+RyKU7>s<~=@YFugb(5gX~jTkz5#DFmahxnVB1y|xXT>S9)
z2I`JGM0euja@t0~|FVof?$T(8&d)LzXdGiv$X~Q5<=CTh$6fz#M(z9s52=hXoByYm
zjhH1fc0jmyzd+#|J8<Bj(W3)vX#C|Oc5#S*rOmnWucj-@fk9=rdc^G<7Z|7Gop9u5
zwEjL{39{ok!Erj)=FV(`qcpqC^7IvHE2B3=R)z6VhJTOG*|Wp-CqeVq9G}|;#Yc|M
z9c9}ASD8XS9riC7pX<-~7{?hTWXpnlypSy-@>#;U!fS+VATaz!;n#$>3ElV{->E3a
zS**log)a(U75-BAj<8<%M`4t$2*fw*Q-C?*t%YWfI{0@K?<p)7UL>3;Tp(O7yjS?B
zuyKF>kLlk8{WJ>ywfMW@ABg`>+(Q$I^65n8SNtULFNk*%H~sjK?<>yNM8+=_A1-db
z7Xp2g$<weWn~-bIDR0K(fY;0a2BG`@#}@HjlK+nIVfjBQbp7=E#D6Ziw}p+r^MT9M
zpnshGfXrWxFkje7_^&qp^@)!APr}CQt=QSX^VMEhAmlW2`kyI0TUa7=<6tAi&4f9~
zPY}OE$leR;sTP{@557qJ1|g?pQ*NDbqp(hRr_i+OA@^Nz_J1(mv%;SU&HV!ZH^tu;
zn(=J-v)_&J>V=;QBPw?p!j{6;LNl(7c&CXs9uG7355fm1+}t<dW5wB{!gOZ|*|9=?
zt<a2PgRd3eCfp%pzY68uIQ9$TF9}Wk{I?%J`g68F`S<t{?nN3DIb*uZ&1*+f1iOt6
z8TY;$2X}E8^fD~JXXK0vD}@KD;!ueKYSDjRi}KML97V?;H(-y9i$l?0LRV?P!#Srm
zk~<AbSPwhn<R-!+m~MVc)WgupbdNWFl!?H6$T;KlT>+1vzFwFF#Co0jGGTdMsCOl-
zivwq<5T2BC#)U0|M^Il$Kp&qQPTwZDT^#BthCbFe&N$}=cm(xTKp*qN{2g!n=nx`t
zT-X`vqy4s!omDjB@x0|ZaK_0!3J;eDhCK~A7l+)HmxtjF=5IpacyVd`<9!BhWTzTn
zOg;3S$oSDr=sS_|qavJ)6B$36igMb`Wdi7qv1jk1-hETUNBN&QespH9{wF$qbPtXJ
zros5p!3XW=QH2>j8ev9{E}R+pB>Lf4j2&I}-iGYH`>^uP%fO1cG_07bj*m)27JB_#
zB%%wsimqiMV>VaRRVHGyxuWi@<jUEj66p)Slq{It5*R`FS;-p~4n+8<MB2j2MB40#
z3BL<|X$!dmFS}LyvM-dKT9$h-63N_G82|Wyx6nK1yZHSQV!j3BsM5jjb4=;r_d}0Q
z!To4&$*A`#PFz+`9Mu)>44PxKKNy)=1s8^vZZQzsObDm_1hFHgb#Qux@yRev<)~es
zXPUPIW-%a|Vdl`p(##__mcb`}Y7l7{Smc+~)oBo<BS|`YUCM~DC`%dQ{{S)=E_x6_
z@SK9MG>_#sI^X*kkp3hBLKz(CapOc+!sFVEd*HJu<8ipJ$#@UH7$@SitLQb}V_-2(
z@xm@MEJ018VaR53ml<ZLDQ9b7ml^hea-8Ta(lw&trtdQ1&1u<?G~+~^+ZDYfEf+k?
zGdJaVCS!<g#%hQjALz~Art5q<^Wkd766;++T1Cowz$=*u${H%W9BRE%roxw#><dW;
zlCtfU%@+W#jFcxdJ5D-;N5K|Qb|F<6`W$J#PucFz?(EZ!NGzM<gjRSUDNnwoY&2wF
zz;uW6y@{78dnZFjkbVH#d^YJwUIwoMr}1L=<?s|XiSqX!Y`iA*6^%v<!MJ=Z8_UPA
zP>pN2+yXMu<_*_=<pf4jaJaaQt~Iw3uM*t30N?b13nM9ndtmK=30=Ew0D<w297*YF
z1V#~D%u#i8QM}PeN_XQ`NpP~20oh9U`-WNJs0VQftXaZE$5Kls)~$iVKGMuE$yVck
z^`bgDs2;;71ZJIz+#wugJr^_2(G()n(`X74u!_bL?uVrmz&G9D;;0GH#l)z|8c;q(
zF^ECf35&svsDG@C0zYHi0YbG|#5DoF;ZW^JVzqT&Xaw;SkgeglknDxTsj$#NFov=v
zut=+#IMKQ%5@#BB?MQ$z0oj@o_*h-@j?k5bJboPQHjh6Y>L|%vINyoJmp&6=GeaMZ
z>^9H(ky9BY=^<bGFekClM;CU3aECfFo;w~tz!)CeB3SqhCo0@OCwcI@2R5+Si(VaI
z(=d{RQ71Zigcubg^fykkTyZI!5xm2hvQ!Jg7#M1z(_X*P1U^b4q4`Vd=&)&xhRc|C
z_~qTjd&8OgokJMpx1hQShr09k&svA|PrqL=JKOA@FgW%jmRR8wrj}TtCJ!vJGUqkT
zoa4yekQZr@Z-!>3^@yC3ADND!na=r<leb1@^@yCBA6Zyl0egC+NsrU}M4I=ARQHH9
z>oMZ=qDVy#48=?zS=ecEq-lQS_9Z>APh1Z?hdj?8b~th|m02T|T2W=zQJwJkhCSF5
zUtx9R(kg%8!*sZ7tR^@T#BE&s?2mS<RgSWklO0&{MUS!`>$qb&fn`^|jz)ttf17nw
ze(G94^{+hyliI$^KQDiUrBYZV*kG$`7P7#g%W;NgQcI}*#=Cy;$<lDW6su)tSp5#j
z&Rw3iBDyki14m)N`4pHmZPMgfA+HCVX;|KhZ=;+s;;c}5vy2f<!kMv_(OmB&?_^9g
zYwP_@_j|@{nSe<>R_OW9v`&iW{fKcGTPq&9PKu=r2CZ7WJlX5Xe*PBZK)%ir+Y&KP
zm9GZJTPHO@@^K-b*Nk5!yi7PpIA6F>xJr1laFg)sLbd{^?>oXh!smrA311cdLio0j
z?|F=WQ20Axgbf4un|^EH8RF*(hYK$fP9>(H9VImV(oL}bK;cV?;48$xBECU<tGMZh
zMtYn#NBR2|&eu0`^KOf9zNV4yQ}}D*zZBmuo)kCz(2)Owxaofe&%*PZ$7%YX!A}wI
zOawRm&j>FPKU?8^^JDlBahx`D{Jcwe9#{_$bA<WAPQrioaS~IWaD1=pcz!MXt<aPw
zgnuaBc$_4I*8$;8g>HPLgSZ<X=^^gMN6r&><0G76OFew4Ctf0KTps7k|4YKf!ezpn
zgr;0VPvdcsyA}Rzp&K9JoL8o6$|LZ{;y)GsT=;9@Z-wkvV7yO+5tbuxH!jj#yp@n0
z4-D@j>?t(kitsn(5ja@>7YYAE=+*<x7r$P3gYZ`2?ZUf--xj*@kpC2aPWWRX`#PAv
zUklmULH@Cj+eMM53ElcW_FvQgWT9E_2hNTs`gaxf6|!rI{*BiK4U<26eHd=)@8gWq
zxbl?C^4a{awa$kRkAJW8!6`KcMcbGz_{F0XZ3b(KgbtiscX-gvYez%52aL=9xE2VX
zr7jLb-i4ika^{Q+D}@KD=un9QUd={7Ipo-Hh$3QMl$ozeSQiJ*5X%tjHD_GdRCqWy
z!%jzrxW3dG7d8<d!E|G2Jk&yt=`uYY2a(Tu7YEMJjVQ1AbjY}{E5L*LHlfh+xk7!J
zuuk7fxLq7LL*G>Sr<=xwErUC#Z)ZRspIc5J+ZrwooT2YQAIFcKan23!2<m$n`gnZI
zA5OWiZwK6r(+ien7$R|1f-?-G{kG7_)ge<n2hKRTN8v%YGdXxpyEydYanL*r8_eI{
z!11<3m^<EQ;6`?;0mhU---(RV?1R1&8K+sq{2{|9L%T~i2X5vqa2m{a&AXW#*dKR{
z7^msm=g%0YDJtsS??lIGCLnJx{y0rrT)qAeM&q&gsqxTh+b4#-{OUIGKmG2Hf0{P2
zKgL7M^U_3#de<U@S-jBGj7P&C41|0M_gus@JWo9bff$<Th8P$VF%O+^##Dr3H4Q&I
z8QD&O0h9R~HDAe2ZIl21;F%f-nE)2~7Ju6Cnn&0$jr1B1C&oO?D1S7=Oos7dXEC){
z)HFq-(RU$|#>XGVGQJD9zLS;}t;}YlBv!?sG1)7q3ExRe0;6NIpEWcZ`-pU$Xe^ZW
z2lDaR`v6V6k%;fHWr9T}{DCnihg;?k;#tavPg5q~#i{>%Qfl-DQ$ODYnle3a2<aNw
zEZ#%cBW5$NB77BoM{y*_eo;Hy^X`Ny+Rs035Zp}ebADXg?G6|GxHhWr;K#K=vu<4G
zVW&54@z!iLT3zAHwWX-MvU`Ls$T~OchLY?EOArl@$Bhy2G{Vih#5Yie+rEOp;6Q&X
zMW7R2qX-P;K*6XwIDEroumXZ$UgknIF`^T$Y#_`KY<A@Y(2oueWB6jvoH7Y#s3T~C
zd^#>-I5e2Q$L(*8&ze&+ZQiW8Gyac!EMW4iE3cX~^|C3G=1-Y4bsG9sr_Gyo#br~c
z_Zj1Fu-{_}&hh8&ihVld<(Hk>F|shf;DRteCf;xYbc1fvBTsHm_9&fL9{pZWP8j}+
z=6MIYF*y~vKfYaOGTk7B)L}I6ws9H7_S066#?<?1q3VHGOq)J^zUd%4?%`m{^4uxY
z%y$iZy{22&{2Vzm`UKC9TL|!fdcHYlf7eXnXNHf`wH@4xEY%@uuA-Y*J`;U=`7Aw`
zPrH2nG;UwEa2oe^`&)mI9CZ}idBOSOZ36WctE~aqIoC&*M^^l!&lP7sO3I|FV){k=
zHwh~dF|E>+bi}m0f*c)s0TaQDgP@6o@S+$n5%dc708c%g@Nf&52)-p0G)M03bW*4{
z1W@^z#}E4`FA793dQb5FLmisx%RFucppTlU2(lfTiEQ#|`g!_0nSb`5u_;3wBpfar
zEo5_z;VA0{=LqKuuM@5mt`%+-eqDHv@H@gi!pDWL3HJ-@g)u&Ok^V`-cEq%h|LyZm
z<Y<WZ6P_bEHcIJVE<Q%w^?Obccm19#CAV6L<V`v(nM{xO9g)}8q%Z6wY}_ws&MV|g
z6+TorLdZ5F^-K}Y7S0u3EnFyEBdisEO}Is9%7NY+sh5W6@^6kG9Irf|zu$!4Xy*su
zdz@h5{&$~>xeok6u`;F$e)*2=-W!XoxBu(pdclWoURN5*vFYlJt1-L71I0X4qJTDN
zKvO^8RVhPDJ{i{OhBH(F%RW<Qobyt61oh=ZANy#jk9l$WSWaCWI795ef0_;%7q%4K
zxf%2gw7qxHA>+apfd|uFfGT}A{FpBNUAkX^+r@!1Gzup&pAH!pb`y9|Usv3~Iq;)C
zJ}sQS?Qpv|aE7jgKFT@c!dRaL_4N<vL-pkAdjM`1hdQ`V+3bLabMn}N`i4NCyKa11
zx%};gn{j%<(!7rVt`TvDVYJT)o!nN`1xM?9c~x=%V{(uv%aAinm*!>IVE!rs$BV~~
zpTFP0jYF&k7;`T4ok-uyMCkj-MFP6>LJS;UXaV$<z?1Eq<Mq8fjLc4ij5AIj`d<F5
zZ&hGRmi~5=mCxQ|<@G)$HNWr0eXHV(MAl8U^`SQ}eDA-qR?f`rH)v+gnHRpdrp>x|
z`2ARuahS>48Z%<YB_gw1C&IJGCA_Mh@skqK!m)`+-q=LA_$2r|dI*h{gLAL*4q-dr
zLnWbK$8!@oyT&A%Z_Z6*Z=R7{U0#%2RyZcnY;~7pCfui$=O(gN7bI8j%1t!Q9Fxe*
z%uO`Oo00rxc}?=p;@m{+wHe87yA~!_Ku5;2)05wXp7i1|i8REEK3k9sS6!8i=5<Nl
zxTkmWrafa4kv*N0%c{;yX71{eY*JO6OoQHVc|r0<#Ph1ACp#9-OYSP1k=(fpxNBPS
zPVjFcUtJ5ooZP;7dUEIL>B**reUP6S$yJ5L$qtaY3H(OL#0t+&c7V*Pyy?k8#an9P
zO@q#Ph&v-0DqN7<4joGi3zC_cy^>8fcS&x`JUbcM+&Q^=^@8MS$ZP)UD~*nAnFYyi
znbpazI2YGtE=Vq2-8uP9@D7Dtl3wOKqvN`~f@BlLyLol*<f_%vk~ijE37s>N&GM>~
zcR<I@uN5S_D&9SreUeKvrzLkH&)4BRb}#Im?122<gL4-{9vScY!s_I9$gG0Q%{af2
zylauKg5>qZ1<BBB=OsPF+hO8$PA+}z+GO`<XCylnE=q1MoSxiKK0TTL?4slykXiHW
zmC1YZrX{yMdoJS6NM=3TH`%>7l*qxcuX(m4(H!pVJtc`|yQU|-;`xX_BYAi6JY3gM
zB5POY<aM~Noyun<PcN)VZZ9uMG{w2Sdrv5lxw$0KWOXPJTRlB_8uCcp%M1G^J0M<0
zX6NJ`@XLa(D6m6eNg^HRV0n2ck%r@pz;7A+qR7|vINs%XC5Z@*t0T%&r}8ez6+p^{
zi*fCdr@M>0B-6_0CzltOB)sy1<cg{S$kik}B76tR=ZdP5qLN;Z9P*kj`Ec{S1ImWP
zLvL2ZTOG`Z_TCrk9qTnJ5iV?z@Q}mpEZI1k>k<1-rhp^zz&jxID006HIXexxjucN%
zcFLQdyaTDPfO~skXXJ=E#TBSxs%IuURZ+Kh?vG#0!2LBi5y=~j9A}^e=l07vvqk)|
zLtgfh5BuHw{R3Gy+3&S<Mg?f=pQy)YO;$D72d*}8wF?mQ#h-yUx=Fteh?GJsd}=8J
zyqH-W7*4y8ESzD6&Z21?`HPt5+<;joeumj|FP1ikESA9$$5c1zvy>i<nl;kqEQCjX
zK<?&?vnLYWtbFG{YOH_JO=|Z1>5mZ2^={lhx&qSZA6>&p=pVfpu>$?0+=nyRKY9am
z<N8O@1_*g(+Dqs$$kBMG;zY53^ec3*#&624I=$Lw;jAK^LAsXo8rZDK`0>_#jlZLt
zVWLmS`zph3h0SIUueXtu&G~F*&HEaunexr7d7DVtV9DmrgWj!=fj&*z-luJG?9C_l
z3VE9u7_Pmr`Q+X{8QFYtAD@h9J}DJ4y!oV5$gpfqfbh0Z!))lwzS5@~L7PqOJt^ef
z#?U7W?c?Zdw5<_3S)t?b_-!_|kE4t5bjs#Q@^0rD7>O20_V1y<(q~AyaMZhlnm;7v
zII5+&cv7;{Q?!VbtNm=~7}63yw1(7t1jeY^Ksv||-AVdICbXRiJxa=rSuK5?6o(=D
zDe1#Z$OyMXD<}J>e%y0ONBVIuAuadgR+G+Q=$%YxIq5Z2W#}eSu5z&Shooov!apND
zgQ|>hf|R54mU=i9*<3tfX%ABF9qH|0LZzhFQP|LNq+A(j>1@(-eBs5UeVLFEUPsDh
zl9t{@%H1z5{V!1T-*-e|&*5;xKSR%bV6uNEiX&$C^V2cMp8M}YAsn3hk3&Y4c&*>$
zgS!)(s(WxIBcW?wHV)Pc41m9HI>3bve*%M#ocnJDMg;{L_W3`=ixsLQP(xrj05ia9
z23~}BV6mA`NgW;BlN6&1gzm7$pAK$=26;k%<A3FXIy%m^WKkU*>tG>7*kt_|)bRsx
zCz6#)rows{dH(D;JZvs3AW|AL{Hsk;_ZSUh3HGSRL&6vywW7s{LtwGx)0{dwcA047
z2#jX@;cd)Z{N5X8dbMT5_7FhYCB#A_T)lM35IB~afZ8F%4aQx)fXH)!2!1<%BNR@y
z3I`LVuq>c(`H~7mT4N&C4kb$AqJY90n?Jh&`7#jXa13#zQC?HRYqH4dU`1xkWc==e
zh3sgeWXnn*XERzGH-h*%7nVoQBj?k1rF9P>vdYK`eKfq=M`hjGe>4OO2<Y>gl^955
zabk{$Epgjh>2Z)A18Mr0h2oGPa`ICrqmL59tlAOXYD%zXp?wFeP^cMVTpj8tX{Jbp
zYAcCVuvYgN#H@sF`b>sJ>Xk%}Lv=8^DFNL~0=lh6=>DhzX>_Qg+&oyDk7LNzR45;m
zG~=tG+JVIFur?o+P(Kj)pwGRq$j3n99$2fJ637RWKt8NS9^(Y*rsQKb<^bY*uvRy6
z`q2RBrq2hGApQ}yy*WloKsS?sZmW^m=}<?RFv^C_!%^js2d)y~*`TD^@&UOg_JOr|
z7y#8gKKc~H^7x45uvRxEkOwA#JXno9zM0ZZ$#FJjoVXR%>K=$Fap<PcU6R-XoM_8&
z*-YSLa-(1wQ-a@Ru*?T>wRM}V%3gvSnvofnQ<gmXsGN==z6IOTmq2!Hk*lM>%5WvI
z1J0h+#NxwpMjw_&mNQo>t)>PAtd6C0wjY}pooA0eEJMt-D@!(ZgJMy~vUR^7o0pZ>
zpFS)lh&{lS78|?4g|B1j`Mn>T7o-ZY>7#2~MJ$E2$Hpti^G_dMCFqY6Sx;E~l)zcC
zm$I%B{#90P0`Y!WtBF@~0&@x<UO{LoBR+A21btq!5<`g9_WBN7p1RfpaRH1e!!IjP
zXdAp8c&~MjB_?5!HtM9oNP8^OrqA!K#GrH>b0#cejwbelwbElDJsQ&VIbRaQk+8Nr
zQvyYZYH{dgrWCV04_A4nWTlNcintio>K=_KqoA8UrlUMmJBqjw*6OANbTbL)wi>B>
zjC50SGc58wi1-w&)jbMP20=G{UXldy7qC`0C7_#0K)2OM-Iqu=CEv0!ONrSy`&M@e
zqLe~6eOkjJ^-^L1tkq2k=w=eoZ8cK&ROzN<p^Z6+I33pNE=3gPn?7cf7aZ9#xNm_)
zIzx%?z*=dZ^r4WZPf`+Ll#EMkDH*&VRZ0fqQX6BQ>2N_?IiGU(TlZ+<A7P<cmy_3>
zKI!%>j3%;l*s|W>g4fYM4r^ocg7M1Ihu0rzjdJC{#%^#)>sT&s@niFn@Ep*GR~WGe
zxhrjBH@IkZyz;O3v3b&Yb?C!uh}fm>TH4qRE=wJ+ZF_r0aooIe7a=x%bcHS=F7zdM
zg?P^C!z%;*LstXWS@(G2$FQmMI3CjU`8{kl&u(=M%fUzVrys8vv<xO@!Zwzn-zqCp
z&WVGn<I8brjOl~lD%dnkA?(|^j!s7LLKhP{z(zvXEUBZTyY(lS7ke9n&OWeIa8_O&
zolFOfUBX6Kv!f*)Ogk{e1}}4_k%={oY-`?cL>Diqqr-|`3JGJT<M%CC9BCzSB#%5~
z){C0(#rU0WuU7?8;T0wjKYVgsZNmo;70!`FV>aXWF&kb*RQN<2YHP!ElV)w4sPLIC
z{2@3hZMd)V7w}^Zj6CzUF=ifqRacH8O3!cwo0i}>n~xHr!pFGqTi{TgRZ3L&B`*9f
zI8^UkL{#`x7tZ@sC37fI;d5O0vv9CHBF}yUpU-HP1^D@;<|+8G9Kdg!i<^h^uC{T<
z5ZjyZ>Iz~ZEEc8KE^)$>AuI)z&Tm)B&%baVr2Garxnd}P%_cOEsD!Em3GMb1x(fnI
zDDD(|42S&uIaueX5*qE~R;K($IlmWDekIPYbt;Wg=QkIAyl-)a1{0OZnm{HW@H3f&
zKx=zChY}^cC?Nc(FU%n~$iwh0*qX->DQJTHzmemx*(~PYv&A%9%r4l%dHK9+cGr1c
zB(pry0xNNsVITJV$Rmq;^z7NQ_XYSV`dZK4J%{73SMNSPF7LU#XRkA_zrOD={}B#(
zBj*sYM;M>pBO=c)o{oejM1HimN918Izp7{NVIz9>xqiir$ed-7ydFJ!^&HVP@&~Ux
z9L2P?33H1kh43@^v*vJdk-?-XQ~FIZzmr4r&4=R<6+RQ@_BTK9^(Pzovy3KVXQ(fZ
z#+;+T=B1pC6qt^dn&I?+dLq|^xxIOsdQT47FCI>r($}2LzMpyWXUz>vpqnuFOsY8(
zXFITGsGXOGD|D98dDi5>>Gr4G{l#+#&BQWlNzFA&O%3#uF_Zd&bI>NtMOQO^CWrpQ
ziIMhp#8INu@^^B`pF8NM&g`LB>I5|KMii7({^I0uPF=`k^(gb|AcKp=-^oyh>x7@l
zZn`17aS8Z~OQ|W46XxQ?<HzQRGbP;|Nqq1#R9!Z|h7oWY_&fO@VD6pYBEi#u4}qh8
zQ?WFAOj^ZBX`^z}DqE$EZkaZwMcUY$v~kVT#%HHZXqI+SR$5ilG_?PI=A~DqUz|Q6
z{i5`7>EqMKq>oLnOdp+Ikv=M$ovQ!H>x~P7Ps6~2lHPxd^~T+hPL7|4mcEOQBj@h5
zXcV4n=0D*1WUisV-uO6k@$4;hLeutG=YQ@wdK{bJ+_(Nh_J5MI1xsYxiOBZ|;$=d%
zFv;f&7YbJiZx(J6eqDHv@H@gi!pDWL3HJ-@h5uV~^s3pI!pPZGL>$i&@#W%t?PU0R
z@!Q3>i{B%DpZFu<9$IwN*OZ9(IpTTZ-Gm%WW%yv>I3YKGVtlh_CBkQm*C_nU;#{o4
z_^ZVE!b$!$@jJxXY^J{5;v5<yH)}T`&wanhUr_jeiN7KKmiPhjL*k!^<0dfi&5H%}
zH5YG71ZT^a`n!soZ#06NHJb=$7d*q`3O8#u!N-bMDSWE<Eb;l`?A&1dW#Tu8uNCL(
zD#N#le_j0B;tz<kj%9xTQ~XEbFNwb{{wwkK#Se=AUi?quP0*&NzHB1WZzGOk-C*uy
zmN@Ge&Z%r8G%p9>oyEHeInYbF^MqwWzM0bB+^;~sag$FI&JuFGoc??ZA+8ki#hRRB
z=EU2DJA^xh_X!^qJ}TTRd`9>qA?JEg->br334bGG2PDHk5FQqC4Hf;<d0zp|%Qmou
z_(?)DM;HEG#d`|-3X6q&Eu<bZcNaKR{Ik}GUnx0LPaxhR@ufme8=ziOPXM=wyS3sw
z#Z7&IaE`81{<}iXGa!Fn__FX-;hVy@g$dyy;bGw)gxrgW`kDwiae@3)q1nR#+|)zB
z-ts?Fc)qYySS~aj43IbV6tGJErhWqFYckWhTDVYXI>+F@QhcLuvv9l6)KieVSNwkA
z6T+v2rk;Y_OX9Bye<3_5<mfu{^Qq9(Q{XY)pTI1ksh_~vFGhcMa1hxWMw}otovGla
z9s<sk|3cwnVdHO0vJZ@U9umGOd|P-xXzCHj;kD1mrwdK}0sofb=L$=NLxjVHmkK8f
zXA9>F*9kWY_X?jBJ}=xSd`tL_Fe&^%*p7LI%@=kRb{C#6EESduM+(OYtAw2ELVa_E
zR|^*kmkC!2HwkYO?hx)2?iD^Md|tRu_?GY;VN&>kFf-leCtH{=>?G_i>?Ir`94@?6
zI9WJbI9Iq*xLSCdaGP+a@E+k~!Y72!3SSVuBYaQzf$(Et43md=ezSzR!ZyM}VGm(H
zVX?4O7#DIf67^LHCkv+w=L+WumkU=3YlRzxw+Xii?-xEKd`$R+@PP23uwMA7Fgs@R
z*HV}#Y%d%l94;IqoFJSnoGZLqxKOx5xKp@W_<-;!;j_Y*gs%uW5t`>OD$Ek*2s;Q1
zggu0PgvG-1g%!dv!b^k`g)@b7gq%Ib^p^@(3D*cW2sa6L3GWp?B-|r>N%)HJUEu-Y
zhr)VcPNq#iS6Cn{6!sDJ6OI&C3a1KZ3af=R!ZpHL;dbF&!h41H3!fA|E!-!3S@^o}
zP2mT^kA<0-V8`>BEo?2!6ZR1H5f%&27jpU@<5vp*LpVt|Q#eO>mGH~LrNZUHuL#!*
zw+golzbX8d@FC$IA?FV=KR*(_EPPe?E8%a1oM1@#dLc%@437$Pg>8iS!cM{>A=f}q
zPl>QhI7T=@I8iuNSR-5@Tq;~H+#uW}<g`VmbB~bo7RmPtpB6qZ<U~e>zbSlIctFUR
zjSS~9L1IjpCFE2``sWL~3cCwA_mSb;XM#9HI9$ldko2D@<ZMXt8X>1clCKhSJ|y{V
z!X3h$!rj6Lgq$!*`DcWjF-iW0kW(hf4+%MEk~~e=OxQx$R(PtAlPW3SN61-~<Z&UV
zRgzZ;Ij@p@u8<Qe$(IQ^vyyzHkW(wkcM0zoJ|uih_=J#iFDd_1;V*^17QQe1Zy_F|
zp)j5;?tKl^#7A?;;Du_3=aOTwjeDQ_eBTN`en-(i`x3ZQaE@@gOdl4&tV1I@gQmMN
zr{R}!Xet|1By_+qnl7+-tbV3kcgQqOcdt{9FkVZVi(s8@@(&@?%>@R+IQEFgS*Qe-
zW=KBzTOivSZWJw}kNKJg8`O6yJl}zzGcN2)@NjO1MW`HQ$r%^MKDc1I^&L@f;l5<L
zOpjS5u7q`Q;Ka25P$-`c85gz;JgD#C-nN`mA0BVMKK2o~IB<qKLSL$nG!^z$ga!3I
z9ngnr(${x4+(CVPq3?eJ9?toVM*3cbJ{}+QhuhQF_g%Odrxz?uK_0%<8MwX-qkTf?
z<hGuA^mT1NmK?yCoc4CtXUAQUcn%)H<9#!5yzDu4*W-1#k)3K6e+~4V?Fi5vZwo8u
zha7~y13pX1QQqAv41OB=PGnD^`Y&K#tE1@a+55~t>)Q`Sef#x4(LIIuyo2%Awf#AJ
z3Vjg~v!24yvf^lLuvlgoPC~?V*tk7~Y9Wk0g-j<!IK%Y0M$;aGXJi86hX+jNZ`6E~
zJGG}!6~a@CWmvExQ}|=|6yhe7{+>ePks{)MmEgrpUr#LhI1`QH3kf*Pt<-g^w;S>O
zH8YpkJ%!jq6TLKh1+#!PGhA5^z0BWJXcg(i)Sg1EC_PDg3b8Zzv-cEY0)ah+s4=jo
zkXgxaqI(KWfhyX6hLs8b;(H2RhRYl_%Ub`XXNd$h6Y5v=zq*-FgCXp{_7*_@r)ON4
zIS36-pYb`;J2i>nsQVlFD$H~NBhs%3L;T0sy+}Lne2%#ejSE$3X3SAGt&p&r8q%-m
zvo;6{PRVea0r?Ylj-3GaZlUsj?;C{YlW!t^E6RFB8nlq`2xki{U?OOpbqa7iZ5yz^
z#lAs&f64JvZRNY@IFWsW3L%Hu-`_WA7$eFUy`NQxj<;b@gR<{7tKu|pyc-~^=Diq=
zaklF@-pRHr@g!keV$&n{Mn{v@$ek}7BpfarEi~;l=;J#S_0AFU9f<roA>Vb#*9x}^
zzb?E-_#NTjdmh5S+Fn5;*gQ%5U)(FGVLAP$-+1}&)ko3`_Xq0|-q$qjbK#r>XI$;r
z9Uj4V-h&`~CqEgMGPL9u!&09!6>xCu+!^QOZ1tc%juUW<p8A*<r*8(_E)JZ>+#~4A
zjpV+8x0qdwAmemg1s+Vd0(I4H_%U7jyL4B<?c%_B%sqmZBP^(o6(j3l>Vs-u-xj!o
z`i`|n(AOXr)Rz;`hw9GP_pL_yxJMA{7-yXGoA3zg%ZEO9-PqOSj`w?TGY-oG&D#jr
z$~Qq7hS5GLbaKlwj^3B@qT~R^d<Z#~A!nE_&5vM%`Rf`uUOaC6{QUy%U|&i;4&p@m
zQaHYlL|kXwc_9W4FLVj?mB15SQs!C5{P8+6Z^0JCZSbgspEFJ$`cjI{ww)v9_p`pE
z*}LCaeQamSXYUbI%}GFw`clr=fAGRH5;-@0dv~X`UDuty-doUR?I}&##tYY9KeKD!
z&g%!x%;{UO{yFcA_5anT`})qCTP8BExj7NKrez`q3<J}FQD7994h#ch*A#5&wtn>f
z=-sUh&%CB^OX&2_!HVUbHir)_ZPJy$vF7W?9yoc}Mf>w-v`w_XyKSP~mOk-w;&1E^
zdE6tqGJdhyD|*0z_D$O+@@}$WVH4INe!2;Z#+$`2+TZ4G8x}QTKiZ$=U9`V7bml(N
zHqr9A(FfX}{>J|FBjSxdkOzO8Ryf`?o*(aKbpB|6rq?!+^Yfb%ZQi$WV<zq!`?ESS
zUrf`+wRs7~WmwxpHsVpY%TF%!W#RZTKWS^uTFy0Z?9c3Y^gOjaMxL^uBmIjvCt7~d
z#&vnh4djV&kCmtB#WyE%FCKk>GA>_v&>0?fbE5Sy9^29L(+2WKo}&Q=+BUUuTt4yw
z`Cy!*=VSB%hPm|Hc{V>sUK?Kfqo>=Z>CK6}EjFG@yPco5jd%34ZJ14aS^OqkL+0hk
zw1Z_Zcx`#iHz(TNWaHViT^Z$d50=khyi}M?J3Zb!e(`~}cehRE6!IvK%)#gbryyrX
zKkGl*-~MiUB(b|I;uo0`%al_klW~uJ2CUvxE_Nq}?m3v8wdYt@Vf2A^$IQpgiTp>X
z???NOl@G=}Rz4V(%Ez(OKlP~T^XlE4=+K}PG&~24cdWD-mP*^6%cETb)*45<2JM>a
z{F_>#VY-ZStaKTcO4pv-qosTFT4}(6Q<~a1w&XQTmvN4jZmK3?$+KnPXz7087{{B3
zbXlg3mM-HQD_w>KkC*v4GTqw~IiHL^aICc3B5lU|%hJ9*(dL?1BLAA(@$8Bv+5@wI
z?XEdixw}2l@_k$LAMN_LX?lAi5ApL9|7dwTb~(5m>Bf*Bt3P#qZb!aiiPp$lJ}?*9
z0od}IA^UUgK2}Y2dm{JeqYoVW9*HHgp9|Jj4a>~2?~zy{>k+FrmA_ab^X^z8wk4KG
zzv)=_%<YNRH`(-#Ja4Q8hoC)hw0p;v%Z5*lUh%U{oyM>s`@@5*UYj32p_^~<&S}1$
z?EqJ*+|jXiu>SVS@OkNK$0lfd#MtscYh=lXPuvYngF0<FV{@yrPV3*O-(Bmy`9}S=
z+S9kRI@ml`x^G0hEdEA)?b3%2gtyqTVvmc*K#exvsi&?>i8=VqyWtr&PAbpLq06n)
zL0Ruy8`3bpJjzh_y)Sm#T#EC?vKvNQs`D1M$_loyRn~P&r}bTM9=fbw@?oF5d+z@J
zfgH1QToxLgwoMxKzK8~2)*iGjC%G1;X#?6H?9^uFy?W`K<{L3<5!}9UC&LFrVQd>?
z-#9bfHkwusC6RIT8Ze8$(Twj=ES5GJ0oXT=vx8GZVH^R9{Dwbv-#E?*_V<l53m&2w
z1F6P~ndJx3DBt$6Qxufk>UBd%<1w&F@WU9`8b-nxSc1u=#=w3`8W;oP++u$Wj3aB>
zH|}LN#$miDPL$a<jt=%5HRUn|yKh_#Dc@r4zH!@0hm)Fp<DP&kE46dnTcFK`FoliJ
z!pW8B&6qj6a~zirH)H1P&T-r&pc&Uc*q!5MfoAzz#c|z5mcLiruMKls!WAJ-mcLsZ
zH}lAv<icJi!)iqB7ng|x%9;vh_J=Dn45Ee|#(QzIGk7Rw1GukZsJ_`2BxGq*ylp}e
zgw3vPgDveV%4uZ?EfT%P(lbTBYH2@F&Jly~S)xC*w7=*tEj>GA_jEf9+6-9{ZH4!(
zW_+=<p=Xfh`gAa9Tc1uM#UQqXSCMw~>9<L{`t%i2E<3Tiw*7%L*QXuua@>rIQEcd7
zQqK9dbTMg1pFT*+l`1y$Q&Oa(ZQ2H5C>S3(cXScyb3D&xi?<D={PLfroM+VRMW4P)
z%F$vQ+7f4?89&2j>A9r*TAHQPNvnOjn5Qj0$|7J!j{m-cup3LWJiLHs;<k2sx}p3v
z{;*5K{ouGgT=3KIfseoApis9Rxd9wY4mN;$+e|!p9yd71wlE$0EP2~Fc<VRb8m<Q~
zQK*8z;3Kz&W1ls)VIxo|5?Xt3aZtM9K5<rEr4xYkQZAnH4QHR=b1(!ZhwwFiIC}~L
zsVxIFsnL;+3mgr7dFhfmx;{WZgBQApkZm%}08Rq#WOW`~Oh;E(FEoKrV*D2@sH0=M
z_1_6l9#VN^9s<XpJS<&8<+-rtfaqWX$O3`0hVfk+!W>xa9=D*54x7%{-EbZ=9qi;5
zWqK6K2(7JOoL<tdj^t5TBv!wej>im{UtLEBb@`%*YK+S_^u?%eCTuLU_QS>Lv99gR
z*VuUkQ260uI(P)w8jrv^$;RI*!aiAW+z*=`s#qT#wLVHWcjbtMYA;zIt^JSnQ8KC9
zyV#x4^w7BV(edk9M2+c>-*aIRZ6u;yxIRk8GRYE5)Jb{sS|g9264)}>R1`8^0~{|8
zCBGesl79DEcO>D^yoo#%DSX#gI0VweVN(jps3YAd91_%bFsN^4K;J=MUj<^0X`qiR
zrLQEYuRf@+I-sxK*T-?1sSWgzrS$c07dXTP2r_0Rez^kFopBa$mNgt@CC>Ed)HRq0
zsV9tN)%xhg>!Wnrm}AyQ$F7gkT@TwF1?}38W8FTw1bgg6yLB+T3(dw=P7hf@y4S$A
zl;GM`iy>}h-=SPMB};cZSYNg_CCi0RivzNBZ-DhP!0pDEf%o9~`+y+bIe6Cig4}zI
zg45x7HLS}i-RpvaP9xV2eHsv?J1-j0=mcxvxg6GMq<izx1P{WKQx=^d-K}B$JZ377
zGvT=)AV~KuLBR<Ud=s7r1A@kl2ZpbaJHhd&C%|(itV^2i#X&)C`bNQ*;dvk+NOw#0
zBKsQMQCGv0%S)U_y7vSH-3iY{rQ03W3DR8->uYpJ&BY#ExZ#Q^-Q!S9(?hl}PJnw^
zfG>xecd!e`$u(vsewV?fZep^%ur3R)z|F30S7Xur9xSr7lx5Ep>kvy7JXv|6X!-$b
zP4VndM}Ib5Pg2<0y{6c@U<S>Fb!pJO7}lwBcLbB6e-hSLW$%`?yQ$G`oM>+tTfx$u
z4eP7Y4MSD*=S||PvSDkVwyGGk64pObUQWiNC+``jlN&g$-De}wpSOu0iI+ALk?6^(
zxPAb&r6Yizj|KyHjTt~sF6MQ~tbNs-G!w=ftiQc)?8$c8=vfvFV5z1ydM<;-K46)4
zTTS}%{(H#xbxP>-N7y6s%Da&3;QRoWSKf78u;vHwu44kc%ckSL@B>_acvrm@4B%bG
z7;nS#Ls(a|>0W7XmWGGQg<G3oogm!>xDWiKc<QOKD?EF_IzhTu1_j+wJPc1RlXB&d
z?j$T8;j0$Y!6$~hG2GK5b?fjkWE&|Er=!M*+k!~<R#>Bp4n9>}LUi-?G=aE}jNt=u
z87!X9YnG%Jb*>|M%x34d#dJIYiv}Noxk2pP{1%8Gi@C~!wH_Db)sfg1)&v664s4;u
zSD`krXqFOoBNTc+T};Q5uu${q;`H9_>PVPpWB_u;ti~^&W;i8ywAJDvsDRKda1`U#
zIPx*N3n5%$ix8ZsTC|B=oTuQZM@Zv3ix1Wslz(?Qojhx%C}KksT1&No=F(dTDMCR+
z$OMF3luCm;jO|6aK?o|&T0F*`Hda|&iii-k%v=bMkc%!6(&#8zZ!NbWmqOcRDQ#CH
zg!5bxM-4VIU9@eBo$CAH$&L0QHXI5@tdEjOY^N{A`j5-4Ayy8tVe6x065H*IvF>YO
zPwfzh4P754li0()SZl;BfOUnDZr%wE3ga$#va`nt(Jf82z9wGbQdlQMH<vFXpK3gj
zDcaM1G+zG40@3I$vZr1}f=to&`O&DW*pvf%htbW-G?kjGT3rcZjVd*-`f4b|Jr`W2
z>1HjOQbTr+Ej}t(WK#5|uZUuCSf_~YZMHP%=*blAT|e5x5PJ>B=Q8Qa0t@W9uudJ_
zjEsCWD#Xmq0|808CE4gkV6p8E>vYmB$woz)S>=jfCrP&?8?}RZZOTmk?PZ|50>uaU
zY;;4vj*yoT()dW{!0&+Zw+&)<1~|(DMF9q<NQN~|&;<GKP$t8nbNKtO{1H<#?+6ny
z|FXHpW<R=R*pKc%FB&#%#H^m9evCcn9>w2s>?Idl*E4o6UBhDQ_`iHqY;A1q4fy$%
zejbTEb3^PI{>aaSx}R^w)-E40a#-wM6B#b5gHog0y3YGPHm3U^a=*7V^1|YCBj5FU
zT;KEikM>;g=xLF8dm=4+l-w3++9UEkZvy6Uc^)>)>dzgs&c@bSy?gPeH-Gx@r!Rks
z_;V(I`nfIX%wAi^-H7gAZ|ga;;hde?oSFgs7w-mltl6HNE&O>WKidLsGRgd<CT0gG
zFE^Zz9oz;lb#%TA)u0HW<oJ8Vk@hv7MWG|)`W<a6#G}l$KJNZ;CLc$r?q$;K<8K<r
ze4J^r71%INv&XBsZ(M4sIYk-U?80dBUPO8(e~@GB`}Ys9r`*y&70w#`7<<Z1O{-{|
zHmXfp<;iKITc?dVDQ#?S+PGF}<6EXpXpweNPFhv-w2QOTE@_tbA6aRaHch)Mb3pdC
zaO79f?5U;cm!@Bqeo6X&9DBRD0sWDQNz*1xo)z-gtCuzq-@l!<;EWMxh0>d4jA#<h
zjJ1sBdM9}&N7{I8y*%#}ubtOE+yRf5BTUdQ8ani+pup#u|BdBv0h4<A(erOH|GNXy
zVXvn(oaL4>Co=!Lb4uLk>C=c`0M2v9Yk#c0=mL*1y9wQ8mzk?|+0@IgnuGgYWYW~B
z$Gi_&znCrPGtu?E73pz)IJ;cQ_lUnB&i)Jfe<1%bGDx0HL_9W&$$N;OFJ3NwsW>|*
zD7RAn8^yU_8}+c|%<w0~UlRX?_{ZYxouFK6BGVV|BhJP(!?`aK!>h!ni*t<9<U@Fi
z{I`nl5@&0ha!-lBBL0^62jXG0iz&zPMW&Z0ULelqH^WQCE5$DrpDWJMMar#_|83$s
z#rKLoE&i%F_bFn!ABuA<ntF1H@b4tvOPu==F}y;2qWB!~MdE9O8|1%3e7E?M;?Ik}
zF8;1~y?6|*Zl;$*M1JzcyNk2^&hRqvG2#=&tHqZJSIM9I3Naq{6QW+W?#Uk&e_s4m
z@pr}Rg=lV@csWGGYbVaOKY5XOnRtcxMDc3j0{O2I-z3gA1M1l=zE}Kt@z=$pX#G=;
z`~8^nBi>z{?+pweE`EvlO!1}S_Xr=5|I^|xi@z(*eR!A-UPNrVL|zwhe#4XLmC2v`
z?2u0tUm(6zyjJ`+@!jI=Bx1Z5<o^rtcf@<4j$?R#BGMlsULihJyhgZ4{<ny46vt`A
zL<n}^0WlbSqU&1vN}i89#v3H$Xbt&jVU_SQ;T++7;X>gm;myKL!mkVO5q?L=dY0)t
zE__Y6Usx}Uq28mM*-sDn*Zv0fJnF}}{F2gP2MjsuX{KvdXoG)M-0YhNzC-+8$v-N5
zR%rIegWNmf9||L=H>sa}F2pYgI}wpy5AnX@=ZTxoDnkBZakFF`-0ZgrH2Z7<zoziJ
zgl0cY`0pWy{wL-CjJVlP6XCClvwmm3ek*=R{9|!6G)%bpup{)D{WKxZ84c9WxeJWX
zNekp>i1!gcSDYU<WVqQ+6Y>?}RSLgM-0Y``a6Ts}Z}!s!zgFDrrwPvI2E#WJ!MBK;
z{WQUMi9ew5?}`7XIG-zw|C0Dm#m#=2i2siGL4|)LZuZkeI1Segq1rcS?niL8m+0R{
zXnHTeJBxP{_7V0IvMt1T1BK>(1RpPcsc^EeMz}z@M0mY$jj&d@U3i!9Tf+N<PY9n9
z{z%C65zN<H!gquT;UVGgg?|*9`xx=Ecpm^;2~QTDChRO^dx~;>gl7xS6UK#XXHjmH
zaIA2;aJI1VKACKfG2SxaO+vR{CfjEW-z>aC_;sPV?-9<vS;~D+$evm97ldrbk-sKn
zdyf2l;eQJ`(~bV03LEc}**<K;I|vJfroKSDbHz)9Lxm%RV}uigoCU`8E*F}51pHd@
zn}lBxZW7)mH2d{J{sHkPglsQT?+e10gq&GMe^ajjKN3GIOy~Usf3_out%N5FzaTXA
z3c`!T`wQd3a^X0ksZSt3MVwz|rT!~~W}jYgwm<2=N@(g4@Xg|P2~9l$|L=%@SNOQl
z)F%jkS)A=u>NWKT@ICR5g})ba_7vsZewrL7CvPw0lsa;DClkwrZhy@&;uD0I3$GMj
zE4)s4tMGQ=H-+C4{!sXg@F&8b2^;UT$$>%U%h{9VK1J9?c)GAe$aXK|R0!GrC7&g{
zT=-?-wZe76jl%81yM&Jj9~V9+{IT$DA=|}F??WNm$K=h>up+h)o+>;|*iTq2j0?+!
zmkFl`uMo}`t`f4{%yigpCc6DK?-PGe_yge&g)a(!BK(!`H$qOjq`p50o1)!I-duQ!
z@C(Azg*}CAcT;|daH4RkaEb7G;a7y~g?9_TEqqq^f{<ey)c*_N$HLzWPePlP;cbOI
zgnfjZ|G@B(!YRTT!bL*1(<%2=;jO~^gbxbc{+Dd8Q~uY&-wF>4{~&CRXFlax2{|K(
zyt{CKaFDP{c&Tu{@Jqrq!dl^N!fnC_h2InYQ231S7s9uMN#O^=j7*!qroxkjrwBU<
zy9$eh{e^L1xp1^_yl{$ehOqHImrLcpT*z6#JYTm8-F}z5#J?l_uJAG86T;_&KNdFL
z_c9^>L&AFDr$SCUX8O&AjrYOqDE}_PB4K|a=P5J(Fd-)@lTQ<JrZV{wA*U*n-zs$b
zS>7kk$;u3O`&n|fGWoBCoUTm%2O;Mxlb<Z)gk|#HLe5wwA136KW%6ml`NA&=Ift3y
zYlNGHTZNp|%<%6Be<1v!kh7c_{+h7yzLT8x%y18FY+^HE3t<Ogfv}ITpO6!y8E=?y
zyzpY-EaBxs&YY(FGT|-4b;4~zx8EeER#X0a!p8ed{#5=y7yefGzL0aV8J`=y5wnCj
z!uG-r!d}86At!G$-caFK;YGq3!Y>LryPNV$g`D0^zDc-4xKr48U&$Bb|B{dsz#0F5
zuwMA7kTb#=-dfl}SRmvSafX)&hYKr&oHNew*+NblCtoJSW9qp3R&uce<v9`MbMIR@
zZ`zz5=*+L_aonLNN==<M`KlS0&6+#?ijdrsCQqI>?dsr`miRJNkWQL6Y3__^^MhVT
z`plU%cbd~Uzh+*j$CN8BzkC{om;xI?OrJODatIBm9MNM^P0hSnldr0Q+CRhmBkjo$
z9EnF0(U|V|#bYT{Vi@`?3$Q030=f49WoYr34UL1vW%o@Cb$5<a5(uk=JE(8@>9!qD
zeJoc_-{e3XI74kvwx6a$#-+t~Y3F9pn~>Xxa_Wo=tA<A~-K?HCCe#B=m;Nr@>*02B
z;0#^e9{r7U$ha`Rvj_DJ$MkLXA5b5veP7>3xLq7LLmQ!wa?ZH0b?^x4yCk3w+4S}8
zgxkfTj=P}mlYobF?m$>j-yG=Ubz=T_dff3o05{|Gf~C15-}VF1O~Wu+_WcFrUg&uA
zJsF;t9Ke{8PME^%2$1R0@LC4*R}(niRtR(X`x)GL?c(J#=4I$Rkv$ofL*ITE3CO(D
z5b+x8o1D&gpMfX)e9*;f(&hDG-jJ?uCZgPP-w|h=KJ3ZRzgK?BeCD1EeT&ZQXT(2y
zPlkQ=qWJq;w!u7C?8z|rj703F+WOF&7rxi3&B~d%{RYpBops@RtJ;R&Z<0AKk+!gP
zBD!!~A~L&mB0PIs!mD~TK0XmHJ{hiu58>h;y!<-vP)Rg=s3bHfJ|>Y<J|@w8b#5Yi
zbC=|f@|tAF;@m{D%o)i}yNZ)5s&W%qtEa<1H_<e2Od>NgH_@c9Alb3JD4A9@Be`?e
zRms9#V-m5v&dEEg&P;ZKU)S=hlAR!*Q9M1lbMu%)dSPxN4SJ&G1(02curA3PcNHa9
zBVMF@T5{Lw1<7x&o{?;_nK&j9-cyjgadU3M+cQ0xx%tb<od{dXu+7twt5^3&*o<Uo
z_1Vd;o2Mt2t}aM+%j|`?U6QLZ&rXImcTRp2yesk_TTLuTu0sBsAl_2=UAMYA*>!d2
z<c*Mtt?rWaGW$bULGn7tb<OK-{I=!wPkNBq2_DMplFZK}PET%wObqcn_${MfX6NLp
zyekpjB^l1EHaeE&6(mE2^Nimeh1HPjoLpMiC+QV-NuHKRoSwV`GWpOQhTrw{!@1jr
zIHy5xr0~ilbzEOqko1b@8^7(vS3<6H^19-_$#8L(WQRiH^yGHPoCe(y_^qH{Vdvx>
zh|>Xj(~9RA9V?0plHsbWjNkIAd64UzT!!lusp^u97847S%gaj=ImIQ3=DR|P>|F)P
z4oD{r;X4=(|7JL++Yu*Pjxtfq@)1g8;oR>)yr!!|iA>lgnI(xB&QAp8q9f$)mRtt%
zeLd3WH9x(oCb<G}(s3^D-V;is6_zBTg`q?QdF+UCN12->6E2>Xyc5TAH;%1o)%@fN
z<ijg3KzIS<n1^XdzX;{Cq^P8qcixf@x7<6lY)m}#W^Nqob3-TZJ9NN<KFTmZouF$)
z@ecSEBzIIz$FbBve`g#!%dyx0w=WLI9g>ARB)4DetQPUd4td#2KD_AO?;nV9)$9$S
z$J0<D*?L3kX72{$z(Zq$-CE5!g_r(&ghpP$PuQ)SJwW2Go1F&@;b_`_QjCw!@PJwT
zjb^N1KrC$mrDGZCV5xPp{lOyt%^$mNwj-UrE@i}6^i9U_*Ug&l!dUc=kVxYvfub9{
zZjkfW%?`19$4-J@wA^1e`#Xq7hxvQQ-bp$<wRbGrcF_^qJ9ZQTwQlxmRhHf#;4tfE
z>0nLWl*12p-E0+U5q|8t*=yj+8cu4~&3dDorB=<}3h(U8k(gaIn+aDovu0P#P9kO2
z?5f#Kr0k8ft7cyWZSJp{4cA`S++Q>st{vHYvRfA$t{u_bUoso69o~FWDr8tQOf=Ji
zS&rW~^B2sP8s-+v^4lfZXYd%zg4rBA`?H5JV}{-Y3Po<gEI)_<>K4qtVyRm&`>~~N
z!E9^1g+bUYnC)k&TQED$Qnz6CYD?XM*^QvtXn}?73fYH9`P8@c71CUveoWfdr>)W4
z$VRI|!hEUA?&#BU(yl(el$7I2c9rWqQVuU!x{@@tV0JSp2c2x_y`=0Tw)6?ou0DN*
z6zPQQI@b3{@lGN7M^cWTX$>qSv-w#nOAAPE_h~U{cb|?V<s1wvJehRAPp>8&<kLGr
zamz$-`{!h!T>X6)%zo{J7R+Kfty>|BGQb71fz`Fy4cE^$4}`MGe*ERM`D{YY!!^PR
z+P%iX`yMM6^WpECe7LY^mcZa67tLCMQ9*%*>ts2Chy|DgYQRbc=rV>GsDOnR;Q%Z?
zC0|lUM@u6*hQLy0{PW@HZv00PI1~{HUAd@^j!UdR;Y1Rwq%MBj3ppc{80Q#587z`p
zR7b}|>rXho+I-}hD_n_`j)cCnppK5IM#Ff5J^V``VGIvHAC?PQiRZ&cLRZhJqhqp(
zHjcn(#vk6sOvUd~lxlu@oXDFLN=k_NM!0(E5}p(@xQnmT6DPoiaaht}7I&IK%TVo5
zq8XsV+2@%ZVq|NFI@w}4m?#sh22u&!<-|3xSj9BF+ed@3z^5DweCTtVBz6M%S_0{z
z#3x~`^jJs_g*1KkNrLz?YzL!{62q+85#4G^K8|*4-{GT?-98!x#Bx8#y$Rdtc(OHR
zCRT?!O0rlXAESsL!rFXrq0=bjgFYw?MuNxzQ>&X2$Op57d{~XhN6irFreuzdSxIaI
zYjuxCluGEPPrf9Gy<n|wN<cT0fNraix`#_QC5vp#65_eARyS9Nl|VOrOeamKwuCqa
z*6OANbTbL)wi>CsLb@qA0T$<^f;bV@>c$!Vr~<m_GgA`81+Z2(C7_#0K)2OM-D9Mi
zl8bE2QsQ!0tDDQfN}-!RwUQv-25WUw0=k(5bX$$oJwduDxy{BLK->vyb(bK@0O+RA
zZb=aL!dl&wfNmxM-Bu%YUn1R<eA31&BeJb!bq_$4GU%qytCAqT4Qq8%0=k(5bX$$o
zJyE(T`L2yQka!T*>Mli;fzVB#dPxvtxVf!vN<cT0fNraix~EDvC9`am5GUr6n>%A5
zqQs$_KKYU$@)>G%Qv$k~1aw=C)IC$WDcQ@$97JTZ)#@%oltIu<pAtzBD`2f|N<cT0
zfNraiy5~qYC2h@9TTYw_YjqDo6xJs6SpduWW;w9dx(5??z*^}zqz6NqK6|ai5aRRJ
zJ(T!5td(X>#kz++Z%d*cXa==W$8oX@Yh9!{nAHLeD`nPw%m?esrPe)^xD6JXaiC5!
zeRjiAn)tAFk0!nfYo%GGj7C1_^Cm2$M-ktJZE5s1sC4S+uUf2<7_}t`>9PW0O=Em)
z395AUlGW6pimA(iOjkcPs|ePC^yy_|<4w%gJT`WNN~Df8(QsIM6s!bTThNDf3XY<}
z)h#x5gKDB~0%WTF*u2eIkI`p=ja^D)tzly~s0ixlzX8^!%^R6_JbhR%AngIJez36{
z-0F3#FCO+|^HybDL?7Pyh+XDt02{l(&0O~+WM21U^Je5-OCR3bh&_<Vd)vltaJ$yg
zA41AGZ#UK_^x@r$*l~9k+t>|m$hs`Zbn;{KhT@$^AKsscJ&4!~*2Zpd%hl0;2&_G8
zyenBJ(5C_xvCD~^tYTwR0ynI^P3!1?iIp2dTm)-1@h%+#P4rnK3E~Fp9!h)|)=Kj(
z<$Xt=y^?quxX-%B6A!>zY2HiYAx)oyu-UvLsu!^4F#h!8U5nfgCZdsagbe+3CznIQ
zm|pm;fK9{4%CU}@PKse)6GCfP>}#^5j*fimPhcxiG3YE1#R^_Jhr^<oOc)0n2~{tt
zqvLAp&m?HFU?&={O9``KBca7h>gcedml`?zOn_w@2S+!GIKdogO&OfVT!LTL2MDhu
zDtw3u#LrCFTw5wjhzcL>!fW6tvf&j(g`2ZM8Mf^%vEijeg^ytv%~IG!Hhch4;mo!%
z%kjIzhL;f)&TJdA3BOO;@PR~yPqd*};t9tA8y+Vre5wn70FEqs^#>6Z&cin5Vf+@^
z@N%NU=O{SzC>&#K_z<GPt6lg$IM&#3za9KG{8(Ob&c{2s190Ty^1+WCKgMjpul)E8
zFk_y_ul)RT_-V?I^9+s2$FWL|<15CLrTqMtr<o}~|C+5y`IRWDX$MK)0O$8|O0LxT
z)u;RhI=^-}R>duIekCctLC&u_<rjB;_rUJ}EY8bdqFz!K1YS}e=D>?Fd<bXRlQ@(p
z;Y9)AM}6UThyr<-sQKj&Z=RqD@}J_!{=E?OGP{DOZ=b)yLez3BM7_0V&z`+6=y~SX
zun=`P{(4~{>T>+~c;@xj_dWK%FNSCh;`JVZm8R3N(zF~aO?zOaY5sXVM-1-??|J1|
zXxe8;q-j1DnwE#7|6XW1_lh$xm_2Js%^8#C%$hWR*4!ESXH1`d)!ZpHv#ywX#{6jp
z=fiL6q?$=VKE3*kDOb#`nKx-l&3RW$pMK0GTeIf6&(!qA^2ZCWs<BHOL#g$efAMNm
zql#M0qRGB}@O_@Y%j!`a=!|K{JQ34z{N}Skc7<|-C88&`X!LWhtTlHmR*D{f$teZ6
zp7bASp=lOs<Uhf9q41(?eCXDHPQjlQbZK_}^4N-umFYL6t%}|lSslK`E6pxRtH?<k
z)jX{-J8g8cv@uy}W1FUp%S;>JB=Vq_J}!NH`k3^w>6PiD(<{<PW#@<fdDo4y13YCS
zAq+kQOvH@vr#vEN!^0rw*-e><?O^vkBAA)b0W8P&;fQ$3M9|O=nuuA!l=6vS#!qKZ
zJUh*`I{vy)Q%3E&&|^;V!5sv{c_IH^Hx&x?W22-=$nKAU0gyrBW?cpN81ajU;Cwx%
z{8i#h#FvZTBEDYyc5$wAW&C@@KNV)81x0;rgdA|8To>`~;{C)qib8qQWCl(VHv^yG
z*NN8(>xB0Tze9xn?~9vt3*gU-zo_t^i@z!Uo;Zg|8Q-j1KzbYrC6BSy2;PhcZq_Y;
zw-e{f8N*K(KU2I|oSpm(A1Xdt+;o>iA3NX~Zq_e=^E)i$tiPDvQt=hyUlHFRzE%8A
z@o$OWFaD_b55%7n-zWZ>_%FrxizmhF#d&XWo*tXTMAi;O-v7ilLeqE#?=0R;$kAQO
zohM{_pPcWLL=N{7`F={ACY&YY_%Hq0N++%qt`>3(nEtm5cL;Y1?-M>K<m(yb_X?j8
z{z&+;@Kxcjguf9U5FQl%PWXwCgV5BUEi~&K!P|=SHH_h%gr^I83i}Js6%G^*7LF8F
z3OUM6eba;-4kvf(qZW$0^-(LtZxn74-X`23+$p?I_@MAn;a(xf(V5;)gl`CcCEPDe
z2)XW^@|^fU4D)^ias~sD<LJaZVFzJ>(5;W+*evBZ(oT#EM+z&2Trbb?OND%;B(D*&
zgNb~paFuY4aI0{;aF@{3KZy5=_-n!_?;H4=`U99FZr(h>O}zmulz$&#KjB0n$MvXZ
zj<8y|Ot?~bi*TLL-1msLSNv(=^TJ;U-x9tjH1|E?wZV<fblVBJ-k!XxuvmD$klSA|
zyj)l#Tp(O3TrS)w<aVHpw_SLbaG&sHA=lwk?oHtb!jFZG*C}xwKIMA}`wO`)pZ+6-
zmBK3Fr9!U9r`#Ih2H_^*F5$hxhlG2Cjn^R^l)qb#l#Yf9^=ArO3R??Hgj}ajx#2>t
z*C(GW<Zg@PbA|JSZoSbqajx5^+&#j_gii>c6}}*RMfjTVfbgKOUihhy>;0)eCd?DI
z7ZwN$g?)tmgq$10_~pV%;W*)?!pXuK;R4}O;d0>`Ava&8-tEG>g!c;X7dBqU^oso5
zdZq*7+-HFL>V=;QxtA;b+XxGVZhccf@nT`6aGY?akh`N%PmPfK5|DF00^$bYUBX?$
z`-Kk)-Fl~&#NQUaD?BLtP?&`_2leL&I|vJeJ%oLP<-(D|i9+sgKt0?LlUOZWC3Ned
zxF;sVw+nX(?-f2Jd{+3n@J->n!UMu6CZtdw=aLiigzbd|!a`xG(5-(ODPAd@Dx4{7
zyzXg{{N4Jeb>bU^TZP+&ZvE4};(LWp3SSkv^-gb#zbka>n>b;d$H&QI#9ZMQgl>IP
zp?DABS;BLKrNX#ylyIzYqHwD4i^3~}3xtb=oV~{Ud_}lXxLJ6o@Ebx-Z=?Jk;S<8A
zgq-ij@YjTI3EvTN0vyACFASqWN}eukEzA>k5Ecmg35$iL!nkmpuu3>tI9+(PaG`LS
zaHVjgaI<i`@Gjv)!ac$#gii@y5xypTOZblPW8v?Gd{;2XFXYTT@;qS&p<9Q=sd@}A
z7ILm0`A8ur>yb|ua<(4%)k03!BVR4#d_D55LQdEtzhC%-@F^ju>@oZ`A?NIoCxx7}
zM;^wUI$}#<YayrY(Z5j0d3)sN3psI*yi&-Sd*suFoVrK8P`FIEQh1ASose_;DE|%N
zw}sykJ|cWvh{xjp{<^2*uX#d;NMQBRzt=qBilF}i7LU9Tn!Cmn2_4{d#F*~*rJL80
zhH?vBB)HM+G=^hnE)G5JflLz@7zi5)Hy%}?5?Gq9U%-$cWLv|HVrBF(Uwr=!>U$9F
zi+AAXj0>xVhjTM*3nK4B*>lE)&4EWS-K8DSCdR$RbeSHrO5}UBivwrqi&*@VPlt>P
z<9m2e-)^jpVjlqY;Zf!5TL-s`183+a=%bu7F6<U~1oiC==tI@!>)Qdhi$fh-pzr4a
z59i#5u%Nzu(8uFr{&;%a@$QD3aeBehT#ZT1+|$MxhS5GEbaHp1gX0P(q%g`oEw>BG
zJ=IQWbleq*C*cvy->ZS+Wsj-L-%sF1cB)<c1<=Pn6la(wO$*pSwnOhi-)~Ha{c&<c
zyqfyv0qElt9GpheQ_FO7V41g|zPH<lLIdFEjMLY%cfa1f&DtdU^O<Xzih7@YqHCGf
z^fjsZYnj^O>hb%sH}Cci{i%O;JPlt{yQH>Fyv?n#^#jX>mbI<BwKVj>Ti5L_E%_kt
zx^D5l@sr}Qt(oz*@!0w+4u;C|wq%t}4MpCMX5SQR6OXQMzwh2dF)w^57U_F9_Pp0W
z0@oezxuZU3Z{Ne&&)-p>4a@>&0W*P_d-uN>z4hMre~=x1{|Dh1zUvl=gw|*5%RUs&
z?sGVNig!+r`tYfTUkv4!>U(qj+g|qG#_S&ZqK9(AX@_zm#bujH`#=8G((aFY9YY--
zI}~od;c;xHbkK{0@IBk{*Ok1N7TKIpa<KBc(4iP&px@xM<#DfftNkrPw+vzq!*C(b
z;SXP&7{Bnn7qY9%t}1JNFp}P6-?H|7<7b*&bf^!10l9cT9=hzkP0?2Su7}1!*QIqY
z`JnVVbk{>mi@4WkV12CJ!1`#rSl<n$zk~FXp*9C2;mAJJWvB6bbQiuiv`NPMO(L1=
zTW=Xw)?|H~En8wu*M|=7UfN`HbW5zy&qLvLnVZws$NH>`V<Vm7jCFaN|Eo>f`legF
z_0d}^<Hd(#i;54YA1FQ?eZKf`culBV=-?YmTgCG>-xQDa#WAFx8jq|Gb!-!F7r!;$
z?{KX9BZs`E{SK$M!*Qo&d=kF(%)>d0!k=W9r9(FSNmeNQNvv<b!&%+4Kk*QjeZc!9
ztIYc(7V<vHfPZGYEE6Z|`Pe7nGQ@{`cHfwh&0Lf5i3izi$Y%9@`o+q4`mJeOGs{A^
z#)=Q$mvL*jTl8mt{4F-|>>s=J-FL$0hi>n8IQ#|gy!#J_-V7fKhk?~h_5Q=*H>v6V
z!%^}O+<o`I7{2xAts?)^JaSrn_*@TXH?sM{_x7J1UjKG0Z_D0RP5!5O6YrdL@#z0F
z$GrCDq0{PPx1Cm>KK!)$XqJa>?algj(=AOl|2&je)&%D>uPk$28<wn$^Y_Iz=WV(0
zy~^zHK`-l#`cAtqeD9Xn8}(hcMc$7!c?|3Fdhg5Il6fc^y(-@3)KJG>hojxS^NJ2f
z=Y$SLLq&(f?V<=v|0LYE*WvW;9x(A@=KC?PJpL%+rtQ1$a3}}ImCq3Gf(zgKb>GZG
z;Y=RK>Gk1rUO*{swi_#%zLK|jRD6E??cd&ruNueVS@BHVBY9gRYbX8|*D1`>bY;BH
z;n;BRY?e!w(T?>w!}}c09^SD&8<+*m0%ig;hwp#!&UYB+w0Nk4cXr46Soe<g>D_It
zEVwhf|IdpLzjNWiKlOV2x1q<mkE5-xqTV7@2U(*~D{-)4qN|C7VK2Qa1o7>^R)EMU
z5DRxJMIaVWab7t-I><edBBo>if{W=BP2+^0$dz;txZL<;n0~!j+6Dw*9aRxxq}EY!
zOd`U8he-ZekdCl#Fw(t(PA=bx^qNc^vFJ3bs*K>pu163&pCd%0*FkZb*9}3@`Cb-C
zx|yYufqEpgB;y?XF3xxWqSt0{dC8&-RL`MnGCIS5VJL<=JruphW1n=46?SxmS4%f5
z|LAIO3!q7~4U}ejAK}-#!81v~JH-Ax8jl@zO*x9=t@2p$$Kl!Z%j7qDcfoxR`7g;=
zn{W@#rjw8t?<NyIikwemZ;c6GOU^I6dpDc#`^Yy@{uaYuB<C(|-dBwLA##p3d9{Ww
zhiFy}`Fg{5kVAdQ+hBMTM9pIB%loR~7bE{!YpHLe$4>M2$v37rJM^-+JDkG5PQES0
zKP5Ncy8D{ZHyXOLI4{WCWcVZC&8in*S(u@1(C%th{pFCi+0fab*|V|6%N$#?FFMyo
z_-Ea~qp%^bqOFm|zGUw<a|ynR=V{gm9>wh@=1%Zt3$SOox7FhX8-_L$I988YzS{6U
ze)vx;_rsgub+_4<8NbfNKhJW6TfQ2+Ij;iyt0&>;bLKL0JHjj@Ij1pW)@_GlZ-PXY
zk+{Q1Jb>s~M#}R42Oes{v7P&T$?ZmRKSHcN%R?=CL5jQUS$%gJsZV_=%R?=OK+5B#
zGpYW<NHxcGx2am*f#sm(Zv3#&=EJt~D!g8;yiwsV!C4tzfPRlTI4*9I1z!eLrY{Kf
z&FkHXJ4$*l;W%ld*EDVIdB1@q?dM;P74@1n9onk6={afq1YvqtteI+uBg-%jG^S&%
z;ltpe2yW6mL}}cNJ-iFDtbdoRp{-hYExnR-t;%xWEkukk3!)ZUiMnN2qFjc>Rar)T
z^QIm(F(WytShz|}y|L-^ZF%D|4<fx=k+fQkjqt*mYuVkE>jH3&dW0^>IydWvl5Cql
zw2uQmI8`(_xu}BeClYxh@_UCw4nbf|*Q>@+1Hu3z>lzaPA>ZV}g_)}amJrN>CG<1S
zQH1`+SxMmFj9mdn*K}Bj6W)bp8$j3pXYWh^qpI$<fA8E$G9*I?`xaqX1;iK@5fwFT
zBbykKup>K&%1%H)N&+sWN)?D3L>=^XtI~=}m0GokR_j`@w#Bu$6cx~d`r1TV{hsIC
z=geHgrhWVM>-)X$g_Ga^fA+iIxpSU5Y=@(10}CJTA@d@-8gm5US6xgr<7wcGNYy*y
zTGaBascA&2(h<m-T)M-8ev9yH8XoLqQ6g1YQLvLmiBx@fq)IK#U}F9p!mqC|RYM`m
z>^I#hB)E<tXDv^c<l=AZwPrdTr6<#9C_QZV1<G?DCKshg0_nJ1rItn5Mko^{7n|)>
zOqj0#owdo%GRqF^6n@o(%|q-l<`^Q=?|31}FSlK13~@1n=PX@rh9b}O<Jpg8zR8`T
zRWdgL+bMN9C(z{_o5qaG{4N{vt4(ZPLR}tWw=cSE`l!wgA^lE_O?6^ypcA$Y2OodT
zZ-~3j$cJEliGZWI5!#5E<_dW)<)8}0jt4IBO+GS=GaIGI_5n5UD7n~=B^D!i&iqh<
zM!6qPnCA<|(=g8+&irtK#`Op&k)EJ&F9Nnd*M*}Iu%QWlu?TtLax-k4-zs9ZCnE00
zFH6uEV&aDpg(iMpD3RI_W4Ix1HdzXJhP>jN#A^tivtVh0#xCDkmZ0&L?<`Ny*zG%u
z0%yWVyGgl4;|SO%IV4Xx*BMVtMS$WmJwaoJ?_`@PH|P3JG(lsr?_?S!;08D-PTXnY
zmoH1uxZ8J@C(ly0XHQJpNH+_Ql{XMVPJV(cG@EsFY7dU)ZrkL?+KtW3+}ixQ7RMY%
zdyMx@ZboiD<~UjtUz&rYgx_&@GWC}5>ubN^l2pSbY<RPuVcB=6_G?pZVJ1rO>v0^B
z99`pATbQc0kkxMSGklk7Lndo6d&_UzvAU_=7N@E$X0;pq3`eS#mpuRU8P3y(n;jSN
z)S)(<N8B9<IKY=CXx!&J^Aj{4@}1HIjmLavQG$mjcWU5vz;;$6;MCwVf-VI)+_hgJ
zK<T<TK_iZ?!kL@c1B3h39FQQ-2oxqt5X>2B_hjmTE#d(?5y6}eH2ed0!Ti7hyP!01
zz%E#14%qvU71iUfS=e1(BG@{&;A}KWo5vB?EO@B0b>0!uoOw>yb_tsP*;7o6L%=>K
z{4->(YZ_dK2u#vCAiZ0&1a1F}DJC`|p#NnF8V?{~=khZ52tt~(h>g(v(xi;%Zfl0X
z6x2mChJf2D(H_CnMT1vG)J1ehNJEcM7ft_KS;A}OWTl`kn$r=mVF>OtmO)DD02$8%
zgyWrXqbK}>V4iCZf>%s@39-Y^LhMGs1;tICiM(HwBVc<(($OQ@S0kXWgbtPxk~;;H
zqHQYUUb)daG#*31#CV&^I58fbT?nXw;K5`{(b$h*TEcqJ9%Xtqk{Dxpc4=9H#>IX-
zcR9}-+$rn{WU9i}HwzC9=D|+3Q5=TzhUxz>;yq)ICE}(dm$^n<H3|;48o|2~pXx||
z6>I%H!BylPi3#Lf1e{XD^$5@_x#n`$+O$5LI2*ylv#YC2{4j$13%yQhFE*nypP7D*
z<Rye{e(P2^vOP-hriA0jt~N5*HQa)t*{00+RPph)!?^P2p(sb$Vf_f!1ReU)R8@SX
zZkDa6s=cXd9Is%0PsXvTJ$`Je3{N7na08!VQb(oAj7pUml`1pJmU#zd(oLBnq8UO6
z7aDSqA5EAMO3tEE_Wumi|02TgKR$?R*@Mc4m{P+Cm0D!82CgJqk?gO?Xj_;^>n4OW
zXNhx8`vgtq!fe|%$8X^Jg-UGHOUbC@VKyBd^PiWBZ7v?fyya1|hN@{Y7fu74BNqm$
z!V)%r`R7w)u?wGHeultX5qo79#__KAIKs9-{6nyrmvPSo;&}$K`N;_ELU0MT=O6jz
zhsOU$O&A9y#-a&xC(SRtXwu9H(<dz`oiJx^>4bS*PW`Vbb=G+9D6ifiZ+4znFQ&g)
zy}YbZUA$;7FSGQ@lg6Ghc(Av0ke4(4(v#Yp<kgOi^)h3jHVwVnAB<&0onB9PwKsXS
zOULx~8b(HWm*zq1)AgfH-Olqe^E$=7XkJ%uP9E(}w7c}^)ESPqFi*ztJTI@8S39qH
zy9Z8cGx+3u{5!>4%I>r&JIlMZEarXS#9DZ_mF0QwJ9(#cKIIhe7TBNROS;TR>}GFq
zUfaRLPU`9{$n$EUo>+l5Zn}4JtXoH~c#wBmti5+$uTI|DvR*A)dfC0ad&^4OBv+~B
zpf)G8Ic2bE?wYc^5T<={=N3<y-^JlyXj%F#D0Sv_>jJe2HZ=a?S05*w*SloEgyMli
z&mBIbcaf2TKonBCaDj7#Y3WKQ&Fu@(N~+lKzJ2=_7yHT>%>@>iu<qQU!()B%h0LjW
z-SfJ{y5@K3k$-xZ(_<a*o0rojEtu9ZHWoFVGHur6X;Y_8n|ku8Cr`$2SWcM{!%tsc
zv;bnBSl90P-B0gvLG0vNQ|2x_Yl=TP)~wUum(Ex?Yce<;@zdunI`!lQb5EYyr3YhX
z&Y1*h(BzBGnlWkq)Y!=vPQ7%}{OKomjh%dcH;97%Y3d<v(n+OLW^{F?Uo?L~>A=}j
zr!9tvr>K9iuNhh}e@gEm(`HLMG<oJF+;W^Kt@l4uNW=>JIJ2hBS}?8Duh&c=H-FZI
zqn==?S>%kiXTpTuMdx;LzQe?H$tmf+B?Q8H_ThRSK_jFC$uxs*8JQE<r3VhZ*$ZbC
z&VjSQ@AbE;OdVeX$Mm0Y-oRoUqkRWBI>4y4n10dBnY>sy_`NM0-2?FhRmnm_dk-Br
z6yG)B2UYzhlPOry;pg=qS~8)3QPKHDeh$-_WR8;l#U&Hsy$22%UerHT<B<MC&&5gN
zm-;S}rlW3qT-+d6@~76LCE=1imb&~K%!}7KaHryp>WK5=_0ApzWm0B#+df(U&RV2a
zfprPq@EQHDn8U6u+DU$-ckt#juzZ&}>`p{}JZYH+6l#(B2g<YF<mWZmrX8Le$2#~@
zYNey*GPi)_`K2oh>feOGxua&FLz#GSnhyW}hNfv4>&5G9J|L4*#JS?7;&PFns+n)C
zc#C+CxJBfc3Fg}_J}>SN-xEI)KNY_azY@7aSWmiGTQnL9#J7{*Q|w3LYn}n(5E5Uw
zj8OU{`TT^*dgsYsB%j~WG5=Na*UG<9{_XPbmj9sqN8~>x|5^Dv<^MtcyYlzQKPdl8
z`7R!6**-rsuzz+gDSqyu&o5?}-d=te`90+KmLHeTpIkKSFMpE!>GJ2vFBi?6FsT0?
z`TV%Rb|00`2Xgw)$>#?J`hS#f=72$Y{`Ml<&A>H{w3?|C<)0?@BC)>;M5~b+P9OF1
zfj)%qSuT-pG*PJUGWl1L@K-C}4T|5Wcz*lHdichO_54!)vr0EwD5URFx|tIS{(hw&
zRQ|uoha}wex0QGniTu6A!Q%NM4r7xau3=Q<^@Ho(L^L0i;J1_CQN%sU<U3X5>mQaI
zB%1RVKEDZJJU_IO6U7U~OT_u&BC%Y&LcB)2PFyeED)PF-`ZtS@ispPr{C4@ziZ6>h
z#a-fC;``!<qPY&Bp3mgFJTKs<iTv7}evWA8m})NHTn~`mQ9j>3F+X2Bk!Op2#9`ua
zahy0&yinvjeU>-B)e0_>{{wM_xK_MDG#W|dzg_-=;?Kn=#HYla;_t<`#dpPn;(v;N
z7tM78?L>Iqfl;x6*hGwpZN-zsQ$%weL3zIKU_E@{L7M9cXy=?V*A@6<l+G6^%r{N6
zb5Qa15#vk6E5ude8u5DZPLVGLSdK3NNPg%ie<}V-G}j@-n;{mUnez@b*CUYM_Osmk
z;$HDnvF2P=9CE<?wZ#Tv6S3x8Rh<-{CmQW1%AYRZUf1|qiuDc_&lg9Ce1XAqeqT>c
z6K9L_#U-MdBM<q^^$)yS@fG4tqPY$t{Z9G!iw}s8h>wX+i_eL#h_8xoibgAndiTiR
zD}FBiRs34C*G-O#HQQHgAX=@Ny{@)Xe4f}<JX1VJ<k$bKZ-~etBJ?MS7mAmN^TkDC
znRvO#xnWs;jaYLoEvrqtPw5YeKNp`Aw~H@|zZL%|zA17D3)}mP_*e0e$TWs@v9?%O
zY$E20ZN(1aDPlMA4DoF7cpA8A%4g^7nk&Clyi6<;uM)2o*NQiY9FoKJ`HA?T_;ZnS
z+%kQe_?&3x_<B|TAH=uCcSSqr*M9jN^27T008K_j4lANxUu-P45L=5K#gj$Ooy&4P
z#dE~IB8L<)eWW;EoGe}>&Js(-#o`L_O7U88omeR*#G0Bu4q;;ZzY?Dnt+ww~`BvNa
zC;9J-$J6+E8Gij4BF9Lvy<D-4c%qmub{EeQdy7`<H&p&eajeKeSFC@wxJX<ot`x5l
zIT(xiH;8wMKM^;JTf|?AzY;mOFw4Ir?h@Y;-xog=trqYL`G>@B#LS3aU$$6t?z6Uv
z?;xHcb`yJv1>(8lV9{y^$H<=~P7~*fR!ex9{4()s@mjIwTxuH?f2a6U(ay29RsQ4R
z)8ca?2g7lDz9m}i;ePp_i+>fr5j{N9vs_J0VpGMRAa)Y1Ht|&Xr;B~WxL72P5HAoX
zi5H8r#f9P$v0S`D<lsK`bG^vHee^ep4~vhAPm0^c7scO-e-Pgg-xK$Ue-S?y4~gH1
z=@{h2_A|x$qMZ}YY9U)I{v`1fv4?nu$ia!M?|gBDI7XZ#P7`N}Rx5d_{L4fRZe)Ge
ziZ$no+o<?E#rwqv#7D%(#O>m<A_q&d{@2CbqSaFFlm8d-OYtj_gDY9SwrI7LP2?X>
zW68moEZ<ukAPx~r#8Kh|af(<|W4TE2OGOUuG}}+CIrrS{ioZ+bXinzeDsnU@{TIcW
z8cUApWcnu}M{m;SxLlIsG)X&09mi?XZ!g+8>Q0r9+sZLDa5&vfd1N=N`FS{|__kuc
z*j?-?_7Vq(L&QR{M4Tv26*&}v{ck|OPU`cxleb{WtkOx7!P5CYXIP7pJ52P2-#c^i
zCNI#eU`ZX`(O>obcUR&y$2P*|GVdY*qlY8yf{#>YX@$Schev<2a9;%%rg1qDf&2e>
z`MA$(wtK)9LK+^G&C(fvaT#<9jOREp=<9M|H%4F{2DUc}!S(^B!{4>w9J_Y0X*_0v
z_2r|!t!S6^@wm42O@(dCz;qU)5&o8oU98D>F4kt+f1vVyJn*&HG`^z=w);_QMBvzD
zyNtK(UJ2Wlf$4nM&~aikwAi#2@V`|bUMkt`g3~)$-_5XX8CH?eC?Gxyq+Jg?SYH+D
zTZ1_E53j<K_1y<MSl^|nZ=yX&0%>={4%WA-tG}OEA67eA-y<r+<AKW`ak1d%Si7(-
zhNncE?<%}pn`1L6jrm@YZIh~yufRH>JtSU$9qiv4^v`ZTe#>C@$D6Rxow<NndVWW}
z-bU27&lUpNH!fsgb2+7`uMm+~?PKcop26_S<lqj~131v@b?+WaEyvaCo!YHuPm}%l
zbB}fJ$rhZ$^m^<2T(dbGuN}{*XcA9*wN?D2cmrtnGT~>ehc55jMwNB?l{xP;r7F*Z
zD(~);DsTU{RC&9h%G(cB9vB6qU?!Nk`{SM7`n&f%l}=S&hE#d!J08r1CNIl96RND*
z)jKmPomj*5<6Cr%Q`^?Ca>Cvlvb}v7&M7;Z#xtPKgF?^CH0r$TkD|^y9qPQWQRj6x
z>bx*iOjez@BB{<>QA3?q+OHwBTvX?s8HXkd8bPbhJJ;C~@wIs!j5e>`F|~Qn_yx3i
z8I>pWyQD>}ipod?ioB*P8f@^4BF|mda6?)JbXZwb<fX4`1VvuBB2pQu@G3{g$5uu5
zkF5$Xqt@`{awk?kbOSV$qsqf^4|^ngZ+d#muYOp)tIFB7t12AJI}{y$A{2H55#Rn$
zZnvFP&h8Trg@)%rT{mxN%df7jKD$6^(e{Vxb(=Z#{28_m#5=J=^|n2B(9Mh-j6|S{
zb6?$=wjrDd?aOkV4UyB|crblKsFMTLUFaO=w$rLZr?_WBk+#h}7;?eg(DDs`usXCY
z8|t(NtHbpB!FE30`AL0uecI=B(ti3-7S_{O-u2(>_5GlJ@2W_zETglFbi4DRZS~y>
z2uq;2bI<Iz7c&P`^oHWD?2DxjL@FCVZx`C<WjBQ0uHm{`MsL?^N5+Om)Z0a&w}Z~E
z1bVyGwLHv_N4;GBjz*PP(9=!(&RV;yeYM=8IOoqhlGZNkU?_`PJ19n>waYR}yV3DR
z8>Ynn{NV}lMhU7SFa8k6SW02H>{|-EWl-2HgTfAsf>AIN%v|>I&Zmy6u>1X<x2p<w
zul$g|oY{+?`^~8vcKIDb^fg>yRv;`kk*Pn>*qQI1+z4MSdmMb_b?k$5Xzbb=WK3q<
zWBg+^b}ynLZxB+w-m{n|oN+ahF<03FBtT<#GQ5<=j_;Pem5lN=c1vmc8oPcpt;X(b
zzp6aKjVweGG<LTT;qXLMoQCV4ljiH=(s;2<^YwA*;n(0~n4eGEmTt6I-l@nRnKQSG
z6WW%}`w;A|0lS;EYncbs?Iw?tF^b*asw$|D@T=Gws3K{j3g7mtc+9UN(|rXUcG(yI
z<t*v8$KJ>?vzQIo4?m8O#Vfu$kbV0B-6!b|V(Q~``TpG<%+!zQ@^<77VQM<^WmPft
zJi6`ac4gV2bnk)XE8hxt!+nk}MTf3&Tf&O+4Y}{~o*n%>>D~?tdNs!##-ePZ_F~Lf
zX1rFo|J7cM3CoPfm)%gRIc^biK5jhZG#>AoQGN^K7PCYB=z@-0LU#^bYz)U8PPYnA
z=uv(Z;Etd>7b(%7(;Z3oWw=JRH;NwLJQ>yAXnITFQM5OPn~0h{W2{GPbUGV1?k9L)
zi=KuI?pS8qfSY~oNsc?7hf6*_7}lOFhrjSshldP@gl=Q`8SXr+R?Y<2Um!837)Ayj
zs&cqzPli#~X06AskW`#SpFwahb~oGN1uVtl#kTko7Pnb#@y}2Pi@wC-^WDF&crNVK
zER_QzK_d)<(~j4*S?hH`j9T9Tlc%}+1DCJYP3QTWI;M3_Ms7OaGK%6ht8Ja@&Z4_m
zyv&_ti+4q4Q@lS7uKOh{ZnN6r?ED8v{D{SW=x$<hc782OvGaG*VCP?8ahuh4p2b;o
zKLRAHe0Oe&zio>ju*Lb)H+5}R6|c|YEXoC%&h|K{O!1D$Y+CO{gRM`7(SX@hv>~q|
zg~;Ei7n^>@$Zao2rbf+p6#D*+@SVoI2+lxQirlpVxq~^kGG{|Rp5Bto^_(x^HTC(n
z({KQCY)`i8$MVN=YJDr$MC9V@ZohBoMo#%jvTwd`e)pou&B)1149~2llv6f!hk0wm
z=}n=hT!cZ&ysYsBH=>zVl+H2!)KfNhUCy4!kak&Cu8TGHkHUXkPZ^X;rdzpWMxL7z
zOUAOOUW{ONx}@;2R#5Gj(pF}j7(Jr05)#Z1S68LvT4kkNtE@D7%{nJQG|9R~WsNpM
z&zv-;i>aipuern_(H${(0m7U`&|BJ^4Jf|EZnYZBMybBC6OB`v%_dfa$@Oa*P-ix?
z3E1KREhc53c*7ou!G7d|;~zI~U!93d7;U~!Ha{o{5#|nKm~SSLK=NBalYmUgg&$=g
zCm?v3Ln}t`9*W`g1WO%0DId=dWFVRub2#A_D<;PARB?tEp!5cWfIJ6@4nAuks)+E*
zlmwe9N~$%Ow~@(PO!#>V8EY4R1=l)u1)-L)Nrn`4APypVoY**mJ?FB;2^#BsXKvzd
z7|$Xw7umvecP!B!0R?<1T?ap&4f&$4u>@BT0+YoF8s>Y}8k$RWFcRn>_foQRTTBP@
z6C}s^U`z1?Z|$3Hff2sRzU@Mwu8eGk1~J&4^|I}t+>9%Gc)i7`dW%`_R0LFD*W&mU
zl%y&sVFj~I1ts650&~rG3JLTS&5k4d^({<QTgYmcn+%0Vs&*a9n|q%#o;RlsCg*sY
z6Iu{$Sm#Eh)-$OinR<rVRwD_2Tg_W$bMj)wD(g6xI+@>m(`>m@x4e8=vsMW<z<bbP
z35@&{0df`M075MYqAqosEpb|zDc0EXVa05NTah1+_PE6?4qYEAXj{;}pzUI)Y}k0K
z1XH+Kkh(OPy4a@LIv!8ek)F&Iwz&dzEKjB`v#GWY+%1jriDwMY0d6O3!N75BbDC$f
zJK*sYAwNLCMI($}WFx?A0rc=qzEmCQn>-G=%Ww`YOVHp!={jQxb`n<*!hEK1=0(gD
zRM~z!!R-K<RloGhoYo0C{z);62T2D66eoHh;1mocXq@fG6LA|)W2o<h6Euo^Cp|%9
z6as3prx&`%v+Gln1u9w^pZU(x1cv#WAM|C%VMY;5%SX5<APYC;AOvim#Xz}l5*)Z;
zWP>y~dIQd~1dVHbXStERt@E8l$?GBaS!aJoM95xdM~ooM2Q5lxX$(a`$FdVNM)*!N
zL4#)qQZf_sVJt_$QB17z<Ci69T<tr{lkK)Zgul~ExYJ{1H=4;z{q-v$N=$Dd-J~(j
zcjhN(O!b}81P#iFAgN5P6f0+Ma6{lT2oD+@Xpz(faTE_v?jJ^T7jU~HH<9Dl7E16g
zqw8<-`kLBAMchPj1hds?_?rk~&D17>STnVWAl783u15$+tk}T<w8Wkqt;IYPkwBBC
zzmJNEKBlrlVmtyS@p4Tgi{U^fID`UC+T0<yG80!I7*QpS)qeaPfWJ4!b8kct(wv3V
zO49Vt$dN<?1XGv>Pf=7##1N$Jr0JiyB|LG5Dg|}XEJDEA6WlG*ebVGch_K6Da*>yw
ze<X}23K4Mp6aL<Y05f$4l$0ZWrJsfHk8)(O8&u6;EzL3!%}q9~FQA5$=1c^v3!%fM
zkSxJ5Vx)&ORw3Z(vDJt)>8wLQAs$Sd5U{~ZxWQ?2pcf>EL?Z;ut?N(E#s>hzr%rEk
zH{sfvW^9L1tL-drJoov%Bf_T5F@%4WTk0lwyK7<MiwIuS_#8*_%H}!HW7<m`6L^iw
zL%^9z@R|kLvTGg!-ZAmRiLXpNbegH#VX{}e=kT5p!kZnE_cqvJlJ~C=^u%NYb-)gj
z>@VynnXPz|7h>#rb5(8=w(A{eArxpKJ<tN)ttDGX544aSXd(Tu7Vz}!FRXPNLf}!-
zMjiQ9dU!#ebY@{a&zQPOYDOKqu2jL1wjk^ApGlIN+eRI`E}QG9PYT?2ubE!*<(ye;
z6ly-gjlX8DfQpv&>@syF*VslKyRKBOdCA9>dCA8W+u{ePTF-bjqmI21QU!VGH4E$6
zZ@QY?pf>8*UA4JzqS(54$l)l)K{Kvq)UoTb1&_LOC?*|mYEJGPUUfzw@L~)_EKTML
z9I$k!njA(mOLK<FkzCWO;I1}N$&Wd$ak=q7d?a)6Le&gG+FP2;6}S%N`s<Cq$y3za
z9_?1(2L2SmuBVN+>%gZX_SP;lVb4Y=MOYe$Uk1AzVI>0lZWmrg*)4vIV%LHTZ_{@9
zA<BfDG3ZI?`)YE1br}Bkoil&hDFbIunYnQ4G-t{g<L1tvbK(3+vtm%zOj{7^u()TB
zj^i$zy)affXU@z8G3a(;RtGr_a!DhWoY!p};!mDEXZEy{r$Nv-?jpasakC~(nQ_tV
ze|ohGmSE&S-YNKR`)#y9X86G23f(EQ7F@Jo!i7_&<jvs0JYnjz>5~@DES*rgWbU*D
zh{N`ru%L7*M0jwpzbQ?cHK}w4JiI%=VPbZS_lo0sjq<#UV==E0bh?AOc(wAp=(lvb
z7g3g*9lO-4AM<AAdG+%`t&?iq=Di-ETDMW@5U+k@khdhSOIPpo4|;?{-s_opMPb+5
zvTzWbXEO6(KWpsmnbTpvxNsEWf1VkG{Z8ph@9)s!dMhEsg#lr0^LC3nwYBQqC3#-s
zSj$!?pLJ%}+%B!oY~}q1bM$R>V}_4{&--)s8NTY?=4F0X0qyU=Q{n|)tyqCKZMxTv
z0^YHMyu6q<4*K0+F7M?nina9aDx02?@17Kp@9tlohe06jx8%F?r!Bw+K3v6nbfK=9
zr0svKE;k^?oiL&Jydk~&jdH9iR}ueD)VcmSRy=3n{3+8;iC;9cblQAOVi?y9h6_$f
ziuh`rbV-fu|83pw5e2)4PxyCiJ#I>WYb>L)J>r`En<-+WxHbjn@8jn+yYMD)L_KVu
z>_TttzrP-~sa+AnuzBUVF?r)l-ISU9uh7Txfq-v${iVJ&48My$7Q>(LeBpn_rat!6
zKn<+7PYwU5_p=(h*x-q0${axt%Many!Iq!{nGN~T4UY@>o{q;)C>vk)h)6O%w|xkS
z?MQqX!sCkhx`{o-{^AgEn8?ow%s)k(D_$z{gE`Yzi+trw{}%Bcaf@j5aY)}T|9NqT
z_<QkP@pIAW*ieoi&{;n}?~+SJepS!$i&u(fE-!o$Y3ArdKBGT_e~0pKBH<ey8q$9$
zf1A=@kpElxugiZ&J|D1I-pt{J@_&{8H>IcJIfLn0B+?to=O<qJ{8Y>Ij`F+7?=7A$
zULal~E)kcLsArY@AIrZ<{w?zFmVdu|ep}3TACv!#{8z=@;+G-@o0xXeaK5r!CW&_W
z*iD~bbd!89KpH(O_QRR<L8J3Re2LO85GN~ry0}PODqc;ZoY8TCx5&R;=|<0r`hPC}
z7vl5EXLMR9XLMTNZl!-9ej!$g5nP7YUR|-7*pfs${CH1x6HgP*B~i}&Ml(2C{&=NN
z7HjIQu2R11#GA!imH&3JrmpJO%J+(BbW~`!=A2*$RQ?MR=YJS|XFrW@3T!05If?WW
z#e5R`m*2E8e}VkL@`sTK!$mVk81i3CA6!VHoY6y}-YXQpM!c0o{N3`6?g{zLoM9;c
zw9;Qv`X5Q8za{@e`Ja#owQ&I?jXnwGjXnuHjq%`_A}%8)A2x>}x?srbHOn^<&4)$!
z?c{e9yNJBjGk;thB%13b;)ly0Cr%VE6fY4uhK2R45c#f|{%Wy8yh*%GyhHqn_*3z5
zahv#@_@el#_y_SLaldG;vuOXX@;PjV{mB&TiH$^#qhWd{v8!mV&xk)qzMZRai2Op4
zZ;x4ioXB6#rhlP0S1c7T6U|(#$aj_et3`92NBm9l?-B189~K`KpA$JUi|zhS{G({D
z^N4>>e$6=>zfgRY$Pc5eCoG!lKKwfJIh2U$ZN!trqv?&!eE|8*T(IB}<u4Q`ihOUv
zdihd<oGV@`UMBLT1k?Fqf;9IFaIJg}W@7wZ;!ni~#jWDw;?ttl9ls*q+(%H)>+;_g
zKM+3>tHi&F{OxzPZ+<5M%$8qIH1`?Ax0Byl%omS%-$8z>FP^G=GeoN!ULk*#xLT|f
z6Cwv~v47jdH^g^DzH4B5SZpD-7CEkq=~ky}?icVm-k$L_^|~DR#rOr{Wun#Tn)?UR
zuU0&N-I)1r5N{DTiuZ{3i(AC4;;+P~#TP_#pFzDf^}6pVeUJFLXmz_a=b)^GI@mv}
z+coze_{|jGN^B?QiCsl=KZ1RZ`~l(+u~-}_+PNzy%fCdNBQ6$~iI<B%6wUn#ww>#;
zQt=7V+`nMkxi62W-+f-?UKXux_YL{)i{}0Yn<M?Wy{v9GtoxkR?beZRb-TIpV`5Fc
zZV$zuA@&u|6^DvN;#hHl$f1VpkJag3CcjL)O1xTJE8Za9Cf*_5FFqh{6(1KlmXYo4
z6nBYli64j`iGLA47Y~Wwi0K&V$oewH`eI|z>U2+%Uvo~*a}?iK93mEqqs0rv>7v!`
za{MLR|ABa=_#=@cF`0g=c(1rgd{}%`d{W#lz9{}yd{g|BxJTS8elGr1{95F1E3qH7
z#M)vLF;{FOo+##v-NiG-bHqX7P;t08TAV7{xj*N~Umz|QSBf>~0IgJfLaaF_=);PC
zRD4q0E<P{5EdD`!L;OTMDE>{PAcos3L(CHEi;cyY*jDT!TAgk$`32$-u}~Z-juq|P
zqBG>r5f_L{#pU7;#cM>4?Pb61+@p8N|B1L++#)_9J|+G}d`Wyw+$Fv%{#pD)JSbL)
ze-qR2jBk!RF-L45o*=doIUJe!yNkWV0&##iL@W_Ui4(=CVokm7V#V9JO~3D)rpMFg
zzM}eH72gow5jlvO>sKXmEH(WskwdEKcM&;intnf#gQw|_6gh^P{trYBlcv8$<Y;O7
zc5YG*nx_A}Xy+Q;E1$!onf`Z?qonD#5jhZ=eh-o3q3I74IV_s~9FZfR>E9r705tu3
zMUI1}|BA?=&h+0EIpUfA7a|8f({CnnY%~3nMGkSMUm$X%GyUlz2Q}0Gp~yka^zGc9
zcgg>W$f3+ke_VV{d{MM>d%h!|1CyEmpvZyA^uuBuvA&4g7}Op9drRiyV)BbfGCo${
zu;%C4nBv=t`C@m`yaz<Rz2pxNhlqt@i8xW5D$WpRii^c%qWxTlSC>u*AG&S-{)_tJ
zZ@n`8UtKXaE*5+wHOq<k%i{tcQOv@99b9Za9t*U2jB#PU;1|<)v^Ps<{Ke(kDKMVn
zl(+Ve$HwrPhk@<!Sh01(G`}fVU@H%#@z@I1w+8j`_j*_#v)lUkE+trB6I>IQ1R|_C
zyGFjXxHh%M`C}KG?_xv*+ue!{wGH{$F5_*xd`Dx;z;qtQ%k&rxEjDcl{9t{Hd!)7t
zx{$1I4QyM6Rs0V1t)ijDrmcn_tZx<S+l)B&50{H%eRsgNWnemEG4TAF5G{YPX?%AS
ztgq*3{(fS8L0$3B;Ij;m2QGVZajx2f2R_pnej(a?AK?p;Bk78tRX)HhqhhIJhY{S)
zT(%<w`&WSe<sgpztB+v!$M0aHJ97cE+#LIE^MDqjzV}szu-k<UY%b@unBz=DB(F`j
zUG{^03v33bdu!as5N8)#A9Te%PB%JX|IhJt#a+MiJfOR<4p<J;71xemx4CIN9KW>>
z=Ao=;vSHhSMJx6-JO4l^t4=($udkO?vAl&7Yr5W7{6cBmx9J9|e$VW8{@%VG)SuA)
z){T4LN&7oGsr@baCu@HP80~NW@1gz8G}_<V(EdiD{k^X|b3@bh6_F71!I3U$>!A9r
zc+;u1F1o>8>#YlI$inQX&;YN^sBkx=SJsUeK?7VQ4e;ybPVC1<0~{&;{u<!rN6-K-
zIj#oS-4I!ykr>t_&1isYB{jfl-%A4=PJB}T&HC<!45*1eFmrFZ`v#{+x>6T>R{6I2
zCst+Ur|--1IOk><+Gk${d}3Ae0(V`js^*S|c{eY8peg3*yvB>J#{@)BjyGMG8P8fD
zI^@;Qs;F%g!M%56ZU_Zt;OxASGjP6K72d`fIA4Nxdg>a^!<oM$R9WkL&BIv>^Ked%
zyEk`u@bFnUYaI;LqB8itDkuMqey{ATW3<5o<Dm@;j5auAw87&)Y#DDkxMMtY%bEQ`
zYcki)IpAiU)bFggJ@(7@{A1eT+mEXq{`nr~SNz8Q>u<g(YloYae;o<Cm*XUb&I&J5
zaaCBuQ#P<bJKPi*A=c$<V()qW>DUJupdD^ykTHgF{87iGcK9!-$m8QwQafzk<wnxX
ztL{ifJ7i92hxxwP<ES)ghv(DuwZpw=TJ5lTZynA!iLJVkSxAC**t`S|hp#}3Y4wm|
zwZl=`-_j0K!wIGE_tXxf8Yg76!^>F3_tp-ZDw5ja{phzl02Sdzsw=e1H)C0A5$6uv
zkN7x37QaPs2i*;`oGxGLyMvkfE?o{Ic84&P-)3atO^C$8<LUBl;ERQq!}aC1g)I9e
zU4D=14x@VstmrPfMZ4kthA!WJ`)&-~i@uk1C(-3^1pBFXz%^Q3qXDj_M`3XZE6T?0
z&j^c+$L}4Du-JH$=t0#xoSlCaPL$t=_-<x8-0RtdN&N-f+8D|Q>2M`8Gj$#ecO=X5
zHJMQ;kJ=4y95zAiB~U0EZzH_u?^uyh5`RF~*9>#D`NLqfArijeH8{=iWL6s@VdE@^
zlTD%Q3<Q2(4>jc&tXdt4gx^DAonjdON#k4?&GD#|W3$%f0jA<C%CCdmVt2hQo`=k)
zIDcQt6u*$gZB|?SGt|MNi&=cEyNkthVe?m{>g2%qF^w>chgsZat=j=HYMqB^If6Ug
zZHx_UI{z9=vGX6&VCQQ`QQT&=t#jR3l;;x!(j#o~7&4pU-Dt4*Xco6wZE<#f4HB<s
z@wqPF?3>P)u@pPMjs`owmBnpV+j$me(VJO(zWbUj{-Q1Zjx8R>LuHQ5s^axnoJF~~
zm%DZFTy9!#jLfF>PBhqhAq+k)IV#$KXUyry-*6(E-ed&5^N^`wJsw29e+7J}K|cOW
zNap;R$$2+YYMGqA?=%>ITvsM@Z8o`nk<8`$PJ@Zab$>F~LnhZt$y~ngG~k8w_sLv)
zOs+p6m)|$v{|vs<s4M>PTJoRB-IyZb#=c0nu`d#C@;9WPfOJGNEhQ3e>bm!0MHwIx
zZsxilVKXrN{~!{ssSCz&;p>8PtS-2&uM4hMQx{y{*99ASFa^I2zpV>yWHrA`Ya9>*
zCso4G2nVFUz8JV!AO;(l3yyQ#jSm+Ce~SG9&F^lbXZs8eRl+3i945gO*Pl)x#A-ws
z>AvijR$Bxl5G;7O9vIg%WEe((_&=P*IBtfqfcZ)jbI_5wCVC{nq2b6(_-zccZ3ITm
zv(g5p;v%9w0^~RMmeF7{>`qaFmahgw5)IqaZ_9~&xw4sqmF3Yr7UWQMv`DZ6h(%g*
z@i*LBqXT5EP=6)UXmrOaBQ8vK$Hs;1=+3hAp1FyMaLkXMAd%dSfVsDby$GJOWO;&y
zxurX!+0Iu8$U?AV(CRHVtEP6jqs_wWjlTkg1V2(kynQe5jBg&cJvdqkS%{vdW=QpD
z6!^}3qv9IiJEaL46mWe@s>epTl4kQygs~mLbw=6sH1W@(>-=UM!ZG4i1T%#qJLGTN
z<bh=JqfWE1V%A9^a;om(&m!s-)6DQ403RZ;r?@rEa4%#g-!jp~+=6T;C}uu#y~U||
zi&<~FUxD53$FHCyRY3_W$Tk&}e3uHYH>*=fY%=CJ!rzvKscH*ZZOl|#c%*81G3LsC
zYb&0OGUm?jjOVTSH3X=7ZSjCax(`yenbeU?{o1rMlJGZRN+LZMxme|4S{OF4=12*Q
z+<*Wj4si=YKq5_-Egx2&4g~Wqg6C;Egft7B+yreN<n-skkHhv4`0+g8Hz7y>N%J8D
zD4&R}2u1)&W4nnjCU}ZS07>%=lTz|2z$XCd4{3gBQi=#3MoOW{jRYCo0ABz}?;pL|
z`RApX#;`l8!L^6*&poIj$HAFu;!6mQ9Yhv_!v}GFNKJ0Z2a|NuO{0{g$stUT1rh8u
zu2O|03?4R{%4qaJNKR)-hvRNgh?t0AGSZliU}clE|A2rkP4F{-kxkOzB@OYZ%b7XC
zxQ+Za(LNV@3CqB4?a~%gY5LK)jKkpm4mn-SwU4(4+V(a9iR3rQ%oDLXn-MVmF|ic^
z^Gv%5UNd$W2YSlaV7!5V1CsdK#6v^LOUE6ix5J4i5zL&HwkK1OaSOtcMQlvrS&P(T
zi1qn+uR4yP*$dQh46#1929J8)Wl~3fA&-9la4*~r(?5<2c^n@?z#Y3g+U6C(zaw?e
zP0-;M!;ZMKj0W4s@kIEW4mx}qkNNQgSFx74rL8SUZ=Im)Uyz4!`@V*N3W)a*a6pC<
zH1_)O#Ai01##g=*HgoX$I|8b88d0+&hS^Iy?t<Js51D-eB|eQud}nFmSr{)Mpk;zL
z8q;#>m`mP5k)<sTApbNgOr1`JJe@8!2PNjSrZL-hmL+J+_nqYl8vdyUO*l5IS?q%d
zZgSi=-O+vQn;~Sb>C4*9Wi&b?q~oH+pD>`!#{(RM#6$$_hRtO(xYDeE+>d~xIkhTd
z?B&~J=XvBmHx=0v0w*h1QO^iN)JKO$FONRTeo0=hDf=aP5vJ^y+~V6|lKY;rUwaHt
z4r~vC%;Z6k68;9-2nE_m53~^qw2>ZYBRkMW`Vrblx9h=r`6)N>OlYHyd}1D6kVE>-
zVm~e8NvLMjvFl0|9BB*AMV}U%eihe@I(A*Q;8E{@+<N8TUSk`DnvZZ9vF+Pj0qHO6
zxx&<yTw@z`?7C99jwStFgQ~AL)fd`M*r;P~1e+@$*JV97o4S%4)J7e<t2S4lE*^Az
ztO`hfZPc;rvbm1Bb9i1)H0LM>KKlz?KAB4TOOv?*2Q1wVCMvmVydL=VBzFw23mol=
zOSi501GxSbAz6?&+_w-U|E0-X$C3Z?>R=ac<P8XRU2S{_)v)tT5ZGh8FfNL~hg_!F
z#l~^X@&fTKV8;;h5x7ov;nM-TyBmRB4lcp|nGw7W-<kcdESS>_&c{5ilS-!@VfNmC
zo;G-p*D}wW6!Tj4^6KSzxuq9*b$fC8-MXU!BH(7e2sp=xfLHn=;8TqV_<%10zSRhS
z-!vlN2aNr?5dm*8BH)*d2>3;afUBImeD5lVfU6wS-qKk6Z_9w|=d~WvVnm<ZA>K<+
z@IK<kycZz--Qvd1HpZ{r&oGJapn&+dt1tdN6`dO5jgEPz#JsW4|Nch$-)qZyd6;WE
z8uKoVK`QLE_(Mt#+$kjo4rM?Jd^Gv5ojmkN6ZU>Lsp(O6q-Oj5pE9BEzpGq0DB}Ki
zlK{_ISlVaioGF(SU$k`Eapvbek{+0c?h)m`zEJo`$K}6#hFrXxKdK&>cZZ|sfhT$k
z{{8j9ErPc?ys~TszdU(IPQKPNx&9S;V7AZC+5S@B8iwCR58M_xaeFqOIj9FdCr|_H
zO@0W0ZQ42dafX?igQDOg9*Qh|m@+sIbyF8yMK<IIEj%yat2rJ=)WOvikz{-fJu*7H
zb|k*<=&bl|Vo$NZ$aP>nd>KsgLj*ZRoGV@`E*Dped`ryyw}|(MTg3m>1^e5lEuI9a
zcdV%k?#Xy;zdlMgIxyrLFMp=ER5U*(gY?z(QSL^?SIRd!FQji#{4W%5bX|zwsdzJQ
zBz!)hvYt;B&!54j|9AO(<HvqC7Gos7Ipb$>lJD`DewG*)jXoIZR;M*V`KO2rly8}M
zrFgZ{uN7|-?+_m%(cUk`XGEh9Mtd(S-`nE5qM7Fw<-SsW50@j>WAwo&7o`v8iZL-?
z`A!%6h(;fb{DYP6h&nISzgYQKh&A<H8&v)_@n_2SsJKlu`e3y8yz;#+zD?p{@QLz$
zDSjgweK6ATJHIAhQxf~v%%h0@b(G(ogm30gME<^tH}fYV-srGUZX)B6ev#76Jc&qO
zBHzr9i1h2^Zy=Fw^i?Roi9XVQuJmn6|F!%b@~w{QOZo`)aN%RW8;LQot%%Ew$%oZ8
zL=%R*F0(ve#G3spwi7#wUBpwxxHw2O*GJUDkHf5If;dIISez}Ei&u!(h}VfXiW|h+
z#k<6xiVuog#mB{`#plFV#8<_4#XpPt#RFos_;)b_H#)9Yme@dSB60)`)AK}*fuMi7
zSRnQj2aD&6<HgD1#o}ynxwuliTD(@Q6cge-;{D=7;v?d(#HYm<M84H!zke^9-+zG5
z*SU<}BXSTBeZI;iU0x5tG?8xw=;w%y#pa^9-XooF4VcgBfz9th!0)B_0&$>to;X4r
zBXSfH>zN}i7MF>ai{}1-d~4)iFPi%U;uG>Yih=cQ5+4>H6@MeXB)%r{?FP%4`v>^G
z{Jo;Nk0Aa(<yVWYuES{}f7q1u@LO!M=6&UOI^aGkXYMyBf1dndA_roz-f7}2k+T^v
zez9ooKkzS?|3lH<f7Z#j_n*7v|4cOZBb2wlQ}Kl2&3y^+zmfl2@ps}IqSYDyS^mc&
z$BMC^e-}AgjD9__sd$3eR_q{hJQ?$!DVqBh{J8w{#9<;woH742ajCdmtPpP!?fvQw
z`89vff`isr-yg)9y5i3iZ|+yf_jma&Y?h0P=Dr2HvHa$uxqrc?u7LSZ5$!y{cK+W!
ziXSMRCyo-wiBrT2#rfhQ(fr;8>{as3{S9`7{Qs(s_&L>cw0VI4q;#t%-Yfr8k)xTo
z9jZl+5~QCkHWfLtiSg#X33ia5FWUKk&ywF;tf?a&t@sPX>EgxWB5|p>LOj~Mzw4EL
zt9Ykq=l|s}NA~*(k>ecc+j)N9k^i2!SNv48dSN@iuhk1@W7H$-v3lX=^4p3X#8bp>
zVlS~kJXahna;PQiohaJ*e3#4LDBda7)ctZaCd+>$9&aAr^oXC|&c|C<zMYTP>U(2~
zKUwS|o*|ws_7?|=MWUUL_X7ELKHlTa!+VwT+xd7a<liLTCf*_5FFqjFoQL<<insdS
z9r9lj-xU8O)|{93KNVjsQVhcF9Tsbgb;TxPuGmIAQMB{(c9n1E=RHflou7A*{9@7S
ze<#Yf`rqTt%ez|n*NAq0-dp8cz3)%uTfOgA`Bv}yYxysWJ4LJaeM|oP;)mh^@eA>I
z^Yn5AF}JUspSQjIPGVQFhj_NwM;s&$6-S6;#L41xk%N@k-b%6Nyu3FmeuH?2c(?d7
z@geas@k!Cn$NPf(_ryIShd;CZYLTO$>D&2rInbGYSJBR=+h0D1Ju}_Tmuu(8U9NZz
zaArESa3se$laGoV%1nQk$Pvx-_lX?XOuw$kvCH(^iX6gB|1^;!ndx63a<DS}%SDb^
zrhlWzq096i7dbka{%=JNQl|f&$g#@wBO-?*({C<vR5JZMk%N=zmxvsPOn;%same&n
zi522aB1a=L{XUW7j_E%ka)dGc9U{jP(|=#&SYrBLiY`8z(oYj{+xc&;>n+#k!Yjlz
z;`Jhj3UGb#YSQ^<>3)y+R`kEQ__sN>4>px~ZwvfCol`jY?K2*?&C(fvaS3+{j0d*%
z-(@$3&pZscMVj{>To1cEj?X3hEgHMnG`=SZ)>nx7n&3ELeavp_n*`gIf$8w~BqjwS
ztht~@zBsO54RDUx#pa_<HQ4Tq6Y&`s`PeSwZM!RB+cGenF?eAfqoKv7@jZ92zAC&J
z;=3f)hb|=Ry8*T>1JhZG`Zm(gV$;^b57rmyfolumSRXDS$@=brZOg!PnqgpQS%{Xu
z*tGwE8?0{^>f?T5eL?N-!|+)qAA!sIT#S^%zOxI{7@ibuzKt!9to?ma`2e%z#8Sr&
zBe<QpJckhM-){8JZa;n#WB11{*yzq&z$}Ha@234dfcidC8NzNCGO)Rv)iFGSBa-j`
zY`g3S`xe*?&i+<-$B8(**!rOTJ^gfF_G|tgSNq$eYmc5L=kezhzVl4e+7YzBYcZ$r
zt$ng8nyue<pc1-YH}+x^cTKb+tFjXF2#27Iy>mrwW!)1Z-Rf3{XSzMzgZSNX%-Gwe
zDraWh>WrC~ITcI?qhK1CIrHP4xs{>yD7|k*2#QcIYkl1Vp6jhm-%;44UbWkNWuG=x
zq2|>)vl33M`TFIWOBl-Hg63vE;hz1xeFe@5J6fOMprv{7des<YcY5d`e)rsOd0D;c
z3^QkIz3Ox`XKTIcG|kx>-gj--+4qX$&ldb{Q!n12+C6DCTRf?Hr?W3LTksi1F?`zh
zPz+}o#c(zh!?m$pHkXGgy_?^3-mc2u?DlLHuT{~!@{M@rnn<_Yo1Kc4P29@Jy3x)C
z=fx&<)~2t^fEG4f;jGV$537pI999(`7h3OhbPnt)$1KC1b7JnztKusL-4;))z&c0I
zjQ5Q9igzt&`PG%x<EkRL?GL&A+8uJ8fqO%t)`#kLTQq1qYUzaZtEv?@ZyeOf?G9!1
zYkw%iX?>`1w^_&&9_QDAJXt3lYTS71K{t|pFp?cb8?Wxf^qlJ>w`KP8)<@2G{lU!j
zp^j!A;j_J4dsK&7x@SF9?Q9Dj428hmE@m)(sG9Q#yWJkD<~+i#1N+jCce?98sQYH!
zv<=?p8PEx5gs-l03bxhFta9_esf*d7@iS2wpJ!xbR@HSftGv1CmCm{i{lb;*nPH<H
zZoZ*TWlr4N*W0VTp6cP|P!C6qdN^8<ZPdf(?8w@XYv&Wr=GMl1!kAZh=0>WAIj3-!
z9l4d6-)m0cOz4IO#i=>|_MF0R)^*R}dRzm|aOS~KrdwIr@8z9!jdFNcJQuSHfAC=x
z+Tch$D~|o<=H8aJcEX2QiS&2}%*Opo9LZU0s2+Z?Nwnhp1K)IWE4;XW9+iDD?q|7`
zOOC4wetHkTwV#X|n15{vyW?=`Mqh@<A0S?AuNq?LKN0CQ?+({<)9WLb=SDdEH^i^u
zypHEFA(VEKK}HGULj0c2J7+p$!f78eEAOOUZ&vMvGx(a<i=<u0dLtPv;Yk{dv~yU#
zE%JpMbj06KDN|#8XwIbBc`VHyH1lV{^djN@L^y+AcA#e$A_<XvMeK#m$l0_5Xeh1R
zsOao$!*?UIoo)C**y-WD=I@vIn_+(D6S`r3J>gw|!gkJKM%X!rWt%yNY5NlfZ%?P~
zWR!BHp&O>>ZA@0N)g=2>ByBV2aH@*O{3<eC{wk^F9KJ<YcXtT(S{8pc+8vOMzj0Kb
z#iv(yAS<|??i+LmG4(6DL$D#-!Av~|QJQm@spWK=pknttem}xaX7LLUcPQPuC>G`S
z9Bv^qccF_qAdhA07j)4TD1+%v#|<$002?Z1X8v4abPL@Qx_7}fy5Zr>%Xf3pFq<6_
zg4>U7t)zPk-Rz|MHr@J3w*}rGQAs?KtFw>}<_I><8*rlhy2W=}<BsU-h(~en@;yNG
zT6SnOOMcDN#oZlu40m^9e5j3{4Z|JF#7E&8UGq40?;<=N8C|pS9x)y!Og0`rl^Qv+
z@s?uqWb<I*7}m|~Nj^?ZJiq)9_T5OV!(WH}1&ui{UWSolv(~LZjEb}976iA8`>HLz
z+ZO-a7SF(AR*ubTi#Joz$65SLw=VWd9e#zypO>oB69#`*s!nGZy;+>CFl*gH{6Xt1
z{u06t1RQt#@lR8nzdB`#^W&%~{v#H*S#5Ey`)dfhSbT`f-;6fvehW)+-5;RAb$^=0
zZC2ZP7H8475Zs~eE4KI_Z1In6@xQaU&1#FY^DMfX#S2~jf~V<xT|73M&bOt(b?*ry
z$7WUM>#;bCa&gDF{NYYhe6TG(-WHz^gU?=evl$^VU$8eE#ip0LJm9WJriM`-aK3*J
ze5VmlMP46oN#-s$xt~XBEtA{#eaZ3mWUiGa*IUV4zVAzpKT77h!sPl(GMDc=4JM*#
ze&Ou*@8>302v601|9rn8pRyaT!5>~=x*{~8n7D~ACT`-3iJNxC3XU;p5ECOZIpZ+o
z!&KuiKunDJhq)=u=5*`2?Xv4<dD+dgho{$di`*QP4{17KGl{R)7C#qvHge#KE)$Rb
zY5zVm4*%a16Q?E_ZXDDVHwoy9o7x1N#Q_zuuPY8tJB(e&1!oQJ>WAx!`3)rG!yh>`
z@)4*jCV6Ku38uLI@bd*mv=g0-Swaj#R$oa>i+VTYA&QJyLd-Yj2!b^qE<EPP6$pF?
z{t7n++_SP0Q>>U6g#ckqKXM`ht0+#;nt^~83DzALtB=am(V}2SixRARgvnb(_`NF$
z_U_wa<3^@;X6|BE#D1`fai)sl#7tur60C+f*t%W(O}o}?Vs;YgHp#FQ>x{TCAAwdO
zK#oN4%;9b$sgz<Ck^_^VEFwA}Kqt36L8Fr&&(?bSCcCKyc?={MbtpnAou91D!ky3p
z0sDi98MByBHwTd8&=2&1n2eC_EQJcGwV9K7KKuy0E^U`0h91|8G2L1)h8|Z5#RF?L
zfNSQj!PwLqjOB`OEs&Yu9!JNBsm3fOv<d^zN3(DhHX?9?k@q3s7$LSIKufwbL4$X8
zIP()Up7EX11dW$`XHnuE82k{9;zX4(i-{a;1;n-my7*=`)}WDDv7#nGu5S{Z5R7`7
zMpr+cIK#%%=;J%#1dX`wq$g-_#2k(ZZXpg%z_uVb4#9K2>*ThnZE7|orEuIl<Z`nm
z3yCWb%;ur7%6BlEER5B@vphj#jqjv{bll?k2&ghb^2y26L!*!H%umo5<U6HihT9_F
zS(LaK#&rk~zwmydBQ0_->@N^JXW8Ne4K#o}X4>gYv-*e+97IQ*SC+?)Rylc~^Sy2p
z)26wm`3Fe}u>}FU>jw!M{y{Q-N#G!X<UVzf%)iVWB>PQGCB$c@cxhRJ1|PSfQey{r
zvB7R6*q4BIja}hpLn?6w0(6i+NYL=N-n=D&tv7FJVC&7h%xt}-esQ840o^Z4&{&Ot
zYT16FY1CYt{cE1NBKuw8o-hkHKQnVr+BohG?h4B3Np5=dK6Sj8@OU?$DV!2}lrl39
z(?+J%Vjh2fz4=M`<&o<xPSsn?dWV|UitUvksOdj)1%;^!3RwXMn&M3TE)|%kTxTS~
z!wr`j!e8H!scJ{E+Nq}6kw>bQ`;&JKD}ATk34t1E%(<FtZb9Ga_I8XrOAadJ6`C7_
zY>fb2cfWK@uS=T^;(Q`{7_*S@PdQ9kd@-E42&M>T(51Zy0qeXGxX+m5iOt3wM)=o7
zh}GYL^B#f}`!xN_<Vao{zcML{IMFXn|591POJxTH>F;Us(Hlo6!F{O|nmks_1hr;r
zVtO+WxUS^I2x;g(8ldSP&c%d(I2RKBb*+RbN5F~^{<SNhw?6}|^)ihcy**8SKEkFW
z*cY4&L&yOko>=%{5*p<Q5M<wLW+tX{H3A9|yd;^7H10*fMlR$u#k3okzL;r>o4_=B
zdm0`5c%CRcrl9?_hnA@d+tDmJ`0MZXF6J<rh`f~5liW1llGXD-<N<J)I6oheXCTya
z<}JJ49nf|_`{cz2QHvGD<AGO{TDY1hif*|dwOmm=Mz;7-wl2E7aH62Ci-!lVj<uXp
zTbI39BFff<3}z|E=H{gatG=;}#uo_qjS`~D#4j#O(D2XAQ9L*6Az&vHybYu1on<t5
zvYPprY4CPzQfRbBz!M|k-*7SU@-8^<`0>P72<FEGxHI}8pap_Qr0JaP@iKJgaRi80
ziN7I)oaKwjh^cM_!R{h@E^Fh!KIA4?TL|0AR#uKu{`13ddk_SkY_}klZPdZ#B=ehZ
znk{nbmX|MU)+)hBege-?!t%xGN?|MqfZ}8$I0h8^2HBb|aatwlvZIHWv)w<eDZ4Vs
zB6Dq1b{)9acp(kp=1sz&y^QoX!?IGFcN5Y#BLwb=Hj2d$&o;tFu@tulF7P#@f+bVg
zIK0^`b}QnXtr-<8X|o-+1#BU1TCQI}tZk!$_1HM<0bBAll;SIkz*^fVlw5Xrwq)N~
z>Mc_;xz;u+STYs2Jh=^7Y_}<zTx}Z_ENbHd-Q`j8g(*4AcFjfwOWL^Pk&!$IZK+W>
z0(fN%toH!8e1J%EN}bc%CulNPAjdek(@j*e-xtGOZK9G}VLn{H>XEj!T%23&&8e0w
z$V)JvODMfYYc!cFa3tiSG^)Z9Hh=ktA2aO2Eoe_9ZWFr<LLqjZZ*;f<c46=N9KtnV
zx9u_+HXkGyH#-n-d)P!>v-!zjKUgN@j7AUsS7IHMSkIYTI$_>v(4=9@{4>SXxiN2Q
z%*)NAxVq)^t2&L#A2P&SG{|eP^5RZyJ9$~LOZ!5(+;?0mVbnM#H1!qN^`N+pM*h&H
zYosr}R9u~9W?cTdbWm<rxGS?p;XBS%3-e%0hkfnBUT{7$I_y7}mU`XRcsY6AVJhne
zu@<cd3~kZ1bAIQ1Z(Z3a?{7{d55nr$y3VaJtMa+$m|2x;P4_N{d2M3DFtKu;omlyY
zWxZOq^rF4IJy2Me_DU(MYp?MhK}{RofT}tSRrOp*P`fz%+toRm!Wwf}_nc6ABz?6c
z(m{#t{}j12H`%1pDKoliQdK(^$Ujt_e^)j2ywk8JjTV`^^#3zG_4kweCod|KrcBAF
z47&^eV1G`T(#@O^+`V1?)q?9NZV5-5f0?(6qv)+?c<cWC_0~;-_dVQ-Io9mv<ZU>0
zYi728h2EO&=ddxe)VGG=chOt(gBza~xL>HZ?iQ$l^%m6dk9euTUF}FpYh6c<sIgv+
zda1F_L*xI5#+siYsZBghJX`E5^7)JDeCQ&_i5H2p#mmH%;*Z3e#9PFB#D~Nu#23V!
z;x6$|;vR9I_*c>60}}exTpT7E%^u>fmw$)&6B1vd{ZxFA%+y@V$p35kMso+BkL^r1
zT08jf%m0Xk|C#*1$~Rg&<WJ}08`6!&4t_)V9R9%ijK&V>dGd|64*ps4`zSvjIhlW$
z{IT*U%ID)H(-(_BQ2ck*THmMq{QjQxJSDy&{!Zy{%ik{^RQw_N{7#?c`DH%Wn~%5j
z`Fu`x7mfA}K3`cfel&^wae-*GZiwe=9;TOxd~MBqt3+Na=<|FdH<8G1=3WM$l>fBS
zpA-KmnmL$J4wFroa$kr>vxf2^T!L6{y4XlGb1);m6Mf|CCiW70D_?(cxHww8h(x*h
zqM1Vze!0@G5U&@_9L#9%UgbAhHROLxe$6>Df2VSP6hBlxGxsveRm-nA7iK-Q!S!uK
z;>OdSM1G@91AEFpOX)_FhI~czvA-`+`egaD<S!r*E)~m3<iCbQy=G2J`2W>8m_KHH
z=+9@W|L>|l#4n&xznPO6?b*30yD=Vl&R2S|Xf$ESKS@3=GbSH4n<1Jo<Tah;c^@Oq
z$4aoB{Ei|X8caHeD=}YO93=7sH{<yNfHc=vaH9N+#o6LQafw(iULjs1@;evSce{9(
zxJleBJ}UlF+%7&Vz9POVz9sG!KNQV%8SU|{Fx&lFOyhMCel4-S*jQ{KwiY{zCyN}#
z#PS>+MGg{&iX+4^BFAAf-!yTiI9DteuMk&@Ys8J>o#G~uubEiyqv9{cr^V;Q--^Ez
z-w@vs&G0zXvroRcf55kz?Y}GD+(!`4fmv+V+&{n*<hK$zQj6)QioL`F@mz7RSS*ed
z`Ran@`MQEMuN^?XZlPZ;ULmd%ZxnA8Zx??e+PRv|eFgPwRs63+^P3)se?h*v-@yO9
z{MW_Z;s@dvVwH%8L(|W&m?hQ`&3y><=E`p;b`-mcJ;ZawzM^@5i}FL|4;SryYoh$A
z;w9o7(cH&SeyRKw;+5jH;yQ7?c&m7~c%S&N_^7x|d`5gxw3_Wd$hVs9_vL>m9uUp_
z5B)qO{~NL9Z;aIE{R8<Li!DX|;wa<IeG$x)UsKCnbIxh2;kNfljxA(87mMaT34f9N
zGVyY8wYWxHFWxHNE#4>A)OtUm_@~4dL=H$}KYlO1F4ok7f2w$^2{-pwl(U-fbl9vX
zQ{-St`Yl8|w{%DO`J(wv6WHc{3-(t0AkqA`32ZyJ^jO7D6=#TZM0+2$b4#21Fw*SY
z(&l~)f1UE*C~`C>`}-4dv$#ckLVQYmL3~C0qxh!yfyjYutoJYC=c1ik8egoL^b9de
zG{2>Syymx5z!MbTO01~`=YUhTGe9g9OT?OUO4rna&r`mI;txct3120Dwa5{zY;U7z
zHQ<}%KP)~fJ}GV&pBL?1(;O1Z`rZ{k7C#Zc5Ua%FX~j9Fmi4t3JBfMXsp9Ekf!I&9
z8u9bxj}XU*lf-EvhwZYxC1TAvrf*dI2Jv?BF7c=0gW@m6Uy09(FNho&%=X?9YtAwK
zrQ*L5U5tfb{xmTv=7>$j6U2_9)u7wCrF$yg&Mn<ne$6?iM=E}-I9<G0oF^_6%f&0i
zYsBls4WiYc-zEPi;ug_r(4Uq6g7~Uv=azm~{-4GD;sNom;vtd0=f>@qF4okZb7(fx
z+lyVqqs=irK<Rd_>EZH6i_^u6#d)IDoZGpjS1SHmah+IGYks%l?-L&se=a^QZWB4S
zoa^&@@omx0E&Z|lPecwrXMTRxAvye<Y%W?2d7k{U#NJ||Xy=NaBL6~hk+@X+k@#cr
z7ICA<@$PK@m*O+xZ^Yk<zZ2gQcZ(m2`^3-0FU4;}52NMTPE^bhn~EohZN(0vojdwe
z`MpFtm-ImS=ZPiaD3K%h+3qZ{R9q~Ui&u!(h}VfXiIw6V;@u)O0j&Qq@hQ>HO<hyF
z{)y5LiW&F-$?{oZJ+YD4PV6Y2BlZ<XiQ`1-5Ln-G@hb6Zv8J}2(gfzePozSD{u3gF
z3iNl1)FROTK%^vr{$E8Z6X<7&c5dqy^6lK#UF1`W!2JEinsZ!R4g3<NQ+vStKNcx3
zpubV1%7FgEBE<&u?OfN?6VSJFT~k&--_CVSbpd^=fv13genXKu0{R_9$_eQA5~&!V
zf4)fJ0R71#^#k-5iIfV^zgeVIfd2jBBjRHs#R5!!S)?q0{%(;10Q#Sc9O_R$UF1-I
z`c1{QVh0hA4gamR{?qk&8Lz;df3}ui@7@2KtN3xR!M4F>;v=<Lx{DV0C~cNj_{)6w
z=x3Ii`IyG#L<HRakDD(ad1|)H_qBGxM<=s%#$VhfodV<GU1uBryO_rCnTLVxosVGq
z0Mprly7;_q7n?R15yASlqP{|$1FVnPZGB^5+cGen9=Lb$eUV+PISUciW*YAar{Vmu
zi%q)-5y5sN9dVxGMIqZ|ylr<GY+DAV^LjJKiP6wv(>SsxSl>sdr?v~akgV@I*tQI-
zs78IOXlSu%*T4_fSB3ic9+3URWiVOa?XYbbn9d3uKztu$7n^n~B7*hZdxpQCSRXf!
zUEiO=W*Ht2Ts}VmpFaY}0n-?^iZ)-vR!7$H|62I~vs{6E1+odY%jGGAVE;Cwf7l&n
zefbTa?H}K5qC0Z|vpj?PuxXNuE2}OT=(e*B^}UzOmD*;^AJ|-G0PjRZ@?EiQm;GSh
zg7r;ogKwA-XBXS<DP2zM+U@)3_)pEx|E@aztsFXxk3aso-oa^#;ms$1eBk^WHoFJE
z>6sl*!(7VC)-;L7*5_38?KiMrtHk;~&S&jbZthd?+29o&<K5y7<2kow#+$}-DxkOT
z*Sa#=Z>r<%3uj*gwSTmt#g3mr)l5Ztx9Z4CZcpm%Z%54SRXN+bRcF6+dsQ|V1*2dl
zn7Qraoze9_+xJv<2<q(|Dz?2yMaGWogQ4uM)uHC@nR!*A6QI10^@*Pz|K_h>f77$+
zguORr=j{k%#_+U*Io=ulZtm0bS2y(O{42MO)8@&8p*q+9%4y>r!0$Mo<Q&+58N<`O
z4H*RoZZI>3r%^56>WaAArT)itoooBEhap(#bLfkm6XWOaeI<KtzlHr89q`g??O55O
zTl`ehi`G@4mel{poe6ty4%gptIci*GegWXhWBvj_6U+zh?I?1bR_y!vdk5Ca*jLM|
zSJ9$!aKE}0G5ktGef$={{_?sTqLq=ZZ#tRl>TSrbh;+?Z7un#RQD<H24ZmwryP|$&
zt%{8G(Oa|PU8*CUyHuy=hSo*m-KxWncdHI<a!z&*G+7bp=CpEJr{9np&#Gu$xhj5l
z9Al)R(_b5pVy|V#8^=e*IcN6EABXF?>#5>@qRQE(`g(0Yw7UNjRgs+ShsuBS)S;CZ
zo?V@j`}Co!fAsRlq5f}w9DW>m3$`D+`f+!|Glwp}uxoX=^V5e`JpMLPQQw76A1d#E
zc6IhlxAKKUEBoW8p4UdYVgKg36`@L$z7Tm(yHoJ=p_M<{W@?W{w;#IV@fQxQKuejM
zo;p;Hy27mMan#Ga`A;3X{731~`KMRhvooV|ay<Ly(KtH0Z}a*^ZjPLp^KhM;Lmk4e
zfBm6@BR6OLqkA?T3`O6ritX-I9jf!>K{xy1YG<=|Fyw(7Up!QP;ltIT%`c#z4_Alj
z{|I)yk9K~Zm3dp%&Ch4`-Ft3d&i38DD$*+*$3(`O-C3Cx=kMLsy;fzx-u?ys_73dl
zp4oeEpWd9qob#ExpVx8QSEWbWSA~bPuL|YX!tW8B{6PK6x*Ohfn)R!T{n)Huy>&4j
z(dp;x$f<n0s^6Lk5geD<t?_FFKa9Ry<?QzMMI+B*tp=3e^l<CS$icAFEAF&zdV<rY
zOLcgh+bbV?n7^2j&%KP)7Y|*Dl=N{gfS>G)?29_{;?6CdAKYB+IGn+J+o2V0Ud?jP
zjvNd{`t0r7C-ixpP)Gc7#cy%`G&H|L(0Y9VT5#ID{~?bS93S}oiB;QH#n<AO2kdb&
z^h2B_A^*2Cx>iSq@V7G{$-!2^uXYUSTAe)vzuEyt!6=vsW)Asy=fvawI>Ev{_*H}a
zUwmlZ_nJ#l*u5V#a&vy^zQ#nR{)8eKb8&GEg)`O=ZaN29V!H720dEQ}r=gC8$c@>{
zFEYq@kO{q+aE^%yr?p|sMyB?@jDN!!dl}Oie?p^w%$P{pi)h;ZOu;Uu#`+_{+hH<}
zr^#>Fy?ov@Fy01#dag7j!`Bnxj0J=nc@eoVi#bK@p>TLBGN!qwAt}7T<yT(mm&0~4
z1|zvF<8u66p7A%7_(4V&*vm48An~#cekZ=viLll1W$s=e5~qEo`Hh3f{U{K=&iwX3
zt*{vf;`Tt4yTUb1Ag5ERTcTS6BkR{_*j?$y0oIen@3t_V@`JE9(dW>5_X?BlA}NdC
z@wiu-^kMXSBa?fTNncBU1OB)_H0cl0-_881jK7oqPtkw(M<)M4`m31#YU5vqtWo|B
zvioD>SJFrIj(e@~d4G)Zcj4XZj9-NQNBJFzyT+xwgRkSGx2635z++zYKT>{uJnu#C
zP5Bk{Po%%r)R%+TfYHwM*BO5?{MvIDJ8p$>_ZoMJ<6dvvUU&-4#t#zQVAhSlM&MgB
z5FdS#YvKERnG}77y}r@x0=}$?ny0>-Oi8}1!H*8)JMPUcci132&B4d)>b`%A@w+C|
z-}e1v`U%)X_$dOUuQ%m~`99KppC9tg^XX++v*=yySY_yLY}LOYA$kEj=KGvw!KuUN
zlG~FxZ!<ah`8~(v^nIx6k&E9h`Ssmma`98WU!U*yGxd!^PX1=SpYv9eb7HbS-*@UP
zMy}@EeWrh}n_LT$_4)o)tgr57{NaIn20}dw)$6&#LYKlU3Zatvd}N<&lAu#ZWcp&K
zTeB{0p~rFEX6Ob(__C~quA7TBXZXh_y$-uskg-#b%_*VNJ2+l;E_P0aG0@paP{>}Z
z4z%tAkuNjPJtyjAv)GBzf%WUU_1uE=oBBjqM^+l@V9LPyAs(FHo`JeH+(;@lJLO`(
zaq?<bk&`Netz{+TOsN;pme;ol*f57_%Nqt_uzk2-i{dHP*OsGWwA+$<u{j|juQJA`
zaF{^yB4ZMeDY-O&1qBC@Z_MEYA37noA$V9pia>0`uJI-0w0?sCX$&zNHTwy)*iJw*
zgMvnqhx!`9?1}*G4dGW^Of=&;;EYJsJE8$<8DeT0k*ahAvL+Wk5~F8?U(@hlCyNrP
z%8G)WEJ~#6!&6>r!KX6RXQsCH>nlvvP{=a;t`pme;5tH_HXv0RvS72V*BUB4m~7L-
zc3+@8YDq0B9|@%6x|LcMVH=@Llw54KS201g52BNuWtIWx%6J5$x1w>C-?u_?7Xk!b
z#0LnTvv_%e#vVVO%~$y*_kq>~7pByrp5_F4nqyO$ahcyG!{vTY3H5Y{-K^-T>7_b1
zg!DTxI@O8Mflk;qj12D~cu@WjUmCNp5!#5E<_hxx4n@K48V_9Jn~&gFebOAZ#kLQq
zfd>bl8?f(*-3U-nhY~bC^5cmEHl9Y6?}QUH_(Xsb=?NOJSQFRfMt>_38xcHb?(zf;
zj)g<Vh$sE{Wr=MtI7R^R#BcogP$IP<MsY*5KtL9r7$v?*j6pD>ZyMu$XIX*<ue(TD
zo}j_+?%^y7oB$)yVY9Tr-#7yHNe;;~4YOSnQxPDFPEXL7;XBz08gqRoY9y?SeJ3-q
z8pZ|$6esR9@ynMbXx!~P%abQ3+q35*ZKRup#|q^=nGU}>^B4Nvv5C{25f$N)72$rc
zIsVf6v}YjTsK2?4#zTQbyYFr0-yki7t!#a}!-5TR&uun&iYmgz72z$gUk&)&IovD3
zGPbivTY*f|r;>{B@QUy)$v*mis*k?UKE_OYzR%P0`?golv^T0EJh~!W0()-2FNf`K
zBR@UWzVEYrUOmzs-~UJ2=T0&^gpDslNO#6ogvSL}-uF|D532}cd$aL$)41;+t8reh
z{foeGUIe)9aR=h2@=uuI1g9^6I)7<`M!xUNPtfS;JEaL41-`Q=!IO-KX5e1Nc6fN>
zw!^0yUC?rPU~-@qRLQH$(tGA6=uAYw*)}&pgL~RfEkG*PiiaDI_iZ3gcHA9_mk`WE
z%=R!!or^_07bhZ^Go6NiF5*`-Qs?4=(!jZhGo78i4<R5X<T`9aci1|&@keNqHV<a5
zZtyH*>jMzd@EamfeADzV48;V;LgHdX_$NQa?QC!z0(92{sJo`^Ukr+gjR@#}S%Ss`
z2)I=83jPQJHRx!B=9eaAJohD^45Ut{8AHH>0?{79)J20AeAGpBM@U1DP!~=AHc-Ob
zz+|PMUo@v9V8amHlPrUj)KN2@M-3;xz|JB3BLf2V)aAFN1o0#MEQEiF4QSkXD=bIA
z_K5KJ0cc;1fW8tsf=bA3*cmueHkEO&d~F>X`~ZZbXOmI9)8XiB)IjiHGNoutMKCR4
zJ!ta{Jhm3`8iMC6DofD#z>iPeTt?Wl%T$G}Zx$XJ%!8e5qqd`?drbd_6Fl-!WNR4>
z9^`N~meJUVfIe?DeWr6a0{TqwnqxBZoPW&37ZOkU@%NU|@HYo0pXcV_jTt5GEu+ED
z`?$Ffe>3sR-2^Yy{O$s}Rbndwexk)qaJ{n4{uxei=bHZ7_2DP})~1rRYsz?u8i#=W
zO=yR#F*`)tc}>|y)VK}7b;brZ+L|(3<723CKLR$||6%V<0IR6(_WzlCFUidUB&=b-
zETSR=!lnXhfDje|LlPDt1p<UcSweDI1SE(XF0}}#Y~`Z0YAbcum(~r}qM`-cs<moy
zsVGqEZV)T~=Q;D7dxrpmZU24!z3)44@;TqL&zUo4=FXh&d<pI=Z`1FHXB*3GxL;-p
zf^7=m%Q&`x$B>KNi3*5?ra=YlQz`=>6X6xRG-{iG#5O+<(Pbv(SZ3m0;KMbx7vW9h
z8Ef+dkf@7ESV*uVFpkV*M*kgN6yaSj7}cja_leg;%#Z|o1@_K47nqGY7Q;=>B7$A&
z722~o{aZ}b2qIBvujaNS-?Uo?1vfJF6xp(QTJZ9n>U@!O>N#JX+WxD=*G=*e&clVn
zXp?u32gOHn1VJ6(P(r9?3Ayp)#kPdq2znpRH<R+T;_U!R2-Ga0Ir5>2*l={UMH60g
zemls^D;#&vZXt#7Ebjt$23#LFyJf-O9FFg2+QTsocg}8%<DM~&d&fAIVK>|6*AT{C
z@^Ak38T}OJ3=F03t=>GjS4nxroM{!Mvm!7#SymZ2W#Jh;Pc4}?dtM|uXU@#Z2o$9v
zWwR!gO_@?QrKCr8_ej?+IX&lgD?xat*>h%>bt)^JG^1q3?8!6dO(`pxRXTb4jM-(*
zzq#1Tiz*#Y330Gj5p)V*By;kd+4CoqmsUh)l+K)BUNGnMfZ7-OVZxNMsipH~Mkhos
zDle<dp3cKNp)xuJDz^~OmCQb?G&&uUInXrch1urnpgSg5Z%A-9RF@<Ao7N|oHYSJ4
zzp2s7PaD_y+;fAAh6FRFE;z02X~Ei&alzC`pl!oo?f1qppl+W>gSEE=Ye&cS4K@r<
z4KB#;+^Kcj&RxS-1XKG2=Vx~gra(10yGzGlYBo(u_Y78M2Ww|{4bF)KGqX<%E@W)?
zu02l<&dqMuwQtL=J&~zn&#u9F+4!?CyC+=7;DjN;?B&7QeVU#0!f83@cItwEoskcX
zKBvX?or4=;Yx-R$;(7k+L^^ivjQ_z62>uMeXi~#{u0}EK&K+@DS5}|W2m8@A2+ilB
zNU&Rk1r<#Vo)Kvu9NMQta3zdMrw>88-kpN~RTWKGl5UmIc@ADvm5nppmEQA-DU2TV
z;Faf9MxD7iJ)lL~w{X~mVSS4SO(+^XeBj8TeGAP|tBjUL=T&}()^sA<$o~BY6csuD
zyVa;M<a>5UZ%&<2Q5hXPdrH|tzY=w2#pJ$2%Vs-MXU-{&I+JEz*nf5uO1cR3y3O<*
zig5b(Dj7H<I%wXc67+AU$~jY`3rZ`>CiEXxG`MI&kL<jng4tyYN{m<np`@T<&IM(Y
zqm?BC`}a2m_H$;H&8jSmdgZc6qb_aQcC3^6|0hLiPc46L&u-|J%IR||qLH}5Hru5U
zHhFq!g#)=;S0n>-dV;g(%_^7!q0-xp!}28t-r%tVCJY-~gu&Z?&~fZn$1@G@JACkP
zy#JhFtBl9=EgU#<*nr{169yC(o>%ClFpY_)C>~H$JR!gD;GrW62P96Lp#z2w#M$HJ
z`avmUW2#MuJC;5+uWd)w$L?EaVer!*zCJeZClZ_QMgoEV3H@uBZ1|V-uiGF$E~4gf
zBK5C(!*4e}^x;oSyP1bT$2xy;G4|_VA35Qh8T|-b*IQ6{DxSDcM<b|@odh`$_Qnj~
zvT*GP*-&gk;?2QHBnDPTg?AHsiG4->Qf7YMppv|^CMSq9#kt~A@ltW6xKX@a<d0*P
zWAw1W=OynFUlWZUHsarxTrGYphOpl(CsoW4`4gMr&BeB2XR)_v^!bo(EM>gJ<Iic5
zzoWUvoR33T&H~Bi5in$aZkzGfD*h(P8ztW^d5dJDzlZdXNH%(VkatLaRq5Z5Z1nXI
zzhClKivLD(GH$|He>#cw7+b24n@c`f@f{_fF1e57fs%(xHhOu;&mS->Z<^v~N?ss&
ziR3FK-zXXz+Q|Q?<R_JmpZjM!UzYr)<aZ?hP4Yj)+PL9l`W9j*@howeSV&?Vk0a6E
zsR}oGaFFLqUZQkH?+xKA6@CK=`4+|BDfuDAKP>rK$$Wst`u?bJ{>ETCjSW(i^Qq#E
z9vkE&Ol6EuBOx0-ZphYFwzV-jTJhsVV@nk2jlMR>jpGr~hB##nIhQazOEkaBAfF`p
zR53^VXZ3)mDgT9Hg*abaCSE39BXVsZ+qX{Snmx)}#Cyd55+4?y6rUAe6wSPV{AOMN
z-%$9w;vVrM@l%lt30Q9}F<mtC1i~9jHs5i8e3E3V56lN|%->x+TkI!}5J!q7;zV(p
z$Tu}Cr$U@BUMyZBUN7Dt{#3kKyjOfsd{lfw+$H`|d{cZ|{6zdh{D)}ue#1Nu(M~h3
zfDI&Pi4n1#*h#edz-LN6OXOp6mN!ToA&wNye1rIjlFhsW+1hUALJj7x63x5=`5MVw
zxWV|Cc)Q5ODGWEylR!R^qs%98q?w<<=OtS`;8!HSF1{`PRopLrEb<33%j5G6GEKC4
zz<j*Ja4rTQTZ>j7n9oBP&gUKE>0)oOpO`P2`48!=&E_!*FA>Yc8DhB@6)zSq5w8}n
z6K@hXh-Q97eYZ*em3XiC8}Tvm8Sy!h&yl!auZVAoZ;O1Z&v-tLCBG04h@AKs9um!b
z3c0T2EYZ%ZCrLh4>?-yY&k_5JT-d|%`H-9B%SDp!6-hG>gR>;h7Z-_EANWeiRv&nc
zWUCK+vt;u<4V1S<@`K{9#V5sQ#h1jF#dpN_#V^IL#hQA*=DQlG&+7lSg`fL%ve->L
zUF<Io6pKWw?>kNMh2jEnu~<{DmkXm<-|gami4Tjv6<-iv6|LUx9?AQ}uf&5Q7h19W
z#^TB1Y2xW(Z*ib_t~gq>`nc01UnnjR7mHlT#rkd%Zx`<r9}u^SPm9~dKZvi1?};CX
zHT7z_P>l685Us7{R+8I`R-ZOUvel<OTXH|KrXKAWg<IRpR)2Pe!nrVw^)C@G6|WS3
zBCZxUi`GVSO+DJj6#t}X^=Ds_{73OmB3Ht({*S~j!~-IK>o7h^tSi<RYua$GsYlDD
zb<CeD4iblo#o`!|OYWF{rno>{EG`$X5PvN4+vm(zQ*ZW{3cpKyQ2e#{q-gbLUzEH{
zd_&wV?h*HiUy5IgF783uj#^?Jv7XpOY$2W^b`-mbr;Gi>d~ujKLM#y{iqpgk#R_r0
zSS4O6UM*UE+8ZQWeOjwOdzZq0BR(ctTg}f&uBk`+mcri=_lbWOzY*~=#PnOTm?kz5
zv&44dDPm`_o7hLp6$gsviiP4RkxMvvye<^2zOA*@e7VA{{_QHsH;OUwXW~8L1EST(
zeO$8D$K4^>>f^pDdAInU_&4zr@oVv0u@-(avHdAxJ+YB!^>JHE?jTxQ&sHDzOoemF
zD$5%#juyv>lf<dw9I;YdB3gaiD<xZfTrPoS`J2Vt#XH5CHlrU?_><yu;)^1e(6YR@
z#Sg^&;%DMl;<qB7%`ji8SV!a%T!yz6PZ2wcHEmFzt?+&#m+UhCNYU!^PLw=TEEgAu
zi^VI&YsBN}`QEE^4~kES&xkw3o#GqfZjmd8*<P#v%iq$JlSHfU+eWh0_w6B>D}$MS
zkjVAGl&6SX`Ad0$$d$j8uNHAxb^^H8*x%a_O+0S53^A=5qM3#@e~(8L-cCG4>?ocg
z_7QW%JaLdXR2(Cgh!e#r;&gGQxKLaoE)y>k&GR|z?;6Pi^m`DG5*_OF+Wm2|D=(TA
zEu92LD?CoOzG&IPsFOXVG+OFpPpZW0$BMF<*$m7+*27LO$&|85^QPe${?s|hZTzK^
zCRLQp_s7nhGubbeR+P@3R;DVvJV%Di<ZD%xh&DReljqEuRfe|}K8@O`c#VrhcrB1!
z8jV)Wm^3enVo!W)hNS2!^SqV0y7P~3!_PyrwZ>nj!_OJB)lA1YZYRTWEFCXh7o@3K
zumAma2=UxFzHsSsa^bj5M?*M<sUyiWbgYlhb!{8qHQ)Q=YAL(fxbqO;FK;2r<2!ej
z$8*G%$LGQ}54=tzWQzC#te4M=t)J<r1A7b3IlI}oSqSjgJLn|GS%z`RdKqr(T?W6+
z1F!QM5=7|HX5)As_{-al17iCHQ*XSy)$rRqETS6aZKg+?jpK7Je|fK=yxj<6`?x!{
zeLsia=7HB)ixZ2_FzjaIZbpE=ysda}$K%BEu-ozS?uDOuI3BpQ#en3ux$MR`x<^Et
z?sY7PonsRzj_ID0-$o6^i;-L_fObec1HZq0+t5DSfAy7)?R^Cf%_#@Wb}h;~5#83E
zDDQon31r*2k-qM7wxhfP1af|=2gmlY9c-Jg8=S1xp8ht1&1TDkZflR6NMbv#jq2{*
zPVZ`xAKylGAMYeTLbvtDMz^(geki~3rmXy|bzx|>&dq9KG+Q6I<PK=I{`ivC`KQ7D
zZuqCE`C(XR4#2u^Rz9pPe|*a&O*f>r3U^y|Ahg>(<CcU4>HVt?B=3e69GC>AgSEia
z{U7dXx*@baEC1$w%Ux&Rlfm%%de8uMRweCR(KPdbd+H_Dl5||3m3FJcv|F8?m6yCP
zVYj-JcB}UvX197j>{jn*t*~1Srh~OW)*9M(E$mkBpxx?PDLYG#uv<OAr?=YP=&iQ>
z9(t?E`|^XSs~c_TmY1?R3p%T5=$pHirK}Ha2tj8xuqt(Z5_DEq<vY+>O<vU$I;*u{
z0o+|3T349g>p*x(FSNJUfzXa#2Ljj9YV{k->gP9Ie@%Y48#D`(TI2^;J8iS_o9C~~
z?+N|Zhd*)CdP2t)T8Ooh4+hrtIFPX<aIj7u^fHqI2h*Lv!Em>p2huyjel+6h?5AyM
z7oR9{4<;i#wRyV9lfEN-Fp!7*NMEO0*rZLpHW`+%-Gg<IHoe>SU4{8c>uSM*wPP$;
zC&w*VI|&QcyJf+;9J$uPg7t2e01MXTsNI3T+lRXX>;9ZctIuw=+b69>aQ%6EKWq|M
z{a&WKVOwU(XUQpU?^XG<Y)xC%Zgps*TOAzgRtM5uXpGLjJ7q)K`X>4AzU9G`)u|ik
zdlG$}MZMAV-aEq^Qr3A|qfIwln+Lto@HNmEJ!La(SKod=Mknl6pOv2ljZx@|c686`
z4lC=_6zzT>&^&~=q=SKOT@EC5biu#vI=0<vTC3(hq*c4U-yN`PmlLUN^hK#%8{QCo
ze*}(K@BFv-Tm{S3VQ3VmLaV#!rr`CZ(7z1_TSKSRJ+p0fxMSPuq>i4ZXgd6<9Y5Rk
z>ibPMEH-+df81l9*O?h1<X#G<^TpaP;3k^D#GgQKOgjN<m->7Nu>NeGYEQvD6R>uv
z`yxj$ki4FWxjrpm?NWb+GN~@+1gu?Ze%cszsW%`3cB#uCS%uF~^5x8r&lEVp2B$L5
z6HFWFNAIuc_3TpfC0x+jrRJR;>{6dgxZwvF6%KtvghDG&M=h7rk=6Sg2fvd%6fLYu
zz6^htCiBVm#mRg=y(GCEA{Qsmh97#LJ(*2<pFNQ%w9M1{<fSNdxqBNB&ZPfpqg?3e
zfTo0cq0Us7>+{@A2~AMGcjM;H#Y~;Xw;OH@c3Pzgx{UH>qe^-+5~Z1yxHp^leUw+B
zdiNF+&lk7+h>_#|%)~FId;#;{YU0_gY0okJ&yD;r<-6FL+uSkm|C#bc{BdtL@?<16
zO26(ejeIF(6z@pp1A1e{`A(zwxe?7z&tP#|O!a+gL2j6k?}bcN&0m?ysjBJu_#89+
zI#%n+f5lBxdNHf<<X_-7hEV{$%M{DUPsW(_-KJ4bKullHTJA9lq5N7}dMqL5;j)*0
zYeL>Y`4<WKQ_B1_s(Y_d3>}QSt#tOBd!MPU1hS_XdcWCAel^Qe4E5wZBU3Tdllc`Z
z*sF%(rzii4vQZ3uz~q0$lM(O9ZPBB3r=$MaaBI=7jCrj5*#K{2G78x+&u`W%I8P!)
zx=HbrNihuB(@iQ*=8sh;lb3$3<n~fNZBi~rj8~o~JDI%k;R<Ol)iWm54e?Z->|_o?
zDk@2MsScS`cf@P;<cC>ny<72zW0)^)>r*MTzEKLT?<s{g7=-=ew?YxhsDx4|)Ifu1
zEFF|W8@Vpu?9&}XDf9%47yrPNLaAPQq*|y|7OiL1K$)bzPd~JQjld!mpEf9!Px14?
z7lN+hhR(&E;F0>FXR~*mi(hl-F|W;_A4+oSF%c%a{_vg=OU{XG<1HpQQ(|>B!JMA%
zCw)WUumqpDIvznE3-{TSLPn>7R|vtuhxOisS9B5KX@QJPlsoc@cu6A>AK$vdhjrP6
zm%W&<Eh~&AN-*X)ZOaN{iIx?{3xkJe3{({eue^dp2?fl<w}9vsf;$G48J-yNjj0i4
zTA=uN96gE;k&5Thif@V!`{FT?CAMOm4k$mJT;}-;Heqt$`h4^Q;b~QjCEkKV>H;zw
zH9`Y`=m}>m7}L|s3ulEx;8-}x)gwsGE4bRpb34ANof*D%^0$TA*m3L>6qP}af-{;+
z^l)_)go+qFlRP0Bqvrxom>*jX&(Gj+95`1j^L8`iKJaBYsIn}K(bE!p1))6V+tm!d
zO^%qh7ZUB@p!pSuas2T3u~8`7Z0qs&0XS%a5|0^g0kH$lG?|{Ao=_2^=QU4=#^~AY
z3G<EB*>50VWDs0Jfz}i4jkkc8{DGdgBbwbE4u^~P481%r!4&|evGf#p;lvmlPR~S7
z2pQ$FDV_iYO?c+Rp->)dzJtfnBff+)CX49_pa*a+66`31FY#Go8(~!lj2>EzQ83eF
zjoaHcy;Fg(`KFx8B{6yydBV~dJxe_yVX>HlfoB`6Ackbek|IX}g2D>A4&o{kG#4Lt
zFlI6-uJwWf3gS`PZh|VT0ZfWKL@3J|z~sTe4kIXT0Fz>p7gW;#CI_xJ2#Rg-I2;$p
zY{3vN@(lv$6D9@$OcH;p$~f7n5_E7?jJ0tw4Z`gx^v#E?G~cwckfXg1I*ntLz0Z@6
z{zNWzm)UyZFS`?3HG`;JM*na)3_!v=m!Ool9Ks4XlMbq3^s|F8P7*`DgnRq62^~S~
zhQknW%^q<omc?0my-_}rL!0{~Z996skzUM^&Lu$7siT)Gflwi_ED^)K^9EHhF&hpS
z7Q!1isNe3m-AmMOHqL&$Q$@H@t)qVu9L_m{m7w2>$*E@eLxGN-6>xEFIto-tLneZg
z2=v3YRME2y&J>O=qkktHY+w_opn*1ue$Jn@*^X{a7dw$Qi(zfuo;fxd=Th#iDc<hG
z8Z?em8upp^jq#2nym@W08{<sT#ne24;H1IJI?0*C*jJ^8a|a{HTsT}$32$<Mc~wpW
zpL*d$9n%zqvt8ri&;&wF+*)OuXa^bMIlegfa0&!t^zfvGknEesE0TQkcttHU_EsSo
zvJ*Uk&8VVhGaSP00frX=W;@nNVB?pehuC2>OH7_(cI<ril{c%N&n{Wyh1$80iP;ND
zW^ap9fexNGah@f#$ZA&c5~{%&`w?q3<rX&uyo!qx6&JJOrCtJi$XW5RTK<YDw%{Eg
z$>cIdw7p^r62%s<*yUb=6Djs}Q*04iOO103??h{h62%s=*bBS_M=O>S5wGr;QS1)z
z4nQ{`hNHZi2zD7xxuGP_G@NDkR3&w99;3h?<6c0w=CMr>sK$sxPW&bwhr|?k$XF8T
z-J6VKGkBa3Y{=$9>(RD4UKa;&&6}<jXwdU;xW=<bdZAQ!zXW&zgodmw1)+97uSLT5
zO`h?IJmbGbo(3k*2!h!IPIOTs|9G2!CGvi2@|UpdxmTDx5(!IeLe2s8OzfCM!ZC@2
zV{F2Qknk;2Vj=M<TmW}IWE+#ekZ2Ew;3!+lA&xnh@LGybCuw^Ox!RdrBM9Z1Z<8XI
zO?d^Pz1E*^gLpg_!PRmuq8V3unaXwIDQ<-5Wh%Cr*2jb5W2q||<{e(XUojhJ(++U5
z5KAvpVF23{&EY{&*b+C*Jm7Ylk4O$So-J&Z-59nM?rON}eBsOBXIh4>@`c-$@Mf7!
z@NfS5ijgPaoX(?xCyuqDvF5^$7CY{7l-B;;I*tF`s**DM`p;@g-cC))x_zLf7_1x7
zUujC#hhk%-$HIhhSI_EeoyfR6XdUJqVf9rilMSN1@}M#~hANXeox6U}q1!O%NOs5%
zrc*l-hFY^bbf7<{X9uG^357_{Gcr5arBAT#Q7pdJi?p44R&ZTaB=~_7X&GD({l`5{
zw$X)L3;!2b!I>J4EIC3KG8ej#C!HEB8WKD`yM1t2v_tSZV*s{JpJ3lHZCkYMe6G>9
zybWcP`t=??#WGKYv0Dz*#XLnuXmrskXk1<E|MVFrM`z5L-Ki1^f?#E&(^S4__sdhu
zJ3+fQT2VSVde)q&Q{#3+yZ!+67>_e?bUylm0iJ*VO;%%nAPSDh=$FKK@;_1Wk#}Ur
z(tG5E>KJ;DV}cuh_<E0AKa$uI7kq~OC-fd$qMnR+1Ni1Xv7LzB+15zTy8#{t>OK13
z?Xz6|=(n4x=NKaxXZClgJ)VAatw--C7WE$U(1?FV@38|K$F*dqi)V}dMc&FWp0~{;
z?`p{z;%srTxLmwSyh+?B-Y(uJ{&(v=@^KyaXQDWh!~^$oF-qdC(Ne`<CHXqZ>m+ZI
z%vYyOf0yK6OXlr3>v>M{OOpR2`7OyGO6E@zravJ0TgfTB8AbVZNW?dh+*0zXlFty0
z{t?m*k~~c5_>ht1l#BBe&YNY1n-{Riw^FjvE8>1hzF+Adll+wAmn0jzwaEXL<aZVS
zk>t-Le=C{qgSbC@Y{B|lio7|ee6~1T<f9CR&lW359JdAHG7{xoEApGQ)LXnoveDl`
z{`(|9N<w~0>2@gmRfWGH`9sBjD)}FZ4`AwIeMTP#^%#8|$ZZ*pa`{a%#v6OJkk6!y
z_Kp#`c8&21#pU7^B2E{R9-<+y3Czzqh0GGok0;0{Nj_D~5wWbur02ZEd_zP&nW4=0
zE~Gin!HJTmi5H6V#EZmb;$<QqKe8M?6C!UGe=cqj?-Bn?d{}%^d{%r>+$Fvyz9H@t
z|1R<=ChPrL<WDxrR{ycCWNQz#spOX8DPl*lw`lF5=1U$Tju1zR$J2l0OJ}yHO1x6M
zM%*CA#M?!FtC{&879SUXE50E9S^SH*N8Bfx<rpZ(=u?AcegOkKA3-zEfVCwz6wQ2t
z@Q7qSTVVQ{`j2M*L3kg<=ZR(>LO4Gc&U{7UWYOw9&XHUxUMgC>$Dc@EEp8Myi@y;0
zvY+)lB=VUBWiwxazm;s}EyyoReqA*47sB^Q-Y0%8R*Se<G3AEDn);7f3g^og*56U=
zBAzZDOW*N4#TSVs;zZHvInI*I_cW}BuV_fC=XkkfGcO{X_brUSNjy<~$E`~Lh*(qK
zai_xnARbTO@hhb}D4O{c?MmYO2i6ud#ik-Z;m7#n={ugKbk;uj5Xr+uYyb3o$rHsX
zqSbrkk_Xmj^&Xc>wtA1(Nap$&rrRvuE#5CaDLyOKv~&7_!uN{@#Y18pl+E(3-SF0u
ztvyq&$6<V~I8Z!SEEdOzrDB;lTdWWli&f$k;??46@g{MTc#FvOKy1&0;v?cVal5!f
z{Db(Kcs%__e!H9HCy8}Ms~6cya$B*3m@W1Y&lGdTJaL#fLM#y{iZ%5m=PP`XXzi6=
zE_tQ6M%*CA#9xYci4Tgu7PpC3uhQBp-KB7@t73mxd!=7UJ|N;zy@?Nr>7v!MY$CaZ
zX!R<OWvA5YRpu*wp=j-s{z$U5PdZETT=6n-g}6psD{@^J_s8l{J|KCkXzh_cC3%Oq
zQ+!qYv-qyKNBmg)T>M7lqI1@pET)MK#4NFu*jDT)b`eh(dy7`DvOw}^ahy0sw0f2`
z?UF84yw$U;X_xdy#alhgpGm%5w0f5JN#@Er?&mXNP5nx)v}3%rOZqp-Fjr#2tHp1`
zAntKZzlk;VE1N33rFfEfs@O&BE^=ib%d_@L3nUkd<HQN#RPh3Ft~gIzA}$lJ6t5Av
za**}K#M{L?#rwpE#7D&^#O>k^@%Q4ZVoiNZu1sWoUy9#~)^2G^suy2dtf_C=O5ttA
zns!ZlDEv&3D<4_kFp(=CDNhuqi!;Saae-JRUMj8>*N8WZKNq)%R`2pr$xn#Si7$$O
z5ML8(>RVd-r+-)cH=={zUfd6B@3evBW@0O`y=e6;YuY{KN>7$ENIXw0632?;#WK;_
zKb<Rip2(G=EN_Kq?VYZcyk6WSawRF#-z#nv9}%Ate=BmODbv3$T0P6ZO0H=KwOZld
zh#~x-Wd5*NSFA5`<tpP(7PG~!VlUC^S#qf=(_1}Dt5-Qi;d8`FkqcIt{tA&xQz@?#
zxd@f=7LkikDL*bgFTNz=GWT!QSL~wSkzB~bde0F1h=atTqIqtHbbLF?^b^G?BA?eW
zya8n>G}+(p|4#kF)BTEm|8J@n{-A7U^0$)Ra2sy6j`)kI+Q~H%KFkb#EIyNI497Hd
zxFnjl?KtG|?P-+7-wJlKaa`BsFK-RXdktw>9>=sTkIN8j9(bMeP|0b&0P8KUk!}$R
ze-r13-E6v<2=LcCvn^I7VO+9ahTD3%Y{=$;*BRXi&jRStX5;ug*k9hpu8DrZloKzH
z&xdRt7O?>3vCVd~aeSWSFK-LVTZu5X50A~_<=qOu%>%Eq2j%fur`>GaW(4@l>(lM%
z`i1u(9rJX7<91FH@8jd1<i#<b&#nCFzQTjJqv;oJS2~-2I+R>;tpM5~@ihGY_T`~{
z83^P4@-2lu9)E-%!=oH9+Z`y+{|>_LZzf`qF1{6`yuZe!M4vIeue+T0P+kE7IX~5d
zW4&w#+vYE?JI3iSgxSs33;n{=&q$~jMvkjr*t2W56V)$V*4xx}gnr?=eyi^Z<=4)y
zyE-es*2|tIVXgdB$aU92w{Kv}4R!OXoVS|LLS`B)WZnkNDOt$ef0%{L-LR0k9~Lsf
zbTA!E1ygr_xGQblZTp@`qJ_-5vXGgy^WNsLkD2E7Ze1OyePCDJ4Nj!Ry74W$8XK7{
zs83iYxG&l1yt7GuGAw1nT4pfSSjt>;3`?0yU@0?XEM+b*mNG-o>#~+IFNs^qyu>-&
zQf4#{8i&cWl-WBUI%lxgX)R?AbRGzMb}}zC`i9fLQ{NEwHhp$7>uzX~cVWv+=wfC-
z)3D@{=Ihgpb<C7iE!NkLTgR-kswFfH(^qF~NQHIG^FDS`)7Il}T3Y^y>hS&%)uAO$
z2j}DPC4Z@2vb@#TSAO$m^}>~P_J+d~^Ec)vt?HW(+m?62;v}4N=bvD4(pmqf>QI5Z
z>7|2DwSTiZyezo!w+ElPEO)P4C$zTKx|a_A-hHFm+5Ovt&$M?|^~-l}eCgmb?N$tL
z_4RetfmMb1XXn12A6zqNZ&K2;2Y=roE&thre+(`gT%7+#b*MaqdR=$xeYIAjwBS<*
z|JW{R!>at0Pr@nbu+ZuD{#ky~>PL6g-jKXLeQo``@cMA?Uia5oAL!t~zGdKy@VYlY
zbYO)uFby^`uYxVe&hDA8YPn6;EqCvL%}rRh-1ZWzYr?uE<!SKW`Qa|?8Ek3>Xn*sn
z<n<`U4R?JiEqT>>dtdL;e{Wx7@lxdu_%!Y9w0?UB_S<kDtwyf8ukYRgeRKDon@c;F
zw0YTouiL-hUZ-Em+FaPk4Cd!nhdPG4QD@QZoeE9Hv+vH>&>XfeU(IR(%a<)yWg5$u
zxjXBwZwY&sg>?cSyXoicy)F#9m)oelxC45O(Up&V;?&LA*>Xe5Cm|>LJ#1g5;8Q!L
zN40&K@<|}Y+P*v)wl81YRo`eb4$5!2j+QUq+tYHb|Hu#AgOQ%FcDdv*YnMx4?Q#h;
zZozag9ZUsNmwdQu>2a-Hu6n<DZ1EnxO*h}CGSf%M-2|rR;SV3CbCI)ugS|`h4lR`Y
zBg~7icWJ)x=Z2d@3jU3Mti4Mvqzwd;7c%S>{;~Eh`79m!wD@D~UGl4ZL9Pi5T6>rG
zqT1kQhKxHEDXk{tT7-lm1DKa@;zAvH-4Aj_TF5hf`82&}EN5s0e?ooM;4chbUP*+K
z7Z7fk8ukc$ln8}3p{`m@5mU?4UaZBXjI})N#ab0eQ|l-0ZxM}WuZT!K#9V($a$iPJ
za5X~0bINlV@(2Rp?;7{xgVFReVaiv?6%PD4=?Y{>UC<4Q-biBR)CE1eJApS%A}4L;
z%nB#)R?<X7IO#0!XYkd24<4xU@|qRcu8PxHo~d}duVVR4#oPTAKc93cUhxaQig)-c
zeldx!U!6KGyWAa2zj;wdx|?vjRhO?@+#&7oHy>ejZ=`rG+j%iX>dLx98Oxx$W}WRY
zdOx7ZyDWD&W0T<Ow!r1mJ&$60ii`2bEuhH5k&(jK!Yp_nqsZ5wo;Vx(ok8=Zp2&ld
z!Iuf1$Xn9Ph0rfFYA6}FI%h8IDv7TcGZ%J~G>OthNLieY3bq*uDUB4u50Q*(5bTa*
zg9cGV;~jSt#Y&32_jE^7d>h`39cYF-hT{2nP?oWa;`tOGf|yAIo?|JUg1gepa@g-2
zM`;nHde8|iVHagWCDeHMgev1!M0?^#xU<Mu#@c?wWOv|qeP*fSPUKJ=hC9d1NfIuB
zP@ltvuhO}>7q~8VtHFzqA4Ft>C*a|Ch#EWy&)?x`$YhN;FmNNqtXxI?9-KSV&9zzi
z#UYcmF+I$B7Cc!tsm<O&SwCj>s7qbP23$5>z+7D3UPezJc=(B+EY`xLjd(t&_Rrz1
zhI6aj$87EVeQRoenjY4^m)UJn)o%9tYee$442EXEu-X4%vp2*|aT8{5$Rsu!8=Z<{
z)rHxvay#P4HesVpgL@;3X>ch#4VlC?mf4yjTZD)C8kgTZH2WH54({u<HtT)xWZ9(3
zUZ2^SwScv5bZ@iSpRw8BwAq7oP&1P$YtwT0cOreW%Tb2=j8U*|heXXfuqmE=I%KEm
z3jFyLDVv*=+fB;mCY9%Rn%;pF4KR3*onj|a^g;@MZ6i^-SB_Vk)3h3?ro>Yv86DZ_
z@iuw#Vz#NpTKwTOav5Ap>d3ZqM+C1ACAEZ-?0m;*MU9p%CJsun2uzwU%c&99-Hjcj
ztF<_-wd<PKvXG9UB-;+RSZAlP_kw<X*^t6<hSl;LMoqGYQIoUXgjv)`8dXxmu!ky(
zr<lbXBR(ySI;f0Gt?i3T^V>pAciqADnWT1WXK?+_IM?dLZLX%BoPL<a)w;5{3e&87
zYh$gaO3YNT66+;IobD}PB)$+<SI4BCZyMB~mXl)&X-M^244dwdadt5s>$K^z(p-ud
z?aYADVzqJcJp;e>*X9WkhtDeHa=%*oG<93q2n=hVUaqI9+u9d`<HZdpr(-pBaVY3-
zN8W+S8w$A}8_yO9j3BvK#6%!be9M3jY8r$&>z!hvr3oEDFqfyP3n9Mo0TZ+^2ww7`
zHAHyXiU_V$K<KlmH-Zx2MPPhu4j*&{2ro~uzpBDmJRv;zsg1NngqOC!AM5Sl^~O4;
zSq%d{5C3*G+5z1Ud_@7jurbs<6)qUt<12G2hcJ>{3kOXE;#RnzbJ5ZmJ-2z`tmh%m
zOK`uSkhCyHkLu+CiEnCG*mgXs;lVK*+wwe|-vA_KUJQ6dNzUL&4h$N?XeC!sj6&NP
zHx`^E{}eDPKe+`i$?=Rn(r;D;AP;wM6r8_4%B$c^9WYYKc5+|*X^z)kUU{IGwz-O)
zh^f3_bqIDByTZ=~n@HPYBiJSzA<<^fP^4|MiL|}^eHz5eAu_M6qKA{4F+qtA;Z3m`
zw6@CEptV)L2Cc11G{`d*>TA&2s(+?I8Kw<mSBGG%lGm?ZM#fP^&=9pL$?@WCv#iXP
z@d#S^yXxPF{rvzA_U(90=YGIzbHHm4<z~csT4JMlkQ$+UC@&=vj<yNegDkPGv%pC`
zbg1c4Cv(}dB~4q$Sbig9JtBgEEE9TB_V^!>#+J^TtA0q^z_}=}CXm}Mw|#EAi<~t9
z*3>%27#=OeE{ex4w6V5~KP1XXil++MRK7Bn#$%V*SX&0}Ym8k*YKO6}*%9au-$`v#
zny;4J0*Uhl`5qi5&JbEr2M*qrKu^y*1Q_jkd9w5HcoPp4)hO_6$3WduHC(%z;#{AX
zL{p7zV%+mdaG3M#;DnclbU7S!rvov1uJ)1;t86$u>pdY9qi2&RBpJ=QhajLNI~!oK
z8-?AS31@5!(^KvVi(<>*xeN}wMXd0`12Ik$UMHQO7&If;UtF4l)ZYSJT>~$X4rkQ8
z>ERCv2uou0H1LF_#&RatH6kXV?#%<!(d+Fn*~j$uC}Id4rrx9&J;ObrPK=&Wo{%1+
zheIC8QezeHEQQ0kBvyFgON=`6)t<04e!*#pfcM~_vdJSGfrB@(f5qI**WsYQx+q4^
zJDyMxqi3%tL}T=DF(;BGc8Z0wHMsKe9*rY|mjw<64p$ryg7X5dJ_}=Zf<U<MVui<5
z-toZYmxtwAQ_I{yjF(wmiQ-q9MAsFv>+<2u(V)lcI($tb(RHu`o9H?m4K{WSoKLNf
z4QF?-;m4{m8(C!gm0s`I6%qYRVFko^IE*{jRI(5PG@ggj_AC87P#CJjWpHS7Rg9i%
zz3^KA?<kGuQ3}IJ&75BEbR11IfHRrt;rWR|i3pqw$I|PawZ%i=9j+KOgx*3p>^;H5
zC6luBvJ=8=a!zxkO^lH793ij3;rI~VD1btG;>;-KnGuFV62cq(NMbuw)nG5pHWAfP
zH=W9j(ATGTCLH#KU}JDJ3P@hCFt2Q_q6d$4IqPgSwp1x(m{t`L98e}9J#FC7`^D^i
z`d7l?Y$4Xb8T+sF@OB8{i8)}DodZl!w)JS2ZTV)j>3KMGA>j>e*kh%q01inBPI)Ne
z4s&T9Z^8?SNnZFpRrGK&G-~U1Rz!|_%q4pfV$hX@H{qcxN1?4HroF|)LO5gD)wb9-
zq+deIcrgh;EtUM-^M~x*oEo2-x$N58e0c)CJV{5%gC7vy#&q@;uV&cMFN8Hy`7Y!v
zh}URz!dkvPGn)<k?$T^3pVl%<ir>xI(rn;&m&Q~_y-~2musi*Cvo*s}{86soHB<Q-
z%iG}qj<vnHvq^3EcNf?QIh(?L_g>jl81A-sW{Q|<y_?*c;on`Y&Fw3YcS*fWf!+<F
zEzpL4cY!w5G4HXSM$xap`A$cBKbwvp1z(118lU|Di8&qMRI*Lk4DmJ-RA_@ZEAWTI
ziJGtFCCP3)Yj(ofGr@*`jj(Uv>=Cr#sc2C;Tpc*xO53Ai<9RsR!F7P^0%!Zg#@~f7
z{^)xIj@@B58@3x^@4<1;_xs|Rc01e-xR>B|!u<h`-T6A4-D;+J19AQ`Z93a${Bg-H
z^>6<E`5p2HoRR2>@2wN=sea;b|2Y+9ovm@&f3x-5{{~I*!;I-po>e)ca>BI9le0ZL
zx;1U<qH7bjbusR!6(`%ec!q}ys5y4QosJu9lpVYv5(ze<McEu$!c9BOr0xt_(5(|$
z5Ud{w&dLtf&knSS8`f>s=WZI-Z4@0EtPdsei>Bsu4W1bu5()%APt6Xw!8P+D@b8CJ
z-OS|>*Up;?@l_Lb*Su`_Urvo6{4SHs^WQ%&`%FZ<Z6a<l5pNlPY+j@-BHl8&@17Th
zMO;%D3;4ynK5_q((ILTVC(^ES@KUIP!xvluUGs17$%{JK%}(0Up`A6&dr@|<@$zw}
z4LdETMcWSTI<?F>EvG}yY3Br=UpglEJNGxxLeIVhsRwr+&^MR@Q@p8DgJUDXjuD#T
z9XmDHB@!G9OT3RQ?Gv0A>C`EByWb4&X+AT&`<G^8vAruZygqgG2@{Hj4edKLPa5g-
zppt&L<y9SVpIzM(R%=cSmdY86%4l)fiI$erknI0%%exaM6b>kI%FmmJ?*N#u0sJtG
z?Z$1^8UwczCP2$N$Eln#ZFbp|hzT-B&HRZc#c**rW{fS|!$Pr7{b)e=nAUWUYDRa$
zg!l+NvZ5(-=1rPeMw7c{h?WnYo#Wt7SD$TMPBC$_p~hscF^G#dkY&>*%tJzNw2yIq
zP-bt_F&Q39_nQ}_qw0S5t5Y7_`NP-!Zs5PVIw7;Rsa^agB<?Y({u8?3TwBG*>)wWk
z{=V%*biuvn>)vmB>Vlu<%g=Jps3DuHo-s(Dm=0?wf!iteu)!;%*yaa6b-s&n8<L85
zoBaJkT~m&kKpng)75UneGM26xTel~Xc;&`t4h-)m_7eMweD=V2{zxRpiW9_{;#`pr
z0hsPmaiw^Jc)NI?_^7yD{Jpqa+#`M@ej$D%8l6tmSDUwCU=xw+ASsuMw~G8Z#c<xF
zk~MW2TQD5&n@?7}S?K|}r{rA450Gqh7!hAAnLmV?-{>-;{8^GK6u(6BC6djm45VKv
zdA;I|t~K%-9Y)0S=9ul}%`nS1%Qzq#-9^ZMRQS8%C!$%nf%w|E+hV?YB=Yg617%}_
z5%Ou0yC|MtY-0R5k_SsRy4OfQM)FiKDqb!AghV={bB%H~Nxnnz4~kEUFOazH`yGkF
z`xk|OAbui#sdzq=Vfs|j=mMf1qiYRzWH^|k_#WZ_aj<A~{g94JBbfd|v0U*+CmZ!#
zCV7RpR_SgQe<{|~@q0??e@kM&URAo?;$DSYn}y#>u8%s|p5~&_?L+<?%5Xiz0g4|k
zjuuN4KT#|fqa@0?j70fA7H<?cDE@Zw9umj#Va0EgY-|)F|1PC_UE%MGpDFws$ze=P
zET<uf`ddmql|(s42M_VaHX-8k6n~!LizQExTt=d7t4nvY;(spQE#5C;x-jX{y@sg5
zkaIH2;d@lFxp<PuRY45T5qpUF;t-KP!kKQQSRzgor->JeTsy?{mxz4OP5D}JwRn@b
zNxVh;h4?G+5pkRNTk!?)W$_j91989jnfR5+<w|T%s>m1TlpBd$zeKr%*j41iS%&u)
z2a4y3MdDa-yf{s~P^=K=ix-QRh*yi(iJQb*#9xYciI0g-iZ6?=h;NDSh#!fcihSt7
z{rXl+;`|Dk4?W0wA|HBCZX>oAvqe7iV0=F@Un~?yiL*s>-9Y-~lKHVa=C7&yZmt&y
z|C!?X@QCT|5os}jvbk=6&q{t?<iiri^MMIzt|Oq;c{kS)$mSazAXlR?U1KpKwiC^D
z1o7P^pC$Gchlu8Sf^?%Lj}xbf7mDWkf^>W|%zF8dhUAlOl25xybA16Hki1oVTHG%F
zL3~YoPc+vX<o{f9waAxXET1pJ$Yx?IvAx(q<ib0qvpVN_k_U<BiAAEh{viES$%{p<
zDPuWnM04GN9FzPrahv$G_?GyN$mM-32TOYl+lcK&uJ>d7P_d?N_ymPd7P%mh=@*Dr
zC;U>$Rww*A$v24W#LeQZ;+^8%Volxf=M?^;_=dP!tf?E$WngUIm*OEY$m;?8sbU?m
zvDi#(C!Qkah&{wUVy-w)w6=83^$PWjQFy6nuUj)Emx~vP7mHjj#&)g{e<E6&yXz%$
zX&KX*>mK+E$@hs5iI0m<i95ud;@je1#lMN4h}GgZVy$Ga-W0K(*hsWCdD}|vD0UG~
z7ki6&;vkVrO1WQFXMBp}>Eax*Qd}f16|GI)Yb4jyCBIqWKNq=XmG%8bd_sIid{Nvb
zz9zmQ{#E=?{8x3!xoVc}u{z}4BwHQwT*-OjFmZ%9Rva%*6E76G4wvOy9dc`<_iBZ6
zMK0qviN6qkB|ac-6(1L$5_gC@#pBuL{aop+4*4O;R);(lziHVXt3zJXHg7w{TN}MO
zl6#1K#9Z-Q@jP*qI94nZXNcuuRIF*6_j-j}o4gw(Zx(Cnjz6IAt>WY2Q{waDOQO{o
z|FdK+k!F8bo$-H2c5yGw@UWOJ*3=bmt?-k?t|Dy@GXGg(UvY>yTpTNo7t6#MVud(g
zyjZ+MTp?a7-XN|Mx#pYgusY-SOa3o$oA|W&g7`bp>Wsf3`CW03__6r8_z%&=vQ^fb
zD%KGjicQ2eqSYbqB-!ea_mX_J$Ytv+cZ7Jp_#?5V?l@PrGyUb_kHzc7b>dG&E_P@7
zUyC(u?{euo<E@Qd{syC*ByyoU<z^z+yHoBfa!EVoVv#G`DbEnC4cwndwmRDPNaj*@
zrr$1dMLXq>L@rvV?Bbae$+hcb6OjwkDW4;9eLCebk;~92FBG{No$^YNi_$4SBy!z3
z<>y2$Kd1b*$aU0|lSM8#r+kXY1?QA|i(Dd3`FxR!!70xaxfq;sm59qIv~j#=jSS~T
z;&#mtQHJOi!<xTOBMNUPb`iUae9p-7`iQw=o>(9ji(|x^zgwp$yj+Zm3&kbk3h`QT
zrMO01D{d6;5Vwf;h!2Qc#Ye<#;?v?z@ekr_;v3>_@jdYaalcqCek0;Ny6LZwm?1V0
zxr~SX*?{RY63+|%MO}USY}aRv_y0{L{buMFbdh=f3>ceAq}}kd(rm5qm+A1c%52?5
z3&wFf8II?`@zQlcnws_cU($yV&#faIE|E?y9Jk0x-nqx;{Y*p0`p$*3ZGhJ)LBv*`
ztlDhcK*;{`x}dx)j1QK_<hH!g@Y_7_I{X&NJ-z_zolzql=gXTgSJ=&_D?@<4-a#EO
z#~~f-Ww@<(A^bKEyv{frpa?zMY+Mwwzr5GZNc0Pu8ZYk}_-!5*v6$ug0<8B+#QDqn
z0Of5)B-@9nHD2CN;kS9<bv872oZs6);)`1czrVZ{ctOGA#PaZIf_QnqfS=`YJaC)c
z3S-C)9>|QNdqA}5ZfJ9K9sMVi4lrA&ZDQ;&fc?yk?=SrATZ#5zdNA#)58C7L68vaR
zIbgOtly@RJ`kPVSTQ(EOec(p=y31LH@+KlM3*ok2wu5a$z42{#J6uEKQldQQ=%4w$
zbo6`lJflm5+wpAxkMVZ&C_4H-HahySUVE61e#+{UwfQYCg~i__Sp2O8UGvqKWLb;9
z<%e1PT>^{0<<ta*#a}QTtOZgNIBP>KpT*x4WAWELipAfq`Hj~d`s&+5DH~|>mm2z6
zd5t#&_a$up&ZW&?qk)VS9MHdSTb;24Hh+x<GHm`D4P@B-l?HNX-*vG0`x0&bLIeNp
zBW(UAH1Hc54g7lFLjym>XyB(o13wkLl5|Pq^|dxY^FPgnhBs{dt`4tiv_7~h3;Op-
z&;SptuC;b-{<!M!%yHGB66X}><KHh!<M#tj&RVxDfBuk7u%_%n)4g~8nfZP4yXLm~
z`tk!M)#3E^2c5i=4mz2G_XYxO4rX+_aL9O+(E;&S98g$!3H10+I+&c-{$O%un}dzJ
zO+uPbiB|^Fq;@#iIC<+QZn(}T;X2f&e|cB(`lL-`^W3%JUa#F7UK=>YXwjeT(xz`+
z_pJM%IWL>OyB$~#hE3mXbq+e+VAFSZI@$vNf)97Sml<47o4tR|e6u>^p7-vfZQN#o
z=Q4wzSM@)X>3){%CV!TkoD$00n>@|^yvps}Kdpbi>QL{%hTtl<cL4hE^Y3o7Ar+Q=
z8*hMZ-(=6OZ(~?RhF#xqpPeb|x8`NV_2S>GF1ZJ~@hQQ5DXG+m@4Pc>LmI62&O2et
zzG?eX+`{}vkhj*(dk;7n*vklQ{{A^L?UO(nTb~Tez5@sRZkK1*_x${<^_BVW?+N86
z=ezmAd>kz&Yg1_D<m1}&{owsZu?>5&HeCI_^Eg)vT*v1$<~$F%7lP>*Lb?eP#7f`E
zPjBGw2n<@AzO|7GmUFoRG(hd`ptb3XX~=<1U-PNf-Hfm{ecxu%iHx;2efhan*z~=M
z<%W~_u~@6g9!fqFQlJ}Bhdi6UKWA*D9|8hDrPs6R+l5|h)3=yqhm!LMH#`+lu<83a
z5eo6`K&`#}<Jse_g;_AJ(axz*8tqA;y%3T@U*d1_kB~mFEy)<A4N~w_%D4Gc%H#fS
zOv!uD6kLy;z>~)BB+q6MTUEs7coAEDMa2Cm!t;AY{KhLH6-Hh$`|>pjCT`8p?m`^3
zv`Z1@=GDR9e8i<qr8t0X;5(x<uEuop8T(s``7C81WBCRrjZ?onh_RV)X~r1uVBW*#
zP#lCm?huMM!g-c{hf#cpBC<NJ5idZY#?J3>cGym|E}icO-1As4-;AdJIWGPcB8~hO
zunn~FYdp<xE0n$jsXcKp_A7lD%Qvx&laZ7P;v>v{7zqmEg=|V6T;0=MROuE4AeK-}
zii>>gl+N$!da++n%!rFUakYb~UTCy4>yM2@{dP*P8wr~5MyjS{G~pSy2|xbR$H3!`
zWP_fk*pjUs#bI*}?t{{YbBB#sNb%HoEPuGCXUD~b5bJVKQE`YP!)@d~j0R?03I8>S
z%%IXgzwnkZ2cG-j$+Su9@!JT>&a7Os;5K%@w%MPt*<Z8S_cOaqYO^<0)-BB5+U1*w
zj6C=cG1nRJ)Wf09=m<}HcrsZFlh!N1AJoq5kHBq%b33^UZT5l8#q48k_SwvCliKXu
z_ov~uGkaI}znGo-ehG7N-`CK?edp)gGHp`ZcxGqT9dK@U_e-0d-+D9I`EfUs{T*hv
zNo{sEo>{qW+3o4_ExFnEFPV#tPr*&7+4mOkWZI-^e0^qTR&H*t%a`URdl%+n_Wm~e
zXm}bhnX(!c`}IiQs1V8ADMt7FA|z^*#F694d??{*)ju6iS!PmlP<bgm`7V=k5R!is
zPdU}3<aqN^dh$+_aw1YvuidMCnn}r_m||-8WT)Xmq&hpEYMn{-X}pb|T#G+C8n411
zPDbP5vZ%G5<!P;Fd0OjDdSWN9FmcdYM_^oQy{YT&#SYU!YrUE4zK)c14z#aNs#6~d
z>doqmOv;3*ZGKN8;8#@-CREt}b***37I*3~_0ZD}*F#TNE-9YZhDbeliFFbp&Xbz@
z<r!8FJ<}?hLvNjm=0|F*dy48tU!8j8&{+2?pf|Rv<&4Yn>6|yQ5zvY7X_$LD=goW}
z=xuH|cW@8jS%=0%Nx#uK=Ncem1e%^kaEu^%9Xi4~G=D`vKak)R6$*BQnI0XZbIx4<
zgwA;{o+q#ejogKB@Qwml*a@kh+giVm`nk8S*PDH2ekfvLR}vd9wFnFGrTcX}ZJlw1
zd54Z*GGy8}j!1_KI*XUa=rI=|XB=y235T5AF;&6?5#Q8^FsXPR9J8@kd%~d+VKNWS
zr~uN#*#JU?F#%iP3DFomV?1GgtQ;Qh60}HohH8JpYvF$nF6b;-7^CN7I2bA<s%^M$
zPs3EN_|kMhA@MaFbRz@Cj_5?Ro9#n2W?O;3x5BaG$h+V$UI^Y2nC8>7%@ZnO^lbNp
zsL$dqG#KAO=zch4C%!S>B7%1Y2t5Vp;d#FSLS7R&$EA8+A`8y6mY#?gPMl)H>ESIV
z5`|*)boYd$7(Kn<pl`;5{iN}ZBVL0u#+B)z<_LsEK6|SpK1CS&3R<iIV`<qp49+kk
zqJTIX&U6Vq{XAibF<zeU2}@)2aCrohCA3jF8gk)$7L_S-O!zD+FM+ts1jQ{XQ@p|p
zvKEzjXttW5xJ6}(+q@uaQJF{JV-pm&s7#S}gfOyP)1op*u6N{%ZSm;di(|H62p9Q|
zJk)VH1a`t9W^wEtcvw1S7h8$3sLa~F^}<J?OD4i02?ET<O1s11aB;ZvjN{1Ubi&m1
zCvwGgqE11M4sf;bGzJQq^s;x2Mk{3c`@mti5#G54&DU}W^WjW7=w8y#{zm1AVLzTb
z|9}Y{L3ld|4M*<a`*6~HrPmwjqrZWdyC@A;dcDzJ%+cNvP70><c7a2M1W#_o(94}q
zXt+}HMqM$%)tpciBfOD?7TI1>8MdQrH=r42I~!%^nyQRCE4@SDFvAd<VG78eX7oeL
zlb$FX)LCH~Hm7-v0vEm_6Tz9rsDsk81`c%^byoVh0M>QJ5a0Tu=+8j&VSt%Q7r+4X
z0vKR!gdm=1wgmdQ@1}UWhd!M;E-T|~h=Xe<MO4Nq@dLP^v#=^g4<|*0bB@6%VrqiZ
z4GP{;MGq$(qu^?19}~m*Cj$<bFrvFj1Ov>RLa2X+aN<21&h~bILk)zQ{z#QNAJ1&O
z!HI*%ahVH;^CcLghvz<oWZ(4whM5Zx>Wx_#X6Be(28Zkf=K;)5Ft-iQb#Mr`#~oe-
znC)2Sl8xuVX7ADDG3oVIabiX;W}ln^hjZ1=qfE?RKm!n5!~@5@^_xvTdbvf3a*J4Q
zt|_<39_iy3Fd|XF2o^Bh6fojM3fP9dgDxw<F@mE+c>6m#QS4|ITWpFQeY9d{Bhwa>
ze-yDFF5oO(NPg)B6D$_N<t(A2>7`MG*Gm-(ZSQjkdsn-Wwl3cd)2)bQ9d(^~=1U;+
z?Uz6p_y}BvB9<;p(l<gF`Z65m72*{*TvCv%=|xWK7)3Vp$b7c>M^t5ZCZ46-R%Q2r
zqlTRtzzqq>8xi=I*c%e~qc&|iJep<<OVH0a*B+>%XSV6|LV`DKCY+w7UO2%?#)Q+u
z9>W2(9cRMX!4u(dxv+IQXDg%cVlxCmL*ab0$ry;^O;G&YVWTFQAinuA+eYl%W;kD2
zHi-LwWU^5<h`D$`edneP^5?W+M;Qjb#@dnL&uPPsIE1zZ92?tA3*x(DgZ$;#FbpA^
z^J(PTZgLja3_?y`IL($w#+B1%W3C-0XS`Q!kUwW4Y-zj?nQf=ZT4YPJLH?{Z%-38F
z^Y=_nPM~J9LH?XJEIzd3XOYdtk&|x*KzzS>J>+ay%ZbvGHoZ*c8xIt7O^QmUpqInV
zcl0O@H!0>a1-%@7zLA0F`u3X<wk_Wx1;#!qHpSA*RK8-HBLNff7o6RAF4&EoX(t7C
zkKODp@n)Hgw;TO=aO?p#*={^>*k(?WY`5JCePKLx>}Ffe-&t(3fAhC*3i1RzQ}y51
zF8BXv9c)?Y{x_*$KMxh`jO<`JRIoGp1k<2`ou1tz_#MW&3y(0?-NaMFZeY}~`vfn_
z&gmNNf!ArbrDYdFJNmuokmg+>ZcG~k>7yw1rmyy*K95py`r0%qYrhbU2D>e1TNXvy
zFFZ_7x?bd@W}S1JcWu$OW2??xf~%`m2LA@d>eW!J{@U2<uD7aV8)!-oJO`T6GSvN}
zA;FH>!SPU$zRK9?PVW;O=(E#(XlZt^MK)G_xQ8i5SCm!Gn;CU{=DO$1i*}KQG`w9M
z{OLwLR9f$@oIa-_8lfWW|7kh<?Q#3GoISPMyfJvTF}W|5f)(IQojIp8>P(t>A(g_*
zixBInh8x{qc4_}!B?D(f2hE#Q0wd|2D(6g%E-0-io6vt)(cq#9J+kwP3TBrrC^2FQ
zgpz`aITyfqcxB1J{{2mX{TwM$#*6$<*w)7Qfa<gv7>6lE8=dFxr$5gV9X(+btU*tm
zdCu%<k;4j>YINN0uvvC=I<=!uR7Ls+r4Ws)0q+Wrr4!8y#4&WD#{@6`;p;@>v9E6n
znQv<Hvq;{SxKLC6Pv}H9LOmH?<@kGe>rO-`x(Rae-hs!3I?;T2W;d40U$%BL_0$-r
z7~)4$i9V)1Z2q#PPIOmP`p@V@^NA336;Bt>7W<35Lu5Q}iOCXihB#YXEG`$X5^oYW
zinojRiCj~}a-SD>iLZ%&5%~~_>Gp|Vi9zf)!<&gC#PQ-9@fPtHBwjQ9O1zg$m3>*1
z^Ni%@NyvYY%nzqiepm7bl0TJf?8+kE<xLvO<F90<=aUi2M)w+WE6ME?pDnqY<g+B7
zD;6kxtmFxjXGpFRFH`t+l8v2M)W?+utp85Y=*B^QOzHWAhVd^-epT`tlHZrSPx2R%
zjcy$BWn!E&e=D(**p)>6eI)mle6HjI$zvr?kZkO_qC8{g8u=G0{t^<$&DwLlLE)Rk
z+r=$PcaOMDd|EWRa46r{X9eG9IJi&oe-{slK}<ocw?2t<&Bc>Ms{@y<bZ3kG#6qPT
zCr%M(DBjvxy;$-k;`K_mUNpLIsQ(VdZxJ66w~0GRr2CU-bmAcIQT#sfpm<2cN2*Oe
zuIpreqk|1vow*JShwCMtP2$2-Qx|(8!;#O}RYm+<rCUVecwVk}qcaED=*l6z)x|bC
zatJrNaR`4v`5srkXGoO$lEVL_@V6v?DEaRs(p4+m=)$4A6V=T=Gs)YJb4Zk7bg{w3
zl+nH_@hb7hBBmvi9^Gn)CKz(AXE|A-`7sLlB+0x^Fg{28q3T{gp!RJQxiE+AenEU$
zd_{ayd|UiXH1jv|@f85`b7=~hDK->ah^@sOk#EMB{w%StI7l2S7K>xV3F2gNrdTd6
z5V?AT<u4bn5N{OMi{`q5bhk-<Nc@fXr1-4(JMs788{%&9L-B9om*Ur=xxS!2elU#f
z<03ZGZ(>uirFfEfs@PTJLk;HRLkzN?I9MDejuOrF2k9=5JX@SEE)vbRK9KHm$>w?l
zd6nc1Vobb4v^v}mO13)O+ay0Nz95<p(xKc}B)=}cE&f&H+g<M8$08T{Q9da0p$la`
zcp>YGR_EJ%I|Shog`X;#>m0&+O6Kb(<~P?laDe2YqPgB7{Cvqj5~qq6h;zkx;!<(B
zc$N5LagDfEyjlFYc$ave$n{xl=i}l|(dvl5D|wIjrTDd&qU(jVPj0S<C@-S$&SE#w
zUI+6fj}*@rYkqsArY^Ys2FbNbe}lMAyhXfCtocon-zc00N4VeS+a%x%l3x~I5xK;V
z={^)c7C#ri5%HYSq_aBa>5{n^kojAQ_PUuZ`LOFJ!pt{Kz`=?y6i11Z#Hr#e(Og&I
zUnqHrXm!%Bl)O@0BgVv^iN6%@5`Qf|Dsu4__h-BKd+}A#TzBDrNAlmqPsHQtqML7|
zAZ-&~KfyL)d$Fc2I#*XR-7s;CXzi0vmTc{l&yidyE)kcB=DLmYu9v)4+$h%6HGfdy
zzZSQNPm5N^{11}%i2KB^#Dii83qrX+VUf#4DK`__i0#ErVvg8LJX;(f4i*c<V$tfD
zTf5{JD15fKKwK;?7q1Y1BCZzKi<`vT#XH6OM5}ZDTgfkoFN?2;e-W*{^8J#nj`;z}
z{}7YHUVo*EnPNk+rPxM1RqP~k2`>9PR~#f-d*xh{%lL_+wNE}%a;3OHv^wU?C0`}}
zSiC`8CvFyR6>I96Z&Ucw;tS&M#8<@E#hP}@xoVj0KOnj(o?J^z7c<1hVl%Og*k0ta
zW0u!T>?h`n!^9Ed7_mg0EKU<=ixuKU;>98tHnTpfbG}xx)j7Xa@*U#c;{D>oqSZNn
zR<hMO=Td2wZ|#%+Rq}@-7f&<(8!;2VAt*N#PZK+fR;Rp|<eGNJCo6oKxI|nga(On(
zzeW6|c$fH)_#2Vyx0(JW@fGoPv8FEgM+*N`JSZL#ldzDM<yoEZ`jQ)qEk&ynewt*O
zKw>^FASe5aT<lAEl*lE$l&#%xF5IQOMC7t@%0CggdYtktA{UWUen{jxamrQ)oXf>2
zzaetfIOUH;E)1s}#1Au)>%+-LBA1C%?jUj{IOTIiE(oVQUgWxP$`vA)ep9|&<O*=g
zYsKT)_2!aqrhi%F%5Tc=i(K4I`D>ADyeZcfxzw9-YmuwDDR&pSsGIUYk!!mtj}y6!
zoASkCP2KVh3Xh3gyv_7h=loI0Pl#Ny&G<ive-Ymmxg?wMUy59kO*utuAZCfUZ2m`e
z$p`88=}^%;4@LX<!kg`!C{7Wli!(*Ou4lR>;xh3vaizFMEY<HkJktHQ>t6q#eROoH
zHgvPuPR3tc8Xf$+F<W=h!lvtj0Qx!pxG~*Cn+bmWEHGO~{Kcih$u$yG(As$K6B<Ki
z8amcD1kRQXulcsuDqFZOE+2k>d7Dw*GK?pd$K<v=uA}jn*B<jZmtxt?dO1F=pK)t2
zAD)bJ%WgJq3IhD~Moz*09>qTT0;IEfSjNM60TQ7{n~kf4>@RQG>4|<p6XN@EHT*UY
zi}*9j+f0u(8+Qd{e|alW-cE$EUoe%#%j0_on+INJaZ|^cj^F-vvvF$?;4g3D8QyVX
zd4ApNJ0LR;#{;)_@gR@SzU{_1y8A_&E)Y4o?)5gM1I!kUB*qQ{czn4%0_ShvbhIx6
zVQe4YQrU6vBK&AhIbgO2A}6MMy%6Q`S)JW%zmUG}az2h=93U_Y;kI73gKhJ5gHwQU
zdKSX$X3OiGb4JeTk;HZa_R+g^H_4B$dp)JMsqF~e>)QD@LHGKn{ZdxdTOC=y?c@6|
z+1E7CI<T*QF!lQStLw#_Nb7Y=Ww#u9(fwPmr)G5Tyz}<<4+ijJp!3em{NM>$FuyTw
z!TkDvvjy|ZjsEoV@1Z|k&*)D#g#L5`=uf}9tls+8>sE&YuyP*GslCeWRcG~|oy=7Y
z)`zc8Ta~iD{<@6Suw;IH-PK`Z$Gpx_?3mYu9rHV6$Gn~Fm|vTp{BN>jzWO`um|t^D
zJLbtX?3gFRj(K=P#`?OjV_w_XG0%+KF|Ykk*fD?d;B__Zn7{d<b5(e4zx>oq;V$X1
zm(#*4A8yib@8Ev4S`J(0SHVX5fZY6E%id1gmIgcLU4#4bL!K@3!EsyWzb@*x_uPIb
zS2uDtH(|cE)r}%)8`4+0z0;t%eb(Kr*Wd3nSeKFS?0X{6dR1zE{dIwZ!TR-AH#9cQ
z`|hl_;mzuyD<_15AG>u@pv8S<I;@)S4(>}2KMSkomo1CkpRyqgi{^d4heh-7zI12q
zQ7xK>KM90s(HwgAXzMSkoyfYp7k4!_R?TzsQ;b#fclM+lX4O1*PpkY^=boCMvaxqw
z%F24z&-vJOPs=+iKlOT^dG%NKd;g!adOqd2R?inoFZ|m>hpNms0?o7#a?b^gHt!_N
zMqxW6X@-K`^Zf{d4e@l$cd&cDo01!T0SG>hpt#-h_Q(Od=lp7RkdLq9cF(skX)a>p
zcF)Th{UC$S|1oogYw>+Vu#CauPDO~-7XJ}KWcPd|y`J6kAibX5^Bd_sV>t_N!F<;4
z`Qs=LZRTYLjqQb0uzPMkm>LT8MVwJ_w06(CF+g_DTO;Y=cF%V)^Y^xU{v2}si+0a(
zJL7zRyXRiT-_P#(IcTiQ&-7x`mDS}}ChHDIm^-K){^ld9?wJ$^^P0PiVvM4(iv9vc
zs`-0X(HkIwcL$DV6`filb$RFR4r5Ulz-4S=Vq*sV9g6&Bt!D;(G<=?A^ATBy*+J3R
zOgG{ZTud`)^2{|NAGc@l8!w)?38JwxUdVb{q5~5~(YqPR8bvQLk~NCXx38H{U@zvb
zy$d0Oo#Bam@|dxl%`>sjLd={odouLI??qxhf6F+NyEck>Ti_nnSXUpNjsmVU5~?&3
zA5nQ0+>OEXy0|sS$YwR?v$6a*US_G|mhd*|4BYx<!oax^W<sd<Glb5E;|9Iiz1ZdY
zFGAjo$ofyf^8h_OrCx`JeeE<nWYRZc*5z>5!nwunspun<^=~#S-v^tlr@+(LCbii+
zC@a_NyCv>)X6M=3o4NQ}k)MUD-v^%g%+6Yvv?1RN;`sq<-w3xE&YkAoZfn1Zx!CZ#
z>0!hF$m}+$YB&3R3nF=6<<4;VNn6wS4{Ubc)n+k!117QA*y#J<c>cR{-G(@%S!}dv
zaC>Ai4IT<l117PJWws~bw!^uVE<b>4_H_bta9<bLtUraPu}!M%^_ZPm3s~!A?oVv?
zdu;aYHv32LG+;7iZNf#-oE7<gq3J2C{#QmdyDol%H02^2$!++Xq**!saF}{2?=>lN
z5!2kH^kk>mW~55NS?r~{+oURrr}AW{*><Gr98Yz>Ni{W|%9EXDA0XBF@l<~`sV+h)
zuWg=uEo7$!`;&9WMQ}$mcK$Wu`K5N)KtICR`F-dCI?veo&#~Kd$50zjXo~-jGj?9n
zzIlDCSKdHs<DOP|qni5Xjjh@_ma9<hyoo1MiM;9I3g*qM<@5insq^uex1e3V%%x`%
z9M#TAUUp0byz#9)e9*TdIPZH3=JaiZLj=K$M{1tq*DMl@Ah?nOS~1MF%w#Jfu7-oM
z&meNW2_9`r^Qq7vD^@Eqe<9HZ4(dX;R?))(S#e>Ez7=pLiXPjh!}Ze56y_8W%+K1H
z^Ex;*m0$}PjM(_*b<*{wvskWQLy3vFz!6~~aw<+8C|qu?N`krcoe-+w7)cH>^^767
zxD0xZOJnquc;T#PrspNtGN=hIG&`qyQM<QsF=!h&90KAB<1M}oc+&GS_hCJ9n<=@N
z;0iRTEG~-Cv(*zSV)ShDglLSO?Vga(erBcINz=;}@a%<yrCs7v6AlZ!^zifi2)Fxh
z(sS8eFF15GakeQOO4@AbMiU+%OeQ_*G8-#oU4EP9lzEZlXBEiJaMtiUm%AAA0Ei2q
z(^KJ?j`z;Z<tI7aTf^`4v$0Ia0~JPl{Pj`JgR_R;d8F8Gf12a9mse!$*vcw;c!^4K
zJe!!WtHCDHw%7=^$wo-D*)#lZ+iW83c=<jJ;%x#luc)Hum!?4|8HV4vK!`nPB7F^7
zQRQpUimF6|Jj3t42Cb<2XBxECw81m%&g=R+M)vG{+EHZ<yW3`2nJwcHwDNb=&&wZ=
z9`^6nxQcHcDq9H$bFsVu;?BWqi}4we<voa}+%}p=ZjwnjI+1X+9SH1JmUx7*QI`MM
z(IObgGGXu34vHf(+tPV1avn=^=0dHkd5nI}waJjLAC%NQMxl)fnCAuLLGb2@@th}q
z2`4ppdhdaQN+$6T9KL!`6{BYx95mI4C*h<XPw#7RP@dZle5@Gg<J0@Oi76y__DZ##
zUUoaw;|F;LpeZebL;1upE(qSlHJ;dF5|1Ff$q7o-Tpsj>2`?tzGTsryM{q{Z8tpJ!
z04)fa1{o!KdNbfqJ;C;2rY;~kmN7iGRMErRA<XG8G!G?u3Xi}c6TvZO64JvJUseU4
z{(hz{qlkRdmiblYvl5*1af}o5{U|$pOi{MEJjC{p=CniI{zGa4Y)answSfybIc7dx
zj|%7~H=3GL4#jNZ3hdvfaHwlz6+P8(*d0Qr{l+TJnmnhBZaq(iHgK4_iF^}|uIIE^
z2M(iv=wND!y78L$Yl+u}qniz84C_PeqBViscDe0y+g-G9O(6Bqp{A|lWh_aQkrYoA
zvZ;J!ERDx5v9WfK+rY!o&+BmFEGXbv;0^nNZSZ>I*?jWk07P6_ITAQ8co+2U&0`eU
zedxN)Rb2nb_NSQ3{q?y?ZDJJJbLdSwRl>{e>tOn<G7zJutCxh}V-cKdffzmgJRuaL
z$Lr<Fq!>MXFTg_tu+#BT1fr$s@baZGdfIrxq8Kl<T>FO|Ab7Eb&G<kpG2F)3;f4ds
z;o+TO1&K4MfM?P>CS&EI7(MTM!jc$0dp%)kj2`bS^L-=5-lpM>tquB-orsPfN|vMj
z=(~HW=vf1YeInMvC1Dzyk8erPe~*bWA1&BsyafbLF_W7fb_I(iOVAA5ZX|Z_e7l1t
z`4U9)OhAL|34waK<GQOF3ZL0HU^(Du)tux^4S&cUYFIVLogEK#+xVTBFHgXiC+R48
zl59Op$NLuEZ`jR-9sOjfnaX!TVnOk1xlLySzq>S>%4aB?CGidgJ-0G`akPQoUD`1(
zc(zgO&dqT4R;^|@ia*LZUNe=ivAoyw-?`YNHvGE_d<?mtg!}HjvZ;JV$eGE12WP9b
z;on`YP30?)SNnJ1Ovm5`$QEeBzq>%2>X`QmJlm*+<5RTfb&aRd(XE>E9K6+JD6mc8
zY5JH68exO@g!wlnsL%!#<D~M=#&}Ra1o7VaL~Wn*oU|Lyt%Y#*+_2%dAnaB+dz@|f
zeF%F1?jg9XaQ4{QcpkJJa4*BX24{QD#<QcMa0}rU!7YVb26rvoN;o@L+4MH;62vj>
z3OIjSn~r5LZav&4IQA`j&u+GlhM=E@!*NMAyYjHj*Dq$Nxic1f@P9VXXHA$qr=p^4
zW@)r+Lc(|}y5`@cb^jusuLoO2f~ApQt3JVc*}>*h7X<6|3C_+A)*IuqaNg8Yt<Ny3
z^~*gA=RJ*ub5Cjhn`i_I^p~Z{!uc{|;r#E$M){4#!ueify!=LE$lUX9@GP7kFcDXq
zh%b%*O3%XimnQd3*24MUP2Bay!nx=F6)c>80So6{f|tX>Iefuupoo6}4<fK1(A_`W
z#(Dkd>m9o^Z_}ntewU72I=1V0cJR5SLxRt^;Rr08_qqJEw$R(pht57MoTp3;mPCT5
zMeqfIE-i=B+PRFJZ?{Iye^NCh7|jl*M}i9?$P#SzO54-Mbw2mp;G!YH4hfs*fn=)n
z=T%1IR-dK8PwVHU(aF<|;c8<^`q(P`o;_-#d_8dZ$VmU3oJf!C?%6q!u3d6^b~!WW
z%*ZJiAZ4YMWv52QK}EfD*{n%rQ>K(n>C~gsq>9qnlcz^2%I43goH1v1q-*ys-Oud#
zqe!P&lgsCwg`pKKTi9vV>5!w-=gpb~PDS|C^7%bFRhD;}lGBqRRFLmfI%&pP(@QI+
zL^@5I0{!=?ow`Oko!2eWY3l4bohqXhGbSU+%o(MXGoTjUY3kH@vnNMUVW&!H!h@9v
zn^GDr^~+PsJHaM#w4!u!^sG5kr=p8~kS58E(!O-t<NEIZLG$FEo^p*j;0Sg6?=)JD
zPXY9sIcM^PMKczaIsZ-z<|p<Uff{Yko{X;|Os+Vp`Ev)~Oz0Ikh2y+<&YYQ*k*RYk
zA{f(=0UFa0d|hF3S!Ly%ipo>}<<o!{AiU-|Ovk?q1MP;3(lK=Wm$|_^Jtcpn?Ry6P
zl$PNXaolWpYxVa|tYN1+Nwt%Qr36yL^+FBYhHm3vmfOT_>NazmyDbB4FpVFv`NKla
zCx`qAg1E==Z$aE*`?nzOYyDdgcN<v7<=aBW_H1=LneVELRR0M*|K_MCBi<seWJ+u&
zqUYZV$xSby>D2S5zNXz+Za*u4rk<moKNy34ZT}i0)Ywa(I%DR{33GFL*pGLhypC|x
z`Tvq^$QxSRqTnqn#}IW>GetxhnSIZ9pC^%cA;<ho*G=pt_7(HRB5|xZL7XYh6_<*a
ziYvt%#M{OD#79NGkz+f4FYXrih#!exh~J1VI-dDzi%rD;ZFbOi;Iv~u7#&EwR)3E&
z_^HU#kTM?|k<G*iiF|yN#PH6N&y+k!9Hww%uNLXb6kaJVRQz(uS4zHK@+R?4@c|NV
zbNLR0<8iyfcZsiye^I>E#s7>l@)=!xwB!F{?@R!zD$e$Q&OJBDO-MorTUdk(1dD<p
z0Yns(uw52G*+oo+0KuRvAqfbIvPi9>RW@5$YLL&WwQ2#eQcD$g+{N0~&sxP51zJI@
z2C?@4JaeA8_vDHNTfhFlr2{9wd1pU!);s5YXEJfkvE7YDvmQF)TTuqBEq)it#s(4T
z&sO@;qP0Q%uF_ds{MnL?Ek5!sQ+obnWW9D>+Vx6jZSglz#(wQkx~Ik8DEu7~?K8Ic
zNM~#bQC<qdSZ)T1@a7~o>UEg?ArXI?SS%*n4xX>{-z8Cwu@ywVxk|rKT&nnF+rS?)
z9OuQIN_UUsZIT}%QSMU;e_7$i77+Q~RlKnQgluf@QU70+-mF85{0(u#Vm+-$#J7`N
zNFx4p$^8{?Z2pkmtTT)B;~9=JFB5;L^k$t{q`OV>og!`<COx{}5LFoRzRYqss!#Hn
zK(-gDphdYzJXMT|Lqz^oXSy+>xlcl#Ecs$_rnpF4DqbhvDE?4fE8Z&pM7&4bEN&C2
zn8S8FE50cHPJB&#M>O|Yq(3Ox+-D&t+vHQriRI>rt;Ketx$h#rv*hmL8R8I;N>(gq
ztZ05(L%vut_0<{A0SWRlkxMF2zE0%Q5tO;a3wevk0Sn4M6Mrsppn~BKiqyuTZ033a
zUy#fJ3x;!$h<snPw)h7n*NR_=RMTVnG%-hPB(@M+iyg#H;;EupFb3stV4CG|Oq!&o
z7<qv>MJyL*iB%#8N|>GlBINhQ>qHK)Fq{KWq_xGTZW`sg#ZBS^;;%&W+(EjRB<~i@
z^9SMkB_9yK5Y6)l@f=lWJ(*%7F;6tlC&cGVE)=_oy~JXX134^@gE{0xaf-;HX@)Nn
zmy4^#AB)y@{vOGj#RtWQ#HYk(#aF~v#dpOI#Dn5rL~A?WK+l6VqM1_$?M!}touznd
zOK+ZINN3koAE)>du}qvM&JpK}OT?>1Y7?@5Hi}!sUx<&2Pm0Ml^KUEseeq+F3!1Q8
zyQRu+pKEO;Q)7{7%<~OAOLAY)+Qtu)Or1uipD11=ULsbC=D7zywH}%NTJaWfqxgXM
zEAdhBNs$_8%x~9SKP34xG0f)-{AO+$FxjR(s`z}7T4+q)RXjuFawQB;USEBr!pDlo
zT3_AFQG;^K95o;pFJZaM#GAx5;vM48#N_qVA5!?E;?v^uqP2B@Rq~tSJK}!vfS7Cp
zkKrlPzEm;U2L42apDbG2_fsXGDfSVEi06nGh!e!AqP2au>#AGZ_p20d*Hynk@=9@?
zSR>vp-X(4p?-!pGpAmmA{z0_1?Vm{gLZqRXIj_V_k;=CWZzG;87Ko>cr;B~Xn0T%@
zN<7y3>6J=1SERZx>%UI?iD=hNPqtD2Q1O2fsS(Wl4Ml5f-deJ?H9uMMvDP;qsC0In
z^JJUz<n_(xDg6TRD)IZ`4dP01omeB@F5V?tTk{7b?+_mspBHzDuZpjW?}&TE1L7y*
zvDQ1cw&>09Zp?m-iuvNPY}D<#=L3}9u6sUG@&)1qv0R)k9&5ex)k=4>c&qpm(XM;G
zN%D4ahxn9e*FAq(vbA-8Q?j*n-zWJa@l)}0(XM-*0>yClmtFTfS8_A)1TkOiAX00c
z`Fe@{#X;h5akNOqcBZcolWpFYD*PIey6#MWn@E*+%G*S0zEgffq=Gx;gCc)JQMT)y
zQ{A0%Cy^TMlzWTG>zz}-o$;56RAHyQPNXI~<@-b`v{U|1kvi*?_ls0rryLfkmrnU)
zk?QG`hl|ugr#xAtGCJkUMe3wezEz~!IpwV)wa+O(CsGNWvb8m*t~up~Vq5V<ks9WV
z?=Mo9obq`hwZ<u5EK)z5@)aWW!zpvEViJ$Nf2qxSv3}3>7l(_Z#c^VZI8mG;R*2Q&
zJaK`zNL(sjBVI3>@jvYMYRMbK+r&G?yTwi7Rx$ba>`sM0C%z=UBEBlVE`A{H7Y~S^
zh_&JuVnn~=GR2F;MvTu%j1T-X>z^kN?fy?+1RYCaoAGa++jQN0#Q)+apK)#Q7v1UL
zr;l;T=@>`%9c&S7$4Xa-G|W?{-Y^2>thW<nJU*Rbg-6=^<M6bXW*Tm+Z#XvF26&xr
zh`7fV9*7$Xf3Unflo!Q0&hnVtmd9%<Sl(NB=G+?yu-=(T>2A!#xEt;l*4cCyBOq9B
zkCX8`7U@_o!)?7(ak6>fbxz}&<@CtexcQKS<!$Sc=odUb;^i%e-{xTv=b=1~|5#_e
z*CQZU-cFRa0g-GUZoBdFHo|Z7!0XIv={TIj&pI1-3j%`WmE+?Cj}yxa+Tq^|nR$3V
z(4B=3GM((n1DSE$eks~?7q>mS9sZL_2N?G{()G6j$bP1K6kD);6=+`$!q`53MY6|(
z-!#yi3c$E%yW_LNUxf1Bv6(>IFJz#*oD!5b5rKIKxAn3eY#Zv0yY2ayTP`jo%H!v#
z=`*S(%<fuLFspMk8n?qgEgCJ1()oXj3Jbe;?~eGwu3Z7RW82|xK%H<Y{<Yo#ZEWnE
z^5KDV!?6{cLMz%_Q-Ara1I5KzvFsIXV&2N|st*0zPU{pqyZnS$)~Zo0mzB4Q)m!y!
zdCJO+RZkv_dYP+QtaCa#2c|D>8asFI>Wn2YyE=DoM#Jy{uU`0!lVU0Ry!0b^cjcw6
za#x1dj^qm1E8VqN3A?wu@<FUd?Hp*ZIAxu4qVpa1U``lz{LYwImsro(^|8^lIn&)U
zhu7w`3?pWAZOa7?Vjnq@+HQDl%a)^S^QJ#?Bn|#N_#5r_!yC1H<VbeAw{|s&wT_j>
zhQ-p>{|a?vzBJC1Ii@yzx!YrOZTONWk@GW?s@}TD37KotKKBl#E<f?}(8u1*&HIJd
z^{Wkc46hoF)~;=yvCdn*<cK$*`MTZp8Qy$V@!kQB-}cRmQr6`Zjg38D8(q#h2%fLa
z-!P&!XDH?=7&H=Vv*#2oJ>m>_GB&a{vsX@+bN3F&oD$pKztO(5^mF&VJ7>VYJ(rEF
z&08=!_Taw#3lUPibZ;aQd3XxaH+nAb;r_9{wb7v?YFiFvDaak^AG;a3J>`DqvZ@&K
zexSVB*_p^wja)5}E6?W2u8uv#IwPuce(TuK*f00}+2p!vZ`g}GT!lP&y++hFGI=g>
zTE_m^bTaZ}Mh5KLKcA`JF{!`5H=GuExOL1ut8Z<i1=sHSBli1`*yq8qw6*N%=t~#I
zo{NpB4WG@K8k&}?-Ct?JSL<hq;ht~pdMoCvOFtM+cY8XkA}^(`dH4O4wY&DDtj~(^
z9BH~IYh8=A-o7PX)~fpJO3Jg>o!{z)Nb8rf*5Mop6~=P9j;hTmaeLrccp-$K|4K&H
zwk$!9fO%jZ*a&P?^5L$oZr0kC{hRmCTG`-$=cT>WwsqDTw7s6&6K$z~cvk~sLEkC%
z?4DV;X#MLu?9vu6lP@2f{5ILaPCXUDu=zfWDA=jLgKRMUzKBvNWj!R11OHyf^GrzE
zO%(d_Pw#0A38%ckG;cAa&*dg0?J5dS@Q<}q=h(V6PTz|3;e0*;Jx+@&<MbyO>KmtH
zyu$H~(_wu6dxWEPH?WazWF@6Y*nD~jhxw%>r4)Zc%iP=PzlN!9G|Q9w>z1cA3N=Lk
z;--H)b2iRd$JFhd$U|h4oDeg#3rBv<*rpOA=`-dyp}d^ECT(V9E7>f^d>?6-<D^Vw
zrsg?(&&ycCjDNz)y-0%v60lPEJSX&Lm*3K{7WbX_>-IsYV`h9M-HUK&vPL;>UwUE)
z$>t>JZa+5VYKlLi*q`D@6t9BE9YC=HTQ>X6jZvi0YBrCGJCIH5jBNF}Tkc@So=cHC
z?G9lqmou-=y>!oJ?Aa9g!NeU(aWTXk?6f<K`@s*QIb37>9L9|_60EAvrNkc~^%t;~
z;VhQ(b=RL07rBmd4%WMXT{(N;3W{Ygyk@D5aaikr#1@RA$WgNfd<46rDb~N2F=Oam
z%7lj)W5kUV_fs6p8egRd!aAH{2v76eax`o@wwc)6U#4Pb8uDY0A3<H?yBYBiC)No>
z>_*_*jCiz1-3WeYX~O0_IU*j>h;>XtAitKlulU6{so@z&(U>RLw{30P(5+XG%M;TG
zHIn7nRgQaP;GqnWYb&P=Zb%VJH2bmN$sF7;T8|mHHnURTaDMF)&RI%k7iq4$qH}$j
zzA82+v4nF7$F)Hs79Ab1s5K2RmbcK-4u+$nPILzI?Sc+x74A@9U16DDZD7&*fkRJA
zY)F((Ms0-2u0OO}fXxKa)_6w~<BfL&;g_&tv@HSF69|pFO!yE)@D&;g^cxn^!xt@B
zTP`rmKwghS9yceUVD5@cO3z)vSPFha5sNb7E(#x1xrrt?TTsz$3+ZW&4Ld+YZ8$w0
zj8L(lh8{KGwuPy%X9+amHq(F&egphi3Ti;YP7akie2Ibu1)&Dq8E*iLSr*i=399JM
z<cjVLR^-P9D!Q}Io)(}S7<o8kFKni8dRRCtt(@RaFd;jUrJ01bSVjb$j$_y!N5u0C
zGOh#uo{SB<M@%)|F~n-)9YOGsfpwb+TD9Py6MnrgZlQ+<58=c%(;kFxhvyk=sBb9w
ziixPIuA%33Uzk!u4?kC87s_ks+3yR}YY^mQn6r4rP_hX&)M0lcU^LCW@S8rG&<+nL
zX(|MJEh35yZ5fUf#&yGA^GI+;5`F>a*#dBy-MuhTS6sipmvTjLqIb!k0}CEz9)~Rz
zi&s`crhgK)h%dJb*HB`)i9D3}FwaGMQrmG!A+JmRilH>LsbL4Qzf!p9Y`gejOJqh~
z<GSPT8Q5^}i1FA$&g@K*<@@<F?G9nri|zg}8B!QG7k>i>dm}_Ff?Qog4}aT1m{LQ}
zgT7E+L(h}GFumqAc=lq$;UGRS;d2($(Bq#iV~Df-6Neaz4R(qZHT|)Z=U~G@rL_P*
zg2PL!$A$y2$y__^4}_yU<5=MVY&fcfUtzUhVZNzlbfVyqESRO?2EvomJSr2*MRLE_
znzF_aFJSW=ES$?a-p5uChi7%DYjfJ@)i7W`Hr#UvzhW%WY-_8NcsnYi{YVPzQ?a}=
zy*#Ecf+6_59>oy;>5gJhvsvezIbc{ChRCxX2bajfhD&5&4Lv-J2uCA~<0;9b%nO_3
z-Ga{tay7P8_-V^Yzuy<52=)h)k#}Q5i3Gcw!S-AURAf(;pxHIMklkf%#ckK6I=-1S
zd+qZ;JpIKuOu5db&Wir2`EzL=+rG_bg`b^N!&Ys;cC<K#v!%hhQIv7K5d01(tZ9j|
z2bt4gB*Bvn7Xt5`ES=UUI28yM7{cA#?q_gGUwePUF=Czm85qBD*j>QEv@H%8H!+sA
z!fuOT3KpG6d7dpYSfkwq6vRDYqi{I;+r|aT=g~e38;%PR^-~Ul*SMDWiz?ybH+hrB
z1nCd+SZ7pT9HTh&kF8}nc;@8kbEcFzlg}ursGN0CW$BD4G-b=Gq8;Y-=zdbkMKk9_
ztBvM120EhF5}^bJ3&vbwcGnVwpE7gS%(7FcFI|F(j#ymDjMB;F(`J6_#a7L)f@XGL
z$OSLle!z^<>hgke_T7XjWm8MB*y4oh`4weV2t#*GsH&cVmF^&zZcQ;=>^+5_2yI(=
z4Wr&H*nSjvl~J!@L5ud@%&3>u%bOGR>P5Xv3tF}HGNN8~ugEYjd&vhU=MNiLRMe6G
zy{aKz);O4pOzYTgpx3Y$%}1&+&e98ii%z(pPmA^)+nvzc%PM%baQ*;T(>xIBh2<!p
zz5*5|Q&Fy$wcM*JIHxmWwuHEX<qKCtFK+p3%J&-iWy(LNe3y}bhnzEadb#*p;5D3z
ziZ5W~`p^<&e)o##?);Ozn_xNfq%*b1D=z5J!u!;@rD$%a@i1f=;MJcxzEj&y-Um(;
zzhqo@`l#}0Q>$rrV9Zq}&nlbh9FO|H9qXD5`wqK?V8wvS%J{mA)-C}9Vpz$tu7!nG
zWvni(;NpzN5+j}fg&l2q!@$9IDrQwx`^~NxRSgR&zX_)OzP*H5$xsFn0W+I9ekS}p
zn*a-)nN`y+nprj_$_h;rzS@p|a*0T`t>2tVly6%<ZDv(9EO*K{Oc=NIs5o~{wKKbW
zS1$MoOAel{fd;X8|EukTCQqMMF~RKqEYmH<2B%^q&clT5)XX_EMweDp(Y9p5bYom)
z4sk_4oUT)=On@<@GKVmJKy?P_IGb`yr&pAhn$<g@7WDtyCZ&_TdxN~0e~nE_xp&Qf
z|8*zLh(vsU5)Ul~d3bgQorfQjLFbt-5{VEGuLnWr8B2^ri05P{1o%9BG2jp2oOmdu
zg!4>nP;QVA;PYTi-5A6p#2g3OpTsX&4(JE1N_6960jbzH{KA)T+JUfCl4X&`P6Qu;
z+EYd%9&d(s70(d+h<y4pewa93H2Tj7pDuZ}c%^uixLjN>-XU%gjhzU}c}DUs@m29n
zkuQ5}$3F2hF&7=g@HS$hI86MmI88Kq#z=35E^!L1WH|Uk5+7FX6z@^`2PAKo{G{Y(
zCI43PYm(oUY}WWfJ%=P4ePYNVzO<npqel$6fn*MCaX+Gx+e_vEBGaEKo-Lj)UPvOJ
z(Gy0x8Imtm{MDjaD-!Yi4aD>t6@G{0E#h{CKO)%}NF$%o14h2r6#u5;Ka_0jQP7W{
zQU>ec-eHC%MXTrALGqbmA91WWUc})w`FYi{9CJQ{yq+lYn;2<cO2PJ$PZEp7Q^lA#
zL>wWG5lh60;zi;mBHryxeV2+?i_63n;!WZ$;zsdj;?KqH;tug?@p<tz@eT1K@sP;h
z0^I*E#WbF0kn4%&x`51KC59*K^LJ9Xxn2;TyvAO#KK}(uKSAWMH_NRS?OJ*ZC0`?6
zFWw}s5pNec5X^G!6V3Go`EkiRMUJa8-5<sGM7x&W$C5u4&2@(KsX8CC#auC2U*BA3
zNZ(cQJw?tY%X&F-PmU7Di{|=6IH&t%{4}vbtQId97mDV(MEYft&GiYH-x*jAe@Bw$
zIt70w`RC#TqSe=bT=GuQO!SL<zm@!k__nxD{7C#vJR*j49dg{B?ck>hvYE(t1IqTg
z=689@h2m*qPm$j?7=Nyqe7%<{+}NKX-Au`qB0q*O|M$dI;*Z4t5bqH07k?=}C0c#{
zcO>r-KNdd~jr|$w%fStZ^)?k-h@7^D;olLvh~33xeSUthVfwM6wMQ$Je6cuFyi~Mn
z<t>$L*UIBSE6cNM<ykwm4GRCMc#pVM+$KIOJ|;dVz9jx${DYXR|NoJ~4~c9GH>>}T
zuNX#dAST<pwO9B_Vxibg>?!sZ`Av)E+qLuR*uf!us^TveFBgqH9Q;>HUM8**e<T`v
zIQZ|Dd@Or`=ap`k_?q~J_@VeG@e|S5%favBMUDHDBJv|0<vcMeT6=;{l8yZw()E&D
zEGF9%j8gb{;)UWQ@nUhN$ghH|f3axS%CmL^w<_GOmA6^){o*6y6XGAmx5UHZUqya+
zWPQ!VHe!3RlUOMB6nl#?(b@rwlss1CmrRy#_5Wu}o+I*mCgZOWlh?fC2TsP{F5V+r
zz5icI{<ZkHxKrd8QRaVLv}@h%k^GT(NaQ;^)7!P~vLxHJ?$B)xZ7A&f4@8q5m!Dw|
zJ@*<>#t$F+e)Ns>88Jggb%7lh;BdhIbPYz>L!&>?HRg8_@GsM0<nOBFdil(>j>nCz
zFE*yLj`nS|y|&KAorM6rhC9WI*wz%b)p%AnfsE6}j2+^Xan8YJ^T6vog%gKEu+~}c
zL<Cqr<37f@MOzc=Y#iT<gY_<Ij&l$Jte45TALJ}-HV?c`L!78ldgN>z-=~A+EpO+a
z(=3m_ux)uu;J10;b-JQFp8M9>xGND5EN?@gJpN{|<?&;J&BHSKp)lHFT4&>yBOqAb
zCX~nhWBd3E-<G!le&#8}Mz;Vz?>|o}kMVr(52l-oAL8sQ>lnvvn`py7K)PZpfUK8p
zE4E<!wgvW=BMi2EPr&a5bQ3#Z2Tn(rb*z)F0XC$IyPYWSw{a=aXG|a1J!cBa<8KF?
zhGry#_44?zZNc(ZBS9O4S!e5w-(`wUJwDyUqHf)~K{GLW9J-00bTGB0bTbI*CjMa4
zvRIpI>OnWrfo@_(l5XOz+Q^O*V(F_MJy_q{d^j_jy7IAu(NNl|$jYW`@h$tnNsIeA
z?#kOE&`L}T^?WP#v9m8PWnU<JQvcAZj<J-Lp*3e54s~o(8|oawmv-mCPZxOyBX0V^
z2z1KuslWY!Skd9gcDF~D!;$A)#1tLQ-XB8jvq!EU(B*LU_M*d?&%JQuI`}i;&)EN*
z@n<0H`T=k4dNNiVOIb5;^BJ+i!=dZkGl~v}p52L<&vvD)@vwGFWbJds-kKC>A2#Y2
zUK>7CKisx9bar@UQEjMWqZX-ay%qUe!bd`1G+8_J(2Kno*JPzrF#4rPSGMrJSl7dm
zmcKga)<f$u(QeN@l6kPp;nb2Yhr>hJN@w3&MO_YOWV(myyKSLQ+4XRCOQuOdxF42{
zuuKycj)!F;EW?B`zn?Cn<<4DIv6P!H-P{YchB~^vHXU|yLPs(`cK5yAg{#j*(dL7@
z+;!OpL)mUm7dm|XV(0D|6nk&a;8>pN%ggqpuWJe&zP?`is(R}#EYDasq1CS=onA`6
zITadv9(4GY_wDiUEqyyZ?6z~-g-%)hu+t9f=y+$}7u)N2>(biq@?xpnt2U9YZqcaP
z$k0)>;mk;vAN1`D&C9;EnWhg8?)sCHzOJBu$NuT7ni}oC&{^qgyBrR+aC@Fu8)|)c
zSC-N4OJ8>qR*#B=P@>2Fb5CcFu@~Fb=49g7X11%%1~b7-FaylU{BYNcdkSK=?s*#*
zjDKx~-KTMZWa9bl^n`~uqo9Lcp!ppiPUFveFPy?*WvB;!iQLe`yBcZ3XW~!jr1SVU
zl)_($;ScEVIL(Bl@%|AWNPll%FEE88IAJrK(B}sX52tNp8Z+>4ehot+DZfH>Vg7XY
zqC*+^BJz0o7t%Wkf4oi=^zLS8;SzfBG;zEhyy-$Q(2Na*)3zW#T6qsrA<ztDgu~33
zaxt@f&({`QME^3QEtqmQtG&^E89}LG-X_x;g?HD#5}pXhr^0X7-;5|~4pOHs{7!v-
zrKjfLs}$drXfy}I@6~4kp>~-Oev1#kU;inS6`F%f5gy)C|70M;9g9$xx&;3BRnq00
zCH0^j*qfdhLNd+g^J3P<KF{RfncIirD-`d5$L&jT1hz~LHM#vLzD#j0#r~|l1F~hY
z<!+3zgD7&p+<}b!8%6Gjzh(^=rO%p&WbR-l9tkm<%7H`7ZmlS;Pu;+?8MPl#^(&wo
zIFu3>DaoROr8|tJ^7mF2kBcv!jMszuMmO*rYX1L-B6I`KWuZKXSsaIThg0M#)LGr(
zaYtn0?>LHFpT`|Zk?*lt^!OrQV=-C?aTG_oxB_!l3S-T>GgBe*Vc~EsoUB_Jek+rG
zkI9~b#}{vg=;U<3p8@f7+nMgMcse6;ePkzR5dKVyr+bL$Xe`>mlxIXIXCeZB5Kps%
zX)cVXF`|<*4}qKGX&z;o+3_?+baFXrbuTu*?JqLTQl#<QZp0r!<XO8LB{k$3du&xi
ztpS3a2{-Xo3!&tPt3v`53sGQwr=AH-`$npWy)%t6V!iKVHgI#@;?y7Y%?xTJN|_Mr
z+xy7|H>5IQRzjJOVs=2)5N~Q!M5H#ORYbIFaMV>nv}<@YJPsv84yi%O@KuK%Gp+_D
zLy`&(CW2jR9ba~!L_xGQUZZ3<#dt>$W~3X6P9#eRDEc7Q3@9Ur?})tpxXyTjbDnz6
zWmneF^Efty6TEUwI6Z!8<B>e>qVP$RkhfB37;Rlh&zB~A1Q9kxAe^4IMwoqN4Lz(2
zs*GC~rgmu=uh<m9syPA*rKT%u=<&M(Nl{?j<--S^4dN4Q$hmDHJ+&r$B%wxai#G~-
zlvmcUS*m<na^>3=+RD*1KQ_>SZFL%82AQD>Lq<(=Q8+y;+-MgDb_~iVrf2>ALPA?C
zBZAI91y+RZDS-H}jpxs+LTuP=g2x+bVnhzAL@2?6F~K*%!-h~|w;%d0&=RKwN*&r4
z94bFK4jYapE56uxhZ7viHH&@Fv%nWBYv@_(3)MCBT<;5W&HURuUIBGNHrsFOXhNsx
z@Wd%P8llD|QkF2K-{|ub2}_jDDD3doM<u=@qcuorBsOXdRzYi!{&6OSk=uog9wAFj
z<e~IBdL*GWm{#O#4Tfr1H+xE2gSJ;B+9oB+LQ%%?(S9{H^gF?a4$kAtYUtVE3zaqW
z-0ch1HS}!rg}F65;du!gwb_8zOgN@!r^i3Y!wG6-p$5XgsH*1GtcGy2A5N^t1`W4R
z4L!f`!*>8Y!Et^NIzLdfajg4y*l>d&{JL=o(({HN&dN^2hBIPb4LyB*;j$Wf#`;2K
z4Luk8LUj#2d=?<jT+>Lu1;Z1k<!}^k9DD3~Y}k8Z2R6(-@0wnD4niH3KnA>w4d*Q3
zH@DI?Hy6IvxXuN{GE?>CZoGf$6vCdm#Uvh0@bLx(O}B;@%KO+-pjHQcLwb2O;H>6l
z6Ei2qrPM2=msbyt1~C$w(JQ2fCk?{wxr5BSqWF;nT}=2_4VFSc`;9vbe|c8&swa6X
z!JX~yh4gI4hTD?AkOYNCv7vl|ooN!%^NJr%?6%?dj74vmn()V-szDV%9)Z`f*`;mh
ze;->eE-NS&=2uh6Q0j%e+oFE7soMGMH0T@Jdrq)GrlISO&EK=anp9+Jiw!ELJQw^s
zR{W6_RO3tB&`J`gOZ+at6R<nBW>E1g#sUxv%->eMPprf`5DaKr!)TtGEu5+fKkO)p
zm|*1BBvP)nHFqHaPY-k;u?1TLr%KC4EO1ckY}|ItzT%JVH|%0C$lvQR1oxb~n&^Qs
zb{B&^z<%Ss4ab?_VZ_PNKXEum+46br6k|gJiS>R;W-`tmt)v$5;AYo7xHW%97?TH*
zo`cr%st&wQ{7ZY^>;nEwLK`lw+m5*qd4CBsjo19@x<Nc<yodtl|2I3LEm1qV6fSK3
z@(=siIv#P}CEv!zPW=EIJMsWF)Au0V$!LT<D`W5v!N%UTj&WyTV{dbBtz%eUY!_qW
zE?Z~IU>7V4gfl+azQc$M{bP!$|8rDPeT7M@LYq(>!g!leO#O-~Dh^;m6&1f)I6^1Q
zRdbl7nEJS56jPf;y=hi4wON4_Qp=;z;>;?b0%=CCQ`&g-qmd#nd#YFOZf{NjG*&U~
zdFNC3->Vz~tyL(c78&)_C{lW}3%X$@_1-5G_3qQ6YsYpSy_{a<or=l}V+bxdyYp4}
z=UuwQOD}+ODY9J@^KQlz?9Wr7^p^{%QF_R^r7-fSmmP^3ZPJgSH&uJ(kcr;Bf{C0i
zea?^&#t@Q~OOIQx)byLtD>Z6<NgAes;mo)WB_{NR`lOlC+?f=g6Z>1zJ)JP2&&YvA
z0ku<Ki_kRdzd-BM=-~brs-9x*V~k~~XA^U?|DRPrl@jrPsorVDsLILza*fkW+>2?H
z<T{}R*_l~J|IpsQd5``YebaH?N&nV2wf#i?SL&PcIMmfQH8(%J@#aqnK1kS(RBZo@
zzG)xk$4DVx&d6cncyWR_U7RgmDPAQm7mfZM%GoIS4snZU^-Xt5{*Aa>+#~XRh3)x^
z_=V{5-2vfdUUIOR<Zfa=kuT9qH%l~nageW<oIJnnI)-D+(CD3le5q!B{<vZIBa)5Y
zDdd+V8@*G=Z%Q`$aFG8jxt4_dSII{26mlkxG0Qi4r;uAnHhQO!PnO(`glzQR!0$?)
zr1<HQXG=DEZb-LG;YObgGS4a2$Kh_4XY|=1-!J(=#Tz{~#B*es>3^g6S0%qKd5`3S
zl8xSJJ%7}k`O@(Q!+OlT=#Xi+Oqu4IA*A~biSQzYcb8l&IYuI#(N{yd^A&!f(p{{0
zGfz6=uTZ?1Cmr$)iZ}XckZ)D|?Ih$aB*x-@A^u9?PmpNmGm_1`vykbSp08pg@1tan
zm?xTdbA-2-e3Doso+`$~AtFCgu)Hy1i8xWbNW4U>5-%067MF<}%42!vdIZ-?-XQ)|
zyhq$Ba`=b&9uc1qUlCsw-xS{w_lx|E!Tg_zN5nACe}qTG24Z88ze5?%pK_#~=en!p
zUShGxFFQ;(Ml2C0iqpgyVzoF=Tr6^S3YK$&xKgYUx#T?K?-n<SzZT7X0r4+O{+;-S
z__nxD{75_^;z4Z6H}?gUQ;*jZ*htJ1`K^lKokVkAfZRheKVC6@sA%<M&y&oNAI6*e
z259wUjlMc$j;S(!o@n)Cuaa!;Cy2j6@(;ze;zrTjUy#mxWdt`Xe4Dskd_pw$8Kiqz
z^6$hqMKkjX;`d8FAoA-R+w1W<1^GpgH1`{@iR9)YKi@I_6tSDgSuPmfTkI$D`yRu`
zic`dLv09ubUM(&YZx+{!Tg7eSW1`iIeOdDFM1DkM{RhO)#3N!DHzLMIL_5#5S+4=%
zcAbW{iti|P7OkG_8It>n1I2Sht2djxj>A;NTfN!YlI=X$S4v(YUMv1UTrJvl9{8D*
z`|~q#i}(vMSzq=Ug})#s>&w2Y@DId;;$OrsMb^m;lY<!67n_JyZ`SI`o}zH8C)-1E
zAJMKCF;?<;u~aM*XNq<n?fH_g5R>&~*D1V4yj{FYyic@xvyV!CQcTvDeO=+ZMLX~I
zKFP`YvVT*!hZj!vmsw{5%$D3(Y$o!<Hq#Y|-9<YOcR$HiZ+5igapDAVvN&C=5HA(&
zJlsnqUnBBMI_qC2+IhEsF8NpD!{YD7KZqZQc3y3MjAwZfF-L49wh&v3CyFPF{Cdy)
zXNd#E!6HBBGrmN;TwEw_5N{Ko5T6!b5?>LmUh8L)tzK(J#IMKdwKkTVJl}N(g?AFE
zLBRGEivz{8MLW;+d6KDO!1Nc3v&A_gRSg(_tw>!1%In2V;#QF=2aJD8q|O25*Tlo(
zU&U5<XJdR@(au|au4JkmFn*Fq6$8q1M5+@|zDA@z0cAT+^+w5do@$&fe^);k%`*9u
z-y0h#Jo){xgTgzBg<?0chuBLTBn}mai=)Mf;uNu5oG#827l@0*rQ&jNwb(=NEvEh7
zj=nR-p#H7zjP5lK-D});@R#Qf9{a}e_y?U$$Mb}Ko`-Zy$KQO`;c;hNU;MRs81NF(
zyl)E+#PJgjPI0Fg8{PFVT;;n@6Zml%#PwXyfj?N@FVFxg8d+z(6A@tjjQbVtOHZ%@
zIUC2{J;8cEY3Z1`)>$w6f%`!w>pL%MfOH7A&X&jDOTqFQp+j>J#_}?-+47daZ}Y(G
zY(RM%=#jH=9QO#8myhyxBaG!`VzcG(I<a}+b&7NSF#!7MY#gtvV0qyV{{FGNY;3l?
z4e&EhAvU@*apBcZI&O^r8Ma`$q0s+59)0KSNLP%!*0El?t=NL?%S8KZ|6!Nn?Rx@#
zG^YYE?hBN6Jo?TpQQmKDCeZc^iBmJ~df*0Gh(HvJu`$11wu5a8bc0il^Rx}Zth42H
zF6z;(OElq*ITve}(|R1QzH?!LsqHBG&NpqkHkPrn%{6ToWW^e;aJ#g@tgD@3*G+2@
z%UPL$*-g*g`_4ShzdE=)+sxP6U{%A|%JL5Vb5~@=n#3|!Hjn+Gy#A`z>t3Gr{D;mw
z&d~bgVrV~mi=7RTyJD%U!l$=hH!UxHdD<$^jjX^dt@RG&Wvz17Inn>D#l%9ZLYVV3
z)Gl)KA3qEYD6S2+UYQqJ9*telC%k%5^YbwaYS})|Wr~y)EA#&NVc5N(&!W8Z`#js!
zS>diqH#5RsyEt=gt5^o+Y=su@L3{*ni@97&+_N}8Dra)VEUpVM=d1hpk(73v;}kQw
zmOPGmSvhm*aLg|1hc_C^u(x)V#IkNqU32<o&fe;tj+t36cmgxQezq%T&2_~M);v?}
ztZClQ{mY{2dh0UQIGs38YrR#N%d_Wy><fijt;<-!kXEZOU+A>rL){i{{e0;mw`cfs
z?@Q>D4}IZK%ES@1(TO)4NgZ&o>F)ZR-*v~n%*?xwq+XPH#JzMALcZ@j(sc8_I~IB`
z9d1e;^g+cpU`|%}&UvcoTlM?w9pFB)FFX6*BaWMWB(1^H`u+DV4!_s*{(ZM1$J5Nw
ze`s<2HIE%^m9pfB>ppQXn)+z{zI*$G?mrksKZe`2{XFG>_j&54#d}ko&@25uhn9K2
zj(zUiw;TEYU}_v!?Dy+yi!#@uSKU^zoG!<nYxcdS?>56cvvWAl?0&Ro|H9*$V-~sc
z2JCxhPF0L~K0uzoH@B><qjl_lGpp=-)yJ4sHjG(i=iG1Rlzp$d?wqnW?V1qFTARA=
z51X6C&eJ@yO#<`C{-XbTO>e^<y^s8y!8TEsdpc*3eRo&dx_Sr0^~U3PyFJrZE&SxB
zdvn*dUgPas?B(M4mz3wl8m@DGe15A(OTSmjxnpzx!MS5|&D^oM@wsDj>&zY7*l3qe
z?t9<oSK&;1`u)tc=fzg-$-H@V3`&pf*1Vq?%f9)+J-K)w`uD1^TZUUfW-25ONbn^s
z=%7Dt#(%<TW*IU!m3K1lm$*lHCk%!c+S&gJ0gB_T7{PDsUdKs{2&LVEGQHjW)4Q4>
z;gp{;n&b3dpQ}ws+QW=~k-_KR%#cV5hrR6-vwIO6&f|mKqpDCi|2%p*kQ44Sjoyh&
zTu8NaZy3EjegH32#UFzJwe)V3aGOB}1nwfj;Y!4%n3rGajL&3v9i8!LXkHFAnj(8x
z&Sjc1)`^%Q_RDkf7%H9d&;p76Y_nJ7@OeO;@yY1T(3Ls2vkC2TBF0*Jq0%;rn8Bq*
zN}QKIuh0oCmekTo8O;_g$!Ue6GJe4FFf%R7^`62Xe`Z=LPCFT6SV^yt`xFH4G~}u`
zZKe~#%nwXA1uJ`p&I+-$d<H^)-}tkz;Ib3yW71?BqwT&S=Fc_*ll_c8Ynl`Cec3}<
zMSm0O)OY8j4!1w+HcI29%K?ZSD7z1!Cx(y)1Chs#v0@(P2K*A>4y5=B#S7qZ2T^2=
z4LFYH4yO1J#o;V+2piNC5xMMgcPL}Id%3SN@i2<dQ~WVwjUGBj)f!Tv{ai+JjH)3O
z+KoiZ>4wyNAI^TEopUY^tUH3Wd`yw2vOAJu2kb-cJjNRF&lGvE+)?cD^KjlYG|KOz
zDc(pC%I{-XZh9JoDH6U*;Zn?X%b1@~z=824{tj-41MZ&3IIi-P%b{QQe2VQO5NVL%
zi^C}LOmfFF_7aGVK4xn!pqR_oH@Ae|MN9}u;wp%ZIRNT@_bCL1Rt##)VNLf!UmDtk
zClW7KI`_VL=!2#QAnriErtiY@Cwh2gH^%D<US#mu>I+CCAvKGjr0eKu1ka1~MB(9*
zoy|^$r!73q??PfK5k-+RR2pi*k5X_g8J>wm&9S);(iFWZql)=rYa%%sd=4X@zZa2y
zJ`=G7fmD`tUw*1?#3lr8VZ`rt*Nu1sfxP{=uN{s@oWKUy2{_#k)UMPpul8f>+Xt2G
z!wKd4Z$sby?@#?JHG8AbPbK^Kq`*|M&-UjK#@qGR&JdhacZOh?*ay}2b5)2G^BdOH
z({GfB#p#d`c)*)*V&IYPnACCg&NmYVH%)Phj441Kwfk{Kbd%gXkP_Ea3#P*%4^Avh
z`+^gK0X$>iaPS;X0!iYuq(7hBiR%JN{<X&Q90W#?9Emm&NECP7;e%={!4U|kvJpd!
zcNAf6JkCgh1wc`-7~Z(!Pa9~-5w{!f`NR-Y)%*oD^ssK%IiKJURL?;;JuD94NFH~1
zIb{=wAvpD*eY$BOJyd2xEd+JgOgKFgjWByb4Lz(2x~!Yb^uD%Ylay7z9*m{H>P>9C
zc6j)>hFT<{25gNt06Mq}YS;u-1TzCnSRANm>%u@qer%wkx~2x^GZ*yq$qUV1pm2Iv
zo}EY7mW@s~y~xsRoGqDgLB}Q_EKG72>9_I4@Jz&pt|S&1?-*hdQqpn*xXjNqoLq_x
zyA6GOc&_(_DK+%0_J#5qde-~G^qNiZJctdI4kw?)hRWC$9&yx=IPfD-t#L8@9fS=B
zp72{WmSAEWqHPNkxyB;cIG&Ibu~A*VOFs2vDV1ZRx;|z4IV#3Uej#JpUP>%C)2Y^c
zzMLGGAtk5@D*KqsR}q-=mpRxW)3HHEzZet!+8sGsQnqm~wnT#{?Z;L>Sa49IcP(nB
zjyd{;_y8Mp)2nOf`NS8dm|1#}f-&Va^zac2VY->qnx9*tQ%iI*;h1KZp0oULK2SRG
zX77v-qa_*GFzM-8fPci#<7X<i90^dNam|sngULRe@QcM<-SkjP6t{~+StD825L3WN
z_72NK0$bKlc+SCwYl>ia$f?XE+3kL}X41<>;I!#)54EBYV;l=&GVE(0^=PL4z*IS!
zU~i+4(S9Dkb9b9uV~Iv+y@!1;J=Y2X^!7)`Cl6*ozS+MKgumZVq_;a;C-KFoiBs!n
z@?d&-!C(?tVv+F<C;V#z1_!)0`0-Ga2h+<-1U*CSz-E;E>0w7A94$7Ey>%fr1QFbS
zUezRf9#_b13+WkZ1WZ6o&uDDOK=4qTL@bv*W(3>Ofr{A4>^nYISUPXz^gjx+5c+Ky
z^jpVxp1?sReaZ#sMmy;+{avu-!jy(u|CKNovReNP?~bjJvts$e)Z|#+>Dbs{>9%Hj
zT2Q@xBudze4fhd(r#((02RCW9**`Hy5-d<LwiANt@xe0f!w0i*FR)J^+=0zAh7X|e
z*bq1GSmhiop1pf7Hnf)*WQv-<!0v7c&q=$RJOi%xlkz~%#fDsj`E2b}w6ql<*k<}O
z3j7osf{4$t;S}zlT9jYmoZG%l+^&F{PyRh(wC$aMmOf)M(Umwk6E-D0m^@&C+U)Vg
z>BPgSb8dP3k%)6{`9j;YiAb@?<R3w>4*z;@lsHuJ=K~WnMXK}hkFm$*3}i#C94vGu
z(xLGL6+B$$LV~$7aK5ItTNJ8t@@o>6#P1ZBA;}FU$5`S{Yz>?%o%Hwf)4yzwdEasO
zZ<N}W!8=SU9uecNhPVt{x|4}V$HEGyWevq`CRGW+H+jX*Ml3}(2yL@v*ycu1<De5G
zy_?tAR@YCo+K;eV*j~1VCoahnLrzirpkAyn9FAAeSM0CAh0X)YpDC%%@KxbatKu&R
zEm1sz;o?E&o@#>dhrf;ZGk2m&w;gHY`P+uAc~bE<oZQc2Cufw@%rJ21|J;n$GiSjb
zz@K;&y%aDGK*xW@mH>U0uq80ZMAie(U^Jkcos7DGlSMa=wm5-vTsMlI0kJh?Z+?L{
zE9&JHco#)G7kRCFVe;$NUi|_uHv(^gmyOx5VLlMG{wVwdy1w!2j_nfm1(%@~V<v#f
zucITqdC?9q1IWjW)Iai~n34Lu1<~TOTes<rfK^^WVSledfj75cc$b#N-i-^ZJA3<`
zC0%;>ex!c#iY4tj7IkFm2SV>6;I~&)-{jAm{U2uD>_2ke>>*~}>}or2_AO>!?6<Fo
zp40MHPKCYJ$nVGH9~yZta!!8`JMT>|@EX&!p*Is>W9H4Sy(0Px%$t23%p4ZGy}Z9&
zS>XN9eNeU*bI~W+(WDu)uW_TueUHn@ygykm?nLiC%(<NtZ2|jj*Y)R^_U#Y+NsEKC
z5GN)!#yrQ9r&WwDoix2HG5IrQQSUo{z|6ABi{?9;BRgT!5SY*UfAzG`ftkEvtzgV7
zrp=sEHqSBBWzRvFnen--vT|1CI1Eu)+mB1)Q;NqYgHE1d+E@7ZXXcJ4icclZqI<xY
z#KgoW5w~rKPaAH`1?;@kCaw7sk4J{%o=81#z1PXlruY+Gb2@Bm_hM4lnMvHAJlssb
zUMCT!71N~WrnxB2beezu)u~GJz?b=F-B))-9bsqOPMGA_?lM*@m5H;tx@<<p*wX3F
zKWWGUvk6`~eWz7p_HW!3O$}zA@Wd?e|LU2%Gx3PxZ@{D3Rqzq^HFg#Ayxsr(?J64C
z=dWSn5l``7F^@OD`R16q`Ns^*#--z#$GbUF<C$q*CF<B!1g^2V#uYY#uR3_OiQrw9
zgx+`qv9XBH%|=hXJ&8n}6y8-lL+mXM75OWT<&6`|#EZpCMZU{3-L>KkB4?Cg_#NUF
z@!Phq=zxx6J*SB=ak5w`E*6d6G}8Y}@=o!fn2y&Kme*M9D4Gvq2rs6LA<h1x(QC%2
z_;||T1f@6n%aG0ICghu^_$w6ueaY8LHu}m)zfST`6n~fGt&)E!`7y~mB^&)@<ln9E
zKZ{?8F0OIzmzj4P>2f4DCn0m0J;ob7WXJ`QdnleCd6<qryvb6LBLtKeh|9zqNtCxn
z@-33@lzflm2PAKoZ1jzhZ<oUPhR<?#OMXxCAu$D)JC8>?344q@676Xto-7)@V#N25
z+(#TDjuK16G7{xZBa!b4$&1D1B<fi!`4;g$@c}V;-rV;T{-Kzx=Znk4)Qf0Cb6uky
zyuYwL{5nILpEO{5$tQ_L;;AA>A(@_I-Xwp1l4HaYaiVyUc!^jk&K0i~mx(LHo5c0v
z2JxrjJ>phzoA`+Mg!qd1s`#e(j<{buAbuu(TXr19ybqv%_;b+olX$+!pNI^fB3k>6
z*^>DKmho4L*NHcZH;d~<ek5o5d&GytN5yBv7sTI-e-O<#Yvi}~8;2DBndtHQN4&M)
z;Ad9K#-0moC;2-fzq>NNr`T8I7kP#c6Gw>S#1e6eST4>M=ZIH|{J_WZt`lz*Zx*Q=
z$oSjDJH?-i_lf2wH_|;MnIDRo&wTy|UzPm2XzexjNVfJGpGfAHW#&&4ljk*WuW)Ox
zahha1kNGgkBgARq4ABg1p?q_{1XnBkX7P6MF45c%k<QLbo@|HlrqaD5@?DPYw{{ta
zCI3~#Jb5NQLp+vU#z{(dir7sw_fgc-Te7v!F!xi0Tl<XUdCbd|e!6JwG3HBNB-;7R
zuakVE_(Rd&cYiAR>*g`vq4>we7scO*cK-4=B~w9w{r9Q(SJ6cn!_&nqv5}Z3Qlo(B
zI*DDy)5K!2zc@y;^OaAOJVl%#&K8%5*8XCJ<eS9x;s)^!@n_;zahv#<_>}m9__Fv1
z@lBB`65PL!#lzxXMe5p^eiC!VCSq%`otSKgahk$=iv7hwB6TuY{sp47zqm;9EU`+w
zTwEwpiG%r9iT@$qA>JoGAigO6M*Nd_P^2CR%gYjz=Pi#aJYVcAb`_KDF08%9FvU}~
zgyolt)5IB~ov(bp<nM{siYvsML~5t7yq}78zViDeQ(uMgPm9TR8+N|(-HNA13)6oh
z9ufa0Cfjx7;<pOZHxa1<L-{1JQ0yjBCx-DO#BpMYNF^D@&k`4jOGWC&F#bp4E#gM;
zXX4Mr9pdBSv*L@QwdZ(4GF4|-{z0*p#J*cQ4;Sx<jE|5Ar-lvXW@1##7dwib#ol5+
zkvcidKUVy%SSrpF7l>5dVfq`zTf~jxPsMx0?cxrR8b8ec8}TjiJ&}4Lj87G_#aywi
zc%pcUSR_&xi23`AxUBvuJC&&32lK@aqWRs6dU{CiC7!AGB#t3`JM-elf1Cf0Hx_Au
zK0)`GF$UoO>)iOk&n$Q(8#fSt**@!{h@f4hbvCXa0&u!I#ftdi1lX0}eW(d!CTDrL
zY|WQxn+KxP9ho=}gLT$hh5+kl+|xLB$6>S1#+4!<SnqRf5P;v3te5rKdaL2LdEj;0
zVDKhNkDQIGfLy0MoYeeX$nsddE${pA+dS|(eNf&YdgN@}Rgi<_y^iuGB8=r_VzcF~
zf#2qV*SQwu@qODm8^_;(!SZ^Y;_oNR%f@EQ`w9HaQ;3ajAb!;H{n$FjaoZ%?bX##k
z9?e#SV@kFS@H+YUaa>G~9P6d~CAMJu`lEfe|2S%A+xHCoXif!S+!T~|x)nfM7suKH
z&2~nkJn9EnXVZ~^?s7Juyg~$W+|bs`cCc;1@?OGu+7V&a+45j3()}CRigfGVqtKX^
zOw3p~U}(&RezA3~(;>b;47>SM6LS<>5r1y{RLzZFFFrT^+2tEA?-a{ebwZ5u;x8+2
z6^pE@7wdzi^X@yG>D+g?(T=p`upxo3Nn!f(rZ=O)1Jf7Z9toY!dGg)mA3M|YoHd*$
zKeT#TUdqY`4`X7kBi^CVn!ESC)0MO3bJqOOiqMhJ$KJlTdvWIclNUSdQZR#hx0n-+
zbamRi6~nCR+udH6qyBo%td1GgpX2Q6&mOtP#XR)eF|+#hm@OavO!zaN+iCn62)o98
zYu9tJ%2>+!ft!1xl+Zf2XE)5B|1@Gg+m*h~{oMOFvd&xcYB6TA_i`|EzH_L)gW2)x
zwb<g%o$qwqxX%fBE1Imy-GbJ3Y_cMCO*-s9URngL`~wYoTva^q)4$D6TfgIAw$oxu
z=t%hEp|QsfrF7_f=*2EYhx2m0BW~@vdq3#0b6<M8dnEl}pF=kmA?(l}8ot}yJrXu@
z=!kpJ?St9zBlSPOrj|W$`y$f=>G#DVT~9w8>BO1&IYU3@>Q4_HiG1AkaO%*mhr|9%
z{g^eMv+Q%`e9SlB>GZ?dotP%9+4M2@Ji;<fm=h1nL|BFiv$O7FPWnzecU5DRflD{{
zh@qEyx;-|VqZK(6!m;uW)%VZ?Jux%?TF%UWDpQ={u3Y#@<DX}&ZMr73uTLmrW$N0o
z<qcx>*4|p%XvcZ2o?XIO`7@3&EB}3(mA}hz&&r=+X64U_&&r>1lv(-5_1*OOA{?Pp
z_Bd-g#a8ce)}M^?$!T-={fvKbzWzrsUw`VF<$IimtMOp*ulcacdsZd~7=DE7ZnwF<
z5`SQG(G^j!Ul;-;=IqBk!U-Qh2JeL7@WQYm2k~LPA9*KDVn`^3FE`<#Ow*Ci5LjVw
zxFp;eHxaM*)eH%z>_&8W3jAK5n@vdCA51y;<DGvOLn0~HGR^7870w%gknjUc5j~II
z^XSc=MlXkC!ksRsmueW{!XKCf^!A{F28=E~hk!jfi;^2LW8IPPpO6oh7z+>w-D&v0
z=WYj5%v3_l%<TOsWlVFU`vJmJ!%dJfEiZI$&JK7YW(0my&Qr{ZnfyOw6`OO;AYhg8
z9ke>MMWSz&abFG#pjCz$Y}qP<j_gQ`Y42CsoX9Jz^A}3o$XI1OAgPIyVg{(T<rJf+
zj3=3LR>=J$+TitqU<@xRLafI(yqFzggEG6Yk(I{p8(vhKG}&e}XikXvvnQ}|bB&*d
z7rrn1LbmNv6AHtNiy*n2DhkSF@Y1;)0ifYUe|lmFX>dMM4PeDQ)(s}2VQ!2f`>H`1
zJnle>gRnKYgt3DtK232viyX`b@ykXod(}OgvFB4{uew7ienjyV#tx&%;W1-)aSo+N
zjReCBBXP*Q5e+ZSHT}P$e=ZN5JDip5L0m4sDY+vkHoz|AE@7!g<RC#V4~ILF8lRj)
z!MD2@RRHnl6k&HUn#J}_g8;h=Bm9s8>@LPI=Fb#pcVQ&zj2pX)v5Y$xQf?JI?l_9e
zDGp?7jCe1^#ynTt^BJ4lhu-mQ$s<h2N3(kY#S%QB`M{Pqiz02B+>)0OxR&Bvir=O9
z5=5TvP67A5g5g^j{t=V4ii=r%b8Gq>N~fY`2MF%3`EeodFAxVKGLOe*E<JC+a|=Ap
zn5wypB3^;iJPV%oc&%*S44y0K;g$6QJ)PnC93He}BK~lZKffhUu_c9g$!ly{VnnCO
zJOsWTPxCvb>4!9aYmGRT?}bfxBjKB~U)HNk_iVf@BRWksAuvCl<~62yBc8^HPLrJo
z928IUI@27Cr!k__q62n;YJ7fOA2Lli%eKjgO(F8O!Mnw=tvV8h9N+pX3je*WI_zQ$
zIAsEM9XOhHWrn5!qYY!;fiX?ryrY?K-qGBeceJp}Hn8K(YcthmapIVtHSqK5b9h0U
zWf|x(<M4<ec}x3y>ow#fGqfFv?#4TU7-GD}c!LE%Rk#=-amN!AI{Cy>;~h`%#%R`M
z;9Z+_Lm`|dRV*Q(8;(?3C1PY-c$?!)f@0^^h4k>UM8U*~Hk=-Qc{b}V(8J>6OElQJ
zOcAW~gJ3KLzXy_*X^5g`C^Hhdens0B(!+ZaG*SsQY+JlxW|;;yO%3oDVhA)~+rmHt
z{MbMP>Mql8GRi@>nt7Lb<HcSR{HelVk~*+vr|DrecJ&5ZB@@~jZJe!;aY4s)2n&-s
zq+uJ+TU;k>=n&#UB*CQcg!xhqLyYb4n+G%eB)@>8n^+i+Fj5m=8t-r-Votlt%WCN1
z_iuDwWeq)fzEE95Pt+IY)^vi$KTpO4Th#+XP)mF$<Z;-neFptguvz<zPz|M-*b)X4
zSUiCy8VscQTf**wt18e$BUEE|)mI=keZ>7aT2i~8O3HQ@VzUjRpZg*65Y>&UjpG$^
z8#eS8u>~9Y<+2)j9`c3C8hW1bh3Xo5e&-8wYu<<F&)CrOM6DlwWeq(DWcYGmgYk~Z
z#U9Xh16Mauhz)B9Tv<cUXg~aIfIEctun0QV@d-BMBK$g#i=LP%cr?qu4I9+C=he`&
z!xt{Ap@;7;h^efh=L27WISM>q_`=*8wrr58b_CBLwgT0m0^|DP?<8ypBG|(?aYrZ4
zka$Y=;az@8;tgzOl?3j?UTk%&Ef{bB8%}b<-!bT;Z$PW=#D;YlhzJ_vIars0jckIg
zP9Y3vi4Eo{1fP{KqjAj%G!cT<WuTXr4*Hc>&JM+3T?Tr20ihMdbJ);X3v1|MUm%<Z
z#J`fp5HuaZ&4Gww!wn&!L(j{B=QS^EvKP|hMtJu^dd@OJ<-!_zV%Ttc5IpuKk-d72
zkm%mwD9AXL&NJ3^N{AbbcNF2D!zBd!8WwnjfBlxgXPiwKw7Fo8&#@V$@e!-cQfFcG
zdM>Q1V9Nok0$6Tn9S4S|VylP2A%=cdh_xJekM4yn4S{BH2kyjc*x~`a0kR8&)%p#>
z3oShCCu+R&20R=adWG14%@}laX_+`DNAlEUfr_!66g2e+mT4bhFz2|^KErThHj4?_
z#~95(I-oM%?ftlJEss?$uWJ929cNpFwNj3jiw9~MHtZF_=U50!DA`V-AHl})@Xp1C
zQ;w(0#n|8_R%1gmo3I-{mETr|Bz|_s;cp6d8|q55YGg3>Y7<K}7~^=a*ov*0Q)!mO
zm}eKpsERL)!RQ^>S~&By#Kln(F~Lh;lPJD0Mh7&U*C!fG@UGVYx4+e91&(=K7^4zT
z1=}=pQliL!-5G;;4)Wpy*#A84JUiH($>+dWB!}r1!M?&JIf$fg7lH{rb_dxyc>vBa
zxrP&pW~g!YR7aCoCr|RDv@W~ul~ZG{8eR{)YHBjkb`}-L+YRD{CTIk~<LE!ma##_M
zCHC1igNc~}rZSv2*W9I;#LB^R#Yl(#CU{MG&VrO0dgl7!iPGcekZlTklWm!4QjQ=h
zv0*6_C;d~}&)``N`<a~7whX?~Pi4ys9tsvX6&u4yj-I4B8Gl<i4|X#Y%nSt1`NU;5
zt_pD!xSx3Jd|kQR6_!hm#g>lN^*E6$x|pSfCYjvh2<|Xr{kEHPhJBXYQ0@!ENY+j3
zo3E?<ETtufVAE-_Tg8(8k&EBIuScroCgnJLkoeR06%!P{PXDDBrESM<w1KY#xOLc|
zPayIQArKV7KILKy1o2YtVuIqQ&^No#In;;zaAEV8e|Y6t$E!YsX4vZ}1AbmY+1PTi
zS=S2wC^nvN{ju?o48>;8jq&jFklMp(^TiOxw2b2cvX1W_Te0oH_Bghk*m$(8V;n8P
zUct6I5Y8~>VQ+pC2)AXhOWBV>7u?_Fh{Gv}RR34asO%yv|EL+&(=ekt5v!%pS_+0k
znXsgSp9WK21DHAy1zrVBfA}{q>Xk>^c{wI18;hqPQKT_*RU>bdf3d0x7H!Fbsnpl4
z)l$!{)iT1HAH`ZOSka~32}RvuT1B&}9bN%Uj&>}Fp6OdvZ8ug`IkdI9cR|64NP!Rt
z4=sqo|FZGlyPy~RPkRO3hE48`xUCDud70Hq|NfdU*TNWT35=n>gfY~QWDEt{ttj^+
zBl4hEU#q`--(^Lw8cV1bXbE*2ETQU0TX<KyL%fV}u=c`VE(=pN1nLRaI4ZHei*F$1
zFX8fUGpSiKPpK-KTs>{p%&O=qQ>T<xmj>mj6{k#|HM6?1baM5Xv!+gUzC|;sf6`K?
zy0p6N+pww9YCFE|+%XKS>X<OqwU!FlL`|5$Rc?ZYP<5=N5~fuC$~a$VB4v%SWGWS~
zMnb-08BQJV+DE>|i@9fgb6YF3%1j+|sp&JSCfFha3mE;YEv7hN^7S@Td|rKx&D1z=
z>c4HKg3tD&twlrKhn#q#+_;aPZ(=jW<8Tz4siQ1N6F;S#RMhd$*i7|detdL@iG1y&
z%vV~nOuSgUR9qllD{?e~>DP%H#Cyao;;%)1E@ArLh#Xv^{Gs@%_*aqdi;S-)@?DW~
zQ?Z@cS>!t)<BhEYST5PDK>>NS<o^&K5uX=76|?#NhV&fbBl$a*<e(2ZfW&8?!J@G#
zz*jM2I|UjW0;DsxQ;@5a&wNjYyhQT#B;*y6jqMcV4U+Ftys;TTdB%1M@ee6}r{ayx
z0OEfy`91NFn1XYR?dE*8tgn&eR+8IEK1DLmNv7{5`D}5VSSD7Ai^LnmRV4CrS_sy+
zQS#lAH%qoQQ%@?~*a#rsZzaE`bni<3P_nU|Lb<h)vF@FzCym6{!W<IiG*@_Q$;K7{
z`MOfZ@jHz~`k2z4D~=P5?myzqS`5fHOX2fGV@rkbWs*6g6U#HY{iy#og&Q4z$oDJ$
zArkUV#Xm3Etg(Rd{-|{CEBt`c{YA3T<wrdk*awzlboi04ndJ5);tM33H53qkrsTmS
zwqfE(g_n>>S1S1u$+#R%dQ@-7=L+-l{zvAC=64|E_L5H$i$tnsF}=C(fI}p6T!i5q
zFef?ONlp|m5-$-eMUJ#F9S7)0j?R%Q#GAzR;s)`j;yvP4ahv#*_^kM{_&YJ#rfaXl
z|15qc9udub4DE{W{sJ}@n~8136UDCLY2qM}zlE89lz5&vQJf-PBF+*yF2j5aM7t)>
zwUU1*t`*Jw5$W%c%-_k(&)>x)6);G1-voav`9DSemS+6B;(qafcvv)Rb|IaySp}&G
zz<kDb6{J1@WvT;^CyA$vXNt-9<MS2%UD4c+k-uE>EYaMT5q`Pkg`%--MYy%?TB&e;
zeqcL(EZ!>KDc&vKFPi%`(myJhUniLVMe#S{>mtXS82^!I?%$B9w8HQ-v7y*hOt$Ib
z++R%JR~#=I9UX)x+jM<T@z;vUHeI(V+}OS%Kh<VfzPWFM&r3EouaM1s8+=3Id&GU>
zC!)E3Bc03p8kizxisn9!@Me-v5c9<jVrS9b*UylAmN-y6TeNHLjFn8qAJ#ujtPrck
zD@1EMdyVAl#hb)6;zsdy@#mtot=%qphxoK;o&#vdE0SLoseHut?Gux2ypnBjsh!01
zjm4H?R7_rL=PZTy6_cM2-*l~=t5nYS#T&$xV)9x$c8#5T6@S0@OYw1Wr}(1y8}V3c
z?O0o{PnF)<dbxO!W<Mp{c(qb^Td||qS?nS968nh*#o?k|bLYE~OGUfJPPOD@8?UPs
zzD!&p-XyLUH;7a)<9=A%ug4@mC0g6B-%I{TJS2wG{QP$9on#xZ<h6FF!^Zkz;yL0-
z@qE$Rew9m}E>?+`ic7?+MXJTI{I%jn@pkcEaf|qn_^9}d_=5PF_=ZSLJC^^k___F{
zm;&t|#;1!pVk42-L5#O+_;i-sRqQGD7OB0*^mYxO@sckT%fxA7@>)JuD15O<^*@%k
zT3jdAh|~vU{1%Z~fRvvQ-xWU))A7#7_$;wN>>{2no+(m|km)Ci)FY%^C0-_8DPAou
z6RBv(^wyT^Cz7o#*JjE0i^(=!)J$alSHwSvZ;I4VWc(rVbMZ@&DvOM7Ahs7z61$6M
zh}2?a`eEW|kv207pDbP^QrVH=mx+r>oLg5*UM8+kICUbKexvwP@gDIP;)CKN;u9jZ
zD4G9Naku!cxKI2@OvP^lrq2)?h>b-mV>13Eu}C~s>?_8^Vd4n!LUEEfO`IW8$CKqR
z7Oxe5Ag&iTh<AuT6CV^G5~(W6@?I8S6W<Wu7x#+PC}sLD#Z>&Dp`0N$5F3jph;2mb
zoicqlkvgW72Z~fOr957oFJ2+uB5o9^d&=}Liqtcu{I*D)Qp$f3sXt0NB2s~ratpDo
zc%q2g{6A%rnEd;$gMQa^5(~v{Vh^#GSS<Dz2Z=*PeqCkzsf0vM6sL&g;&gGIxIkPa
zE)}m4uNQ9?lYa-^rtnQ-^6$Xy3g0O{C%z=UBJLL775}SjGXFO$-~|&n2S5MJ7$)%l
z)h4qWeur2WmS-Ty_E}esH1lvyT4&?>ApnmPr&tl;HqiS=Ax$7NIm?S+<JhXr1Fy3i
zf&5)=o%NO>!1@_?F7DL>aQ#|m<4O?_thc(o<Lp2>*30^Az18sBJn%ZJF<>2~N6yAo
zKn|AIt*bw-!}8FCczNH4-{yhW*^2TG&?9H#u7VsauRqG0h)9-~iOsez*(UQg++?UD
zWt}aLV>rR`ZtLdnC(FymX3P5t{LE8`jjjhyv?YP#%Q$YEM4RrxR>x<P*{OBnSfdD2
zFPUtUc{kdZgK)NwUj=OYo`E0DsQ`?dj`EJjCUZN=d(CD7ZNHF#?sD!#dDJ+-VTsqv
zcChaP-Qc_${aTyM9^b?!^VFhKyBm|t=&@}wd$A$7EU+tZ9iXe$#HqbM?Uq>wiU-t>
zEtz;~|8OjAk<(^xv%FZVSn7{gIzO(BR{ZU=FaPGW_0IlI_0);)O`Kf1vGncIT7F7!
zMsa+E9%z&-#Xe^~4sQqBGbY0S6LM2IM(*)M4xP}Gf8EG9B4q5NJo7~8INF4y@v-9d
zrN8%7{tc(x%gp!E--nT~3^Ngt6zU?u@GTwC>OYA40!h3mg1o#!dU-l~`Ge`DEtA*j
z0(yVK(83w;!rp8<1mv8-;@k+$))06H<HF&gK*~t`2`_Uu1F7M?_?yN*k!W~c&SGRr
z=O={lWm>n#NiU^%dCsRu1LLxE4pfB~NQ`8_wkdo?4hw*BS^9Ng_{yAhM$Ad)i5y<2
zw2ji)S>Z)WoR@(WV8V+fVaXqkq=lE{&<?kr+XzYBp77#}0sp|coR%pQ#$LVXi6SJ6
zEp^Yl9bWEO7Mtdt#fGvgve<C9H$|q%q!m^%8_G{b<}T>=;nVmKMK;{+%XT+JrP(LK
zb2hTqcZY}O;_nC-y`LIp_vG-9aI~<&3-I)Ia!&?Q@{QuIo5tb9hOWyy47X#O-h8tK
zRZesUH^iZ8=+>*pB~Q3sNP3oI*FWizf%_{&t&Kvl-q$XOl38~_6wKWdTo5Ju+9j^r
z085*o50*g(DwMIJFN(v_8QhSyHfV#EbjG`GVC9tFnZ0l~Zdl;Z^Znv%kM~kK^a-{r
z40$x+$DKLhC_qh)=wZC038oA?huq;c@Wh=tF`N;EO)#QP0^TH{h(@r$kW&#M@koQe
zIzrlvBkN>j43r`XzZGL`D^l2scD(Dx9iyN+YEo*K;&JpSK5UD?E*~v_BoNOht#K{!
zmtDr)w~loLT~MZqTF5B1ePh+I$!C;QRL;7nvUEmt>a^))RnZRfdUQXj<f55#qSdoz
zO|ObVIU-s%V^Z0aDP>biPA%vb?NV6OeRkIpgr71K^BbR1Ryt`~$+Vf1r_Y&ERx+b>
za{08GWzM%;Y}NcKO~E_ZugITEJFXKkZRWJ<#5CJqnOGZrnV47`&n+r^%qXocFDPdR
zQ<^+$#*A4rCscF#<|;oJ*R(kX-lL9dCc<vt4r*I%PxR*XqW)HQ%&mQbcWJa89ljO1
zZt~2|oO+mLf2EZSP0SWO0#o}+=Oi%~uRjN}uQ?M}jWIL-esx0Mqs#%Em{E5|*^H{P
z>Y#E_d?I9O*%%F(z+AuINVz4@>+v?COn<)RueQ_9FZ@qwC)qYvO}nhDdVWP&pfXnd
zzj`8VO>CWXPE}Qx&YWCkCQ?q!MsBsO5}H)~W|d8yTIIwKx;Z}Vvcy@XGb5<D_b*m2
z;=6osK4#tst>X=^Pj=o_sY_G77rxs2e&`0*>BGBcDepjzTL5oLzgd;lW%EuMcAAr#
zl{PFrlo81dH*y=hO}#v~ncLiL;kI;Jh4^XoD=ruob`Jh6n83qxA?Q5ao^6;{=WQ6T
zVz{p~vyp~jGdC%l>$}8_ow67I<?6?J=2w^R_v87-op2s(ZGz78UuWV$9<1tu&VznF
z`_g}9W(=O-0q1>1=C6!|^PI*`Yl!Rx9tY|cotlU?<ucqlQ%}-)8oxsyWzuGQCvkMU
z`pOLw1-HePfu}zEFx1%ptxvrIo--l5XfzNJWn}h$2$ANwkGH)}3NI4R5(kJw#Ph@w
zahf<&yj)x&UMv1cTrZjzZnSHQWTUSH`5DQ(#8<^P#rMU1qR~@AzUJtB?&nD&_0uVH
z0ZGz)rw7f;0BGh`1(UzS-@^2GliMWTulx^7eq8bkl7A!lkCM%ts>pA?yQBQi6^=>N
zO*_nYcf=cgrxeFI15Z)5?;LTYh}|>ea=a2aK4*?2$a9BsRLmDUik-#o;u+#lakyxX
zBg(lzviWfYdA8(v;sSB0c#XJRTrKh^1lx6&xLLek+%E1Ae<S{0G{+bD-;sPs{7mEx
zhvj?hN02{5NTZhqww7%4(;%lZJzg1Ye?c_qZGRelHKgN<atMj?6z>#N&7Xl69k9C6
zXSwy^-ifsisHyA}Osc{=S7q7s0tOZw^<wtpr<6^abJ2upGpEi%R^u<7G^w&|ZZLNG
ztjR&Kw6b*OMP(}A&-2xg>3oq?iD;lxz?ZZ#Jh1{($W6tID-!h?Ijo?xy1H`Oq&d|n
z_PAXOq(ryI@4nrVa^h4qt_}V&ogMQ?PRBU9?_lFw{ISv%B299=y%1&{k0BlJS-kTX
zW24K#MZ)9V6dTiUV|~N1**3sy281|AjdeDT*GRCuD9YP`NS4R*$(C0Fzs&=$^AyVB
z&vNUmcP0X?pK&{}<6Q#*)_XDHg7xmk{kRyBte4@o-Yej@dEj-9AR<bSoQ<0gIapp4
zk2~8hd@|bdmcwuJum~)<Y0}Y8XXCDiKUiL2pgax~*zz_8^1$nKM0r=+LIQEOz#lBH
z80GOeaev{Bmv=Ax%wC9%ZZi(TD@n(V@f=18ru!ZWpT!JvjN|sCs9@(4q_br+jQc_N
zD7Ikx1_kz)Zw7XMc@M)OtpJS6$9?^DD}bz%t^qcC&Ql(T^4_6G&ZZ*+yXQ<qc@q)H
zdy}m<2Y$9KSl$jC)L{s-&X(7?==8$Vq6t^jt;eaScPr|~K!0vG|8G%YVfXGBSv<9<
zyB}~I<BP>?2wo}uYdtu==p1Ey@z;m*hK~%4Fow^*qiX8JpDb=yx^c<dOEALtFbfNg
zG5!EMk@)}ui|pPog`6E@<RC_TjIk7g7iGvv><kPy&P8W>KcT<l1QU|Bm<Xrb$B2*U
zw_}VvU9_|~#u%yeoET$Ff#mVMLSu|H>hz+0kppWg;ZOc(dZ{>^JjQ5-EZvBi&pZ;|
z#5%&^(}0vB{0V>0y&VXSG3JHu^~V?&p|tQOyR3LRt(n7{<712)DQ>AV#&}<RjBz!K
z-l{Ri>~v%Pd%x1=q@T>#Unp@SGsgIUBurp6kg?k|#t1(K6S1?7Q_Meb@iE3T<713$
zse2Y5_q=^(v1$IG;tYyxxLf=wyxdhY#@J^se7tnB&cq+LFW(FfQDnp2e(^EJ4iJxb
zjFH;hDedZxG4d|M?cZaJ>;!ZWHh+w<*!T0c5_c3d#>iJjSPv7$*#7PqqfKyJV~l+M
zbBvL+8S9QQG6rLegx`v>wiQPiV`LP^7;O^nUeGB%9Ei7fc#}-=kw843LdLbkUv?RH
z-@0P!5rgu-#~95RqqRZ(md6+$bCSmx`+sGO(HLBQbvzN@?|sujjyEPuF*T&<+hW=!
z)n-k;WE2L@l7}Vj5E6=t59B3=h2lXRE&9g>8~=e}MbpuNCGrA;lyw?p#<BkE1{=+y
zZU2V{8_j9(cg7X#j?~};vbK(29cVNM>A&|FBX4;B)5jPSzatYjcI+13r}5(=;Ql+0
zF&3kp|L7Rw*BLqbV~jXMk2=PPaJYPI9Aji3ew$;A{a7Bxz=n%s#7W{bk-w*z?%!jK
z=m-2Z{P!3m`T=7M|7XV-aajgN`~E$~i2DP7I`A#tj*oPMKj_TQSp*bfqu<{3nXVX{
zb@u7d2?4>ephg%I<j@Dls+fiw>*Kx4mJP2{jqP~G81qry4rF9`Y>O?g1pZ)o&*Im}
z@r*G(haEqjF~)Z>a96B)xqr6a<T1v-AtH)+>uj5n#~AYiV`P7CjIs4`jxlx%l!vCq
z+qV&Z+Xl9&^Kp(b_D6X<PV8rR<K-ofG2V}Za6Ds-*P_#Ap&aYjCT>rPHoO+;c&=H;
zex`dATkyOZ8rWYu*2ng8pah4s0x+%v?)%3x##n;#-m#fL+h-(BrMR1d@+KniSYwQj
zfBhI^*Di@6#^|xe7_qEGH$VBYbr`4MSr3;q#(2t~Lf1v==rL~kbMdmYMSGh$ZK%t*
z(($zzr%qh@CvREX(n+Pi-XFS-V~pk-ohdSGbmua8(eE(<b^l;|k=k}p51ft&j3jcU
zL+^I_I}SD>Y1b3s6b@N>+vx8z$%Ld`MnqChL7!qI@g+!!k;KO!dDM;b^7(z$8$xg4
zc_v4=1OoID^O@0&<WY)*&1bZ5xBy8~PC!t2wfg}4so{t4H!Uw5%jtsjks?M7%K08k
z!hH8QrcQWp&ND^~NBS~$h(t5refaDg7Qp%LIXE32DlvyM+J}cpYUHF;GwV4y+>H#^
zj1l<*f*doUb6-UD^`LZkCOth6lKKDG`xf{rinIOQvzz2VLJ|Q174ZlNC=e0|h)5wo
zI9x;t7cC;?9temKNw^ph5CQR0i=tM=8tMh_iq~4DO8u-_FD+QL*3S!7D+-c7c#Xxc
z{-0;|nR7NF+^n^=GQZ#K^S*O=XLfdWcK6+PW>^=u7prm_Sr+d0W>w~qW!2mQvg_c}
zX>{0!Rrv!v?{g>wSK=7C+{tVQ<TU4ykztlQJZ%mHwd~xQjlgq<va%8h>A!7FU)YQg
z^FG36gtRIQnGx3CqZwg(O*2AT6=uRTF?~>@2u7N)RUuktPgaF{HyMN++|uVYBk~G>
zju8X>R!vjF7{a0EBQQF&TrD`Kg$Wu)U@SF%H5GeQi@|u15QC@jAdwGUtJt#{_odiF
zmV^uPuPh)2XRxv;c?RWpL<WxKqC3IaVKk_y3DSY(TSpV%h|`rvcUNWuJV4DO6ui3+
zoy)gvqWAB#{F~CHbIv4OHs=7fau{+<W7EX1XFG3xjxq7;MH9bvUcH`JDy~&ttCkV3
zhH;;)u%utx{l7RW;{^J)eO!S~b>_v1B=lSRuY=nkGrxpb>hboVHv6Y+^L~hGGINQ{
z<qj=2#s)qB3%ork#%lEsX=&NNzGJgIW1ADU%j;mrA0UULS~|17nX#0jXv(m((^HF5
zhh;YVUfJn|P7Uv+eB>nEf3nVu*P$+*S#4!M?C^r|a!+=6>|h#C@DAeC$IH5T0OMty
z&nd1A#8)cfp~Az6cz-^Ih(zokjPD|3-N^SA4iSzJjuI9NX9&xL=L?q$FBje*yhV7I
z@B!hY!Y72U3qKTA3lHT3l=T%B2nP^T@RwFNl!%X-3BoBv<SP|FNBko3oJYiXn5vq5
z*9(8C@Oz1n|C;zWgs4^xTdoZ8*}`T*^SXfiyiSzE7fK>uEr>mZ{e%OAd~ap^XyF85
zv5+saj5m5n;1cns{lQ-*{tDrBLUTP3&o^J@e^B_C&|C+E^Ie$nFA2?c0sofx_k~-9
zrvIe{dI{#EBl0DQ*jMe?m^{7<ZToy%wr;#74(g%U>U=v69A9Pm{f=*U<M^o=b~aru
z0!i~4(lH(TrFHg2w*vxjYdHmq*nrOk%5MtKH1y<);H_+sMse`hP=F<eATBKLS;*sk
zN_nh{l{W^o%>&XIhF3!NKkIDVOaxe(aopqn?>12=ZaV02x!rN|W~*F=+j48`q4E$B
zL%emitlE00ff!FX4)8qoriU5^c}!=Wm3Juu!u1;!k_R$TzZ*f@Jd`m3@}`9XEXjL5
zEUyGY>~+Jfn2>i5Xy##mpnDGY?PX|d>ljD>YoSfYy{%{2M2cg&r$yVSXOXVJGC;O7
z-IMU)`jv*xw-Mr)j`jT$JT7S|z&P$ry+3-W#gO-|%>-oK=!l`ya|$7^0D&Bv8p5+&
zULV%Y-a{arrRb;O`@_nEty|Xvv2{Bkw_AS9xP9xPIL{X@p@(XQCws>acMMI5FI#tA
zyu%6?`<oUNyi)CNZWE6cX047~`AT(kW#+cU8Lw>jdc3mTAN<PplnQLiy2CmDp=k4X
z=FaT2)E%DJ&fO7zu{vXO<~Ap_a{IZ12Ntf4W1qQ_sa3aD45{|h@B7HDD6iTwxNTKh
z#k{K4gPo4fj@K90+nMcmkKY-8dwXd`(RP12ckyhz-LG(VW;@y2(?<J<pHg+<=*HXA
zDzdkyPCuq94RmV7oT^)=7i~`&-KHvSdSldQPE{MkU05-<stu&Kt$1xye*Dd9XWfYV
zn#Di;$er$Xe+=cfL5g|spKaP|YO{3u{lLs?=2cCtXoY%iCb#m!sy3rpyA`aR(-XBD
zi5jtHsG+G*F-pkZ?x6;e=|N3dgIg;Kwnr;QqNa?W3ts?wBx)P*j86rhVtCfF0QAO9
z55%2oCf(OOz6+(hJy&jb67j6hCz~GM>1L+x^i$Jz`f1e&S@h}1d$U%*iMGZrquVaX
zbXSiliL5@o#gn);PeS5l(IYpa-6FU$UT%Cub@mvyy9YXgu)fu?F(ay*kLe3PqPiKd
z8L%<1@t6-cb#a>)-cWc5u4d}SmhrLG{t@npeR2G9Q_8yEe6ZtZ1LOY_zkSQ|@j_fL
zzoKYMdAv*fxcG0kpg);M!d18lg8RV7ELyxn?nKOO>~6Ijbdrmi){VA740Mvc!Ff|j
zTb<-cGJeXLjNrJK&`I_s6HVy{`Or!7^)RWETnf(Ps4ku4M3Pn~N%bFel0BHwjdmp$
z^=DI>@5cZseAV59PI3@ZhjfxTWRp6{(Pa0elf*r~7oFtg%xZO#RF}GZVRXz^OhlJ!
z2T~__BZ)$UWSEK2H$4ZE?UKPs7w*ku*OR4!$i0PZ15g=9fN<B6J%cRJac^CTBi}<C
z@I2hx8CwlDljq^yLDoIJ!QTjXlA-BoR_T1ly^CBPMzE~XiQ=Ld+p?+ny!&y)MOF@I
zz@~EVVG&$Dufd5R+<VC`B+Gshu-qUvvp(5%LDoT8WpmDQ-22GAfXJ+3F|F|o&%&0M
zCT21jY<YP<lif@PTHb(rj~q9^G;!H@iIiIPd#Fpzuc2Da46$gkEU<PrL!5JVh-HJ)
zp{;Q%?!G5sYg`?KcPF+B=+?x63OAW`;G+xrRYDI#o=WI$QeHlU$Xua)$`I?6n3Tf^
z_n=Q<Ypey8B%X%H4mK={IZb#{#4u*H?jInam?Z=vW(Oi3H6n&n1UoKvX<JZ9g3Br+
zJ%JUXrnjcTwz&~Ff<WtC?0ZNEWLE^TDHP#J*$Ag>3aqtHqK|6ORFjxts#HYCR4}nQ
zJoX@4P)UO2n4JLgo12zk8O%>S4&Edr!SZZETQ(Dhoih8xf$)gur8ce!j-%jRXDs0<
zl#3my{s7>|CPE4C!((@|@=6j_0W-Oh#ODE1Qc2<;0W+gA6NRuaWGC>FL1^;IjWtE%
z&>21sAH{oB=hh3cj}y5f_zY(*HA-F($`Do$n*kQ3whBcsaCGg6`H;gvo(#7BOXj$I
zBz6h(EA81~ucRTVtxU79ZgnNKbxu|ga*dme<8pYM7~yJoT$J)k5)TK=<Vq4x2TVyN
z34Ylk*^J89LA(Qx9}t8cCcJz>B?(&JBb*R3<S0TeJa)w^uOz`$dBIGsBrzsnN-9ar
z2$&g_w8*^}9{b@Dt~cT5E~q3CT;?-E7YD@}$9jDLk6eVHUdWZK*BKNX2q-dHa5xU0
zFQuq8f#KLIi@*j%e=8!Irw;6@L9!bn1riv?7Q74|r4n9(H+%Q7HgCaW@4lidBV7)!
z|Ml00S2Ex|cnmWH)(lPRR>n{-F318Qgaz<M2<y8XzJ?G6TndjG6N1($cTL~eh=3GK
z1nhiFCCN8TveO9f7_x{EbaoWW&fXB7Ij}Jx$tLFPMi83An~ecU1oy-URM<H7{z7;d
zd=uDZQ60jKrkt^ad*D56lvSC$SYz3kJ>ij&z{U*U)8&xB7EN_-@BxNqPmDM#hZ5Nd
zL7z<YA)evH3`18e;5fn}Y<?s&j#rtrv*FAWQ-0Qt`6!EdStpw=$Q|^OaQ@E`!2vsh
zL75noKYRZE=I0H<j)*b`hsqzkr~GX1@us|$L)om%6Rt05L>tFvQ7JsaP9d_c-0{!0
z4QT`!$7cjY!I|bZ6wg2G!u%Je&b*C(pnv581vAe7oBoiy)zwx_O=8}eIbA$#$y7h)
zO^G%48s~VkxOY=0FEhvM@t!vb+aJY(&6x5!4PVth@1#MUI(6*SArC&cV<)d7Cm;JX
z<+X1$i4yAN9NX!rF2@x>z`XW()ACNn22Lk0TjrH7@fu)nBktC;$h!%<C2eu0c-La{
zqg~Ej-kew`#Ln$78ap5L_p$~L>Cm!+w;h{&KE1GK8?RrmL(*A2F&Q_!2#9_VCjSkU
z_Mbgle+Co3;>_=(i8IdZhd)N;6G{oY+p^bTb069)X!rFz64L)wKl*}SpurYF2lSIO
z=odBqYf-gYI&=<Z7W{Bm^f0}kba?R;O|STt{vVo6glaT)VuK{M`gi;jk)N4-vBOeQ
z3o<hrn14ie0OjDhhkb*(dzs(AeS@f*El4~dk`E1@uV+?rv}aD9-=s;m`#(ne`4*({
zf)DmYhJWQgLcA`!?;{l4#dZ8XG`%VnHTx#(a&%$7%;2k%X#N!fhbWwHRSf4B0kK#(
zLs%v}U&t3ErsJm)@dn{7!n=eI2p<)ie^f~Sy7&);)k5>H5b@?;A+Ugtd0?IY3UTQs
zFdjHX=}N_$e}%|r{uLsAsp2nF{3`Lk5YKl-mUEZ*`@}yceuMZIg@0D~--MqCY4Soj
zSwxiESbPidocGH3j^aCurzs!P)8?0G_P+q0E#B;N0sg1r(OfnD(eeK0zq)K;Gog98
zLU?QO?S#2PDu<Y_P&iP?H#vrzegWi*C;73$DZ=SOqc21}|GO~VQsD}r=_d%kO8oW0
zHNxA4cMI1GHwd2*J}-P(_?qx-A^#Py{Evh?gkK1E38|@Lx<iD`gw2I^9gw!-&Fd!8
z=ZojsiOk<ySbM)0s{R;1PB>L)_j#Eu-c0dEx`pDG2rm)-Ot@NDDZEv9r?B>ZFXqJ_
za-UVa`3DZ3pJA-md%_QdR7NuVE1}1J20l&5&ouJ<J|i9`q){pPHbN>@$afJQFXVX5
z@Iv9qLTZi~K1w)7I7v8FNQEfVRR~uIshMT?4Z<6RzY;zs+$f}NHq(D3+#%d0{90)D
zX*mL_SEi>5me^Hj_SphoAbybWWZ`K-yN}Bx@l%DR!gArc!bQRr!b^o_e=d~wbMZF_
zZxr4syjS>$(CpWRe7_U_d*MsMSA}m1|0>)ntP*}E{8C6IG~2`O`_f2!Q(;VK_kC$E
z-tPNCMK$yH6%G=fEF38``+6bWc=3~kX9~^!UWliroAQ<jFB1M#c(u^%^M!PGinsf`
zJS_fE;r|Gq5&l8=lJI|pZwt+SUy%E$c&@F&`f&aOF$zzF0k6TPLav#@@Rq_h!j8f`
zVGp6*_oeoJFC!H{N;pASETrn6<#1hW;v%8l_vK>ocHft)#9u4CQMgukx9~pUBf|AU
z{!L&x8-=y^d-*`&9|=DdRtus1F!_C9hA>;$TG&pQFSPr-6o@Yr4iVaYUM7n#5!!uS
z=8In}Tq?X&xKent@HXLt!bgM~gii@y5N;H{C;ULTL-?uiD<NNB*^d0RLToH-E{qA=
z2|Eap-PzmvRW;VT$4i5KUpOF}p5523;ydd1-IT{MKk(3gY(qM}BZVCv5yl;jBOaId
z#t2;Pbc~~G3m=8wSGo>J!#v?~!-_8qCB_ZF(aL7P0#xW)Td7c7KhU&)D1fJ%(HQkW
zx+b8}m5jQL_2N5TSRVJFszR7`Hm(=}mS&uXiuOc*v(Cm%KtQ<MaugUtK`fW$@jQs-
z@HP)fr#EapVkG2jTq*dlyenG-@41wRSK@@c3qjjFAf0itMIlXR<1PRlmUnYV9^a#F
z{jLq=0qM+wyj@mED30&6VR;Wi9?y^U!>fKm-YuY+o$uas(_z4KXRYhT_;v8%bcZ&q
z+eYU%N(V4*Dbf{)CfNS+YtZ5Ptq+|qvLx#F9BA}WHn(w4A@T&v0PU$C0^0UvM!x`g
z{GPMUrXz+<&n!Y!fIxn~H-cyVvf){`u)G5F)Ak6n&dP(0&hZCgqm$n?cfW0P*5TU1
zC2VxU>)l@#_v2j)myGB9usMY{S38?q#G{pWn0aEUtEY^AcYIr}a{t8tLq&u0^<93K
zW~_z89Y$`=18gytA|Xs7x+4O%82!L`3rJgAj8R}bHgu%-89e$a+yT+MjC7x~Oh{Us
z5KS4uVxwt)0hct(VBhslWtL#7SYIUaIutQ<3PW=zn#}%uFtE@t+wi(k{?CPl25%%-
zXmC7A>5KzbvtJEJ^<Ty@t+C%In-(2WzQg;6X0JqGV%Aub?9GPtqhlG{RBSM7tXVb%
zaMswFK>skUfuHS|>2Chv+3zE`zH7$cUMK<oM0kL6{|c5i8NErw5R$>t-2xWgi!6(C
z`)md|jx5Iow=daC;TzCgqMs=o6T=YTxP`npk<0x|R>kcfaM7&R;I^QMY_l?bHdm(4
zc8B|O@PCyJ!1F%Db>|=z{rAwyAvB*1ZIl_BPX;zCxh#ElXj%G0_CA4(7l{+d*dW&7
z7RGo{L|`<2%-I+sM;%xu5E#4rM6sAjFr3f|o|D6fHgQc`1IFNAo=p(?F>16Qh-DGh
zQAXH>`5)u*M$E6`AKtGeyGrmsH`nWTj%${4?{;J>ucBv%Zheo$`t6Y#ziu?eE4duI
zRifJ(=r_)Hv_5-{|2g~nzr|J+jrFgX>y>N~yLc3qvB!UlU>4L5@K=uchqIT3lD^mL
zB5?$&HOK2edQKMy^`uLVtPJ}u=5+D>F*{KKzDXwC{;airIFe(aH%}A(e+j>98o9~a
zZx73=+uPsH<Z_%C<ozq>at(ug&UG3qoFpt2&J!*a@~wyIjouw-^zFb~75<>`G2xTK
z-wQViUlHyQel5)8lM?dU3ynS;ywQUL&0H>gN1B&Ypn0<5MW1sV`2T9A^34~2p7;yJ
z)2fK_uNHrs_=km7zr9s_l@Qen^hQE{&l&xRFec=C9>aO<iJgRemn7d;I7oQ1kS~{v
zH|-CcE`FwPuCPLAt^?Ao6#sJ}-=`@jm6#UvXYzDJ-c`gJdK!E$ej`22ZtILE`tLzq
zjcM^<JRsQ?p5N{s8Myoa5=V41<8pB%&Fe?UbPTi3j*1-+fbQ-TD1vJ;Q$EKqrlBW)
z61<fS(wPj;e~Q*wasUFt@=73YF(N6Cb+Ph(4BF-aY5psIMncZUO#^RfMh(G<-=Q=F
z8&?cET<!<yfu4fpGTfFsKa>Zg^Eu?jNXS`v<>15euEC9(jWEiC=!CpWK-)YZohB%V
z>8!JH7a|}m@3xRU3?m77zW{CXP(~Zb<G(uVEXnWZu)Ieg&t5m&h6#DMgJvFk?a#+O
zyAq$G)-jHr<83(IArLmpCQ=;Ze=FKXEk-&kn_+BcI_iGH_1h3SU#nYTeg6QDOHc|h
zZXE*mN2jw9^4_wUfUFxGF?4#)N03*5K#oiNoMZiXeONbp4}o+#pr2BeV4al*oz4jd
zrqjvm7Bg<&^RCwO!q?L2VBS?9?qcZl541X1S$r|IIdck^82t{lJJXG3XUh1St1}k2
zoq$<5=hvazVF%e^<kvjZ)a?W+oMX+?q=uSjByvR}X`=`Ss@r)1nLMM=i5*WeQ1c8T
zx!<}SUW=3tIA9g=m4Jk9XLD9kxARVxc}&?Af!@v9jFi}<FwpJ1CpOUS{4MKc6Di%!
z`&mY#(#q;~wq(7J=o-46ZU~^;qi%<V^LhMj>2{8TtU7f&d9B$12X#AWA3EN{b|MQe
zQf=K%3}IRXh|#rlJ1tC*Sp<l&yX$t^m;}QK$HG&$L$rx&>UJ0d-HuJL58V!Bgk6|7
zJGT6wbvxg1b!`k3X2kcP+sWZNKHQ*hIQ2U@`Mq1^)xCgEa;fZ^A5&OzGQ4PZLiu7o
z@b}9&_rP}FJ1~WgX`w`&{#6FP$riEN9kdDx`@yb;{k_-j;2DKsCv1O9&9ikJh5BYT
zTbjBoWx0PLHvNDRVxR5^{14q*ud%JTLHouT1b(0NJ8bv;(C^f-q;>FpjJr}R_24@J
zvc3)d4lg_P8vTWXh5TM)_*mg2Az$1XK2Nw%c&YH9eh2M?Z!Ugw5Mx5T(HXwI@Q0}1
z`7c=B`QK)XlZ$@CZ`4$Hx_o%vyVluJk)KfY;0qKn1K+v$B;KcfX9m*jkA9~d@)n~a
z)Qhk#ESK^*Ua)@Fjl(P2{^)l`;-mZyn+a%T6oU?*$EW+L-}wjR#p;k(UQ6E1ctG+V
z<$3H)ztaLI$aL1(`qkF&JQ$M4&wSf1we>qWi1>*Wf^?Rwt>1YH^6Yinn||jKj4}J8
z-#G%p_D8>SDblg8S;zCBtF7O8A#}cb)9<W@y#3Mdya9P{1x1;oZ5N_>+gDsQ<P{*W
z8Th^Fce<mW)~VmYhUN#P-|3c{yTAIK>`YV18a6wn4{?3xRIcw_$aS5UjL$Dj!K%*g
z;)%_g#hs&r)tzUKUxu}vxvq05>~<c)`32|fyPZL2(C#MOIBE+R?4-^>LfGvLM-c3G
zT7dJ|<q~!~7m)E&IE}-*mvo<rCM4}_LNui{%ZjEw11@Q-^C&nkmstX1ol{8KHB`of
zfrZWy%;-kVyppJYn-S_40#Z1|q~;nb+5WmLPNa#pW7Pdw%b40~aURHe&ai%TFwlQc
zY@o$?DC=<(nc<{xooWB!tc~F7yW??mPk_keRdzWAfhIXUNN{Y-U~%q=EbTP1l<)Rr
zX>66iB<DwD*Tb8on|rY|nvU@nhH=kI9JzEe-?r|C)X>t+)X?ypuwL`kh^7C2THn~^
zo9n~+CTVVy6*9NU-n+RC9|KUyWD_}bP(4HB?Z<FH!nFVeRSkjBwH6MEnV?~WW8fpO
zX(BS^?rIx;(P-^visRbNL}iSIGuBk$Fa|0dn;@jZL4@+JEMRnSHY<ygXEO)GRNz=V
zx)+=sB9mRw1mnPpTQ?GY<p*ub6U-w-D}2*g;=O}ao4d4vx+k~Iv{s$!*7O{Zh9#&}
zuz+*IW@BdAw5c<TC&!E$AgLS)mQvln8QTX}X#UZZ(z#tbmX&s#j2|Q&&oWKial*uD
zKPs6pdvdJf)XDQE%%0M*bFAagF0qbNX3pw}O`oStD(^U9#<U4#(`HUZ;FLKtCzVf|
zHM3(`vB5HgakuI)Kc%$eq**h|XHS?^{-aq_ra0!BC1>I9#Y880VM9wTe{c3NYiGw5
zAcvVgnb}MIW!`e=a-iBtDN0QlmU60Dk2(9GZbxn9nVnLS4d-EHW4`|<pHSc2c8Aws
z-@2V(xT!gp+URyTPbHz-X$e{1hHj?^<WN`BTR22GLO4oTESw=M6P_<zF0{Ix8^qrt
zyi53ikgty{_X#0isK|dPtQI!mBN5?dZY%IO@+q)`67t=bwmF5uK}4i8HarL)C4Qpf
zr;0yYyqRl_bW0U}1rhSsi8pgpA&-vXe2^3Qj3=^R5c#b^G>?2>Yw^4X8P0c2VozZ|
zA#EcV&X-T(XyF85vG6RRc_l|W^Ue<BHzxC4CcHv;ozPqd#IF^9hj6`cgOD%xl=HmM
zTo3SXiGN?XRrs;+b0J^s{!KPPye|&g1fl)u&~1%tiz7aR6ZQ<$1%;hW$JbWUynb{{
z7fx$mTst5fw~12#Pe&Ub%IDa~H1y<8g153knsxqu9SX1{`+ZnmDdd$PlJZy=EAPjk
zZ61)$(RiO`U$oA~O+$dC8JFfkPAI^V#fS@+`x+EGF+{RlhTC%IgSL4<It>sJBOzzw
zYU_-uF)(mUpuD~5j5<PI@|lt>i}!Q5e%OO2A&<k5tzT`O(T@<pvCcY6*47y{gAjY&
z_NFu9Tw2bvv5xZS9~83R&^3Ut{m~gMKst_n*6}>(YU_+*q4VXF)}C)|o1jM^Z+~<~
zxsb;(%sSgH#L($EpF&;%0y&O1glD<DKD-v_N(q;be#+;#byl8zQ{>ZoR;SoL_XO+S
zwex=Kj8+_JN=xXB>{`sJW-aFY6%n%*^Q+bV2Cl^HUim6kV$RsMIC}MVZ!lM2{$TOi
z=ne5=uDiS;*Y&Y(Z^kw!ZD8S>)!jEZD~Dm#<$>@pE#C2m#VJ@xnd=!p5U<=`Qh_y=
z&05P?(YS(ZEEi!lW3FU81*;Nc1>?b3wRrU8s<nfQu;wyXOvW0^ql>H7j>ekH)AO<R
zaxvCh?pn3Hq8s8~+w@r6xt=R6V+CWZw2bwZE2dyI<l`ahvrTt^`xt&+)iV_z0VgAr
zHChs?5m$WX`pVf_U%4%$qDG^$wZ1Y-?TU4y9jvd+m7p2l72W~O)u73DGx4dcsd&b7
zePz_ntgp-!pxvGuw>#5=^cPmFK}fK^a>`CWh3hLX`gC%zw(^FIZ5L!ju(Gm?m6h#^
z${F8iMdj-gD=LqvV@2gV<LkBz!5Y(*+ancYwoHycy~VsbIU~@CgMRG0hoduQaFN1?
zZ0`(V(#ER`LZJuDLpG1YS3(asfsCIroe|4PTRq@VGSL*XSYI@auM|l=AYb@AGZ!$>
z15RLWs|VCfJr8w)9<U5in5nmj(tQ6IKuQzJs<FRYLJxQ%Qit?_UqFVR)C0C>#y#o*
zhcK_z1LBUw>cz;8kq_Z??nxl12fTwsAwn{!AP?3tK8I`vvSuM;zA0t=gPHDr4#%&_
z#>n17_GHNAyP#Gprpb2$R@J?avCo3aWL4e!$zr)=zBjoKkcp!Nvt06n<o;&3iH>VH
zuB2g>OMd8a#6?yPY{1rVA6^OWYs57e2*Ujp*{&F=8uUr9?J;f#3nV|ntTV`Bfn>vQ
zT>~zVY?$VF%5s6^Uo+VlK5|oiE^KlL6_(#aEoErwW1P$Zt%Q6?8)p!oHFO;Jp^!{G
zcR;tsqrovY`&bZ}SOw2;B6}2QzTPJspC3?Q68M;e@{qtAlgpwKnX8sg@f4GC7@-0w
z%)-Ycu7t<5LzcyyCOj!(7?LO4YoMU*Bm^R`@G*(&jfmkC@u?Aka1uc+h9~laINXRB
zL3r7aqX~gDEOktRVzAV4QX0aO(nceB!VLz6Q+9}(;az78ArQA95VyjJ8<P}=aEjwO
zBE3CTiU~WWN0?6xu0hQOj?E3?j3KNvl1{x6aHAo|5V&ZTS>Tw&g8?(SlEnIeDXApE
zIU7heqw-}CEDUub1l2p$Ru7@JcI`m)fDhIWUVw#($+03CPC3nOu)r}x8N!B1hR#7K
zLs(&~OpJw!m0XJ$Gn`e&BF0$Y*ql1cuPdpoSF#e2YaB246nLoB33K7i62l~}4w%Vi
zMdP&rQ&LIdo`9KA`3Q&&@K|w|5WJS1yP%T9dqFtiQ$wD58mc!I9;peX@K~RBK_v;E
z4Z=f>i9E)!jHlsYq)7<Mz(UE%GDcE<V<WA!w30+DV8)vzfpY_9vROB|AYe)=NfZUl
zj7ruls6i1#8OIC9=0~vvHX(Z05F!W$6V%y;AkereIL?H}sSxgmH%k!nB>3pS62wCi
z>licONqCG7gy77upfFG8D-(VOA*kiKuBqi{lwU&#1IELnLWELyTtT<;N)T7WYaL^f
zL4QAuz$X)mB?NsM#j;Po2CsFDNxlJ(A0LEw;LSS5B!aF#0+ln4ZPg1NNeOdJuCavR
z=Ema1$qPG{O&AO|2?4en+69BzjO>0~e3!U3pobFg3Fsk2wiMG)`ls-ui7dj(LK5Tb
z1-0RCAe5aGd4}3f8gUjZNXlBUz*g1f2_#|RU=ZvTHvDDK9B8?aF>!N1&)?ttET8?4
zbxD@La_FA&H#hQeFi$38(4+ws9NEOyy<}vYnQlM0Z9oGJDjMLM{zbait~HEBhR?=g
zzByjKn0FSI8pZ;{b8@iYaP&|wbMP<gURjtc26JWM&L`zzP2pv`uPIzFSX1~etSS7q
zljHqz(O|F2S(#UBHQ~QvHQ_&VHQ|$T+8yDQ_k?mTyq0k2do!4NZl+m>78I`gPu2H&
zVc{S8qQLw6*D~n;`&vEN_MjRo0Pp^9D{17eWu?PEKFxZ<-|?!!!S@#5jOto9m}B6c
z)(wvAte@GsZ~A}qzb@+JlFkowQHgQgPey_IF4hfhh;p(MrIJfJ&(to=AChE1c}`=q
zA1Fp*^Z2i^Zg9{^YyRd!7zL!l|2MA}+=S2OO#RaW*7;AXzW!+e%|9)qGyk-}n}1s1
zCsGc0^G^%B`KJY*uVIwGSn<omn{`<c&lg3;-=O%L#IF-Rs&HyADF0RA2a5k#JoOxu
z<D!2uT`CcLw)mrj)TJ<<)>%YqK8SSu=fqx3q#lLH{zhyjH19s(TZ`wr7~}a>P0SY-
z3I_^}+6wV}>0~;7n-a$g`OZmxx{!(=^5+Sc3RejE1<LrVgx3q#2yYkOEnF|$Abdvn
zypZpZlxN-}fp3d{SNM@|hmfi#rZ?&|V12efFjGj)4f(@_Ero4_9ff(q9>QKi>av)B
zn9$5V15aC2hEEoj2u*)O_#E*Igr?si{37u`6`FpB@N2~LTZD4?1x|cW_=wQ-KZL&^
z{!hX`3*Qp*`-J&F6mA!OF8sT&_WHo4pCX@G?;2>=1?E2{%4;Vy{TF=g^?^-4Mz~oA
z8#qeo?Rvm7#m^R+_0y1Uh4?kXn}zoZ9}qq-{G*UMLUW$N9l}qA|0i^zA!NGx!c1Z9
z^?_R}yq&O<u#2$vdcgw}ev)vw(5@T&6Y&#-(}gpIbA;yz_qAT|8l}5g_|L8v{I=x0
zEBr{fLrBdk+s(s(WZF-dDdaqUh953GT6m0*s#wOKAS@6T3hg?<+=rFvCJLtr&k~+3
ztPt9Df|rT6>jYmR-mVjTt9ZLk@crWLI>Aqfx9bGgULW``ihoo1p6~<VPT^-lF38FA
z@P+BZEMYTYb0KxpOy5b^O=#B%?jydx@D$;2;pxJk2&vqryi(x;;bP$m;ibYWh1Uqz
z2yYhNC0r+bL}=Fsw(A1Ftnkgk_k<q_cL=M6UkQD@*s#7)Ayx3?W5N!?T%lbTxTp9+
z;Xom^_RK$CI73(}wCe&d5WiHoLI}YBnB?;otdWPyYp}b<&Bo;MP`1zGZ@%6xU+}*7
zrW*gY`8^$Q9dJp^`!T@0_k?vmyl!-T;hD}lZWu=6e(P);HFsfKgKYc+;X7Uvgri%T
z_cC-3=M;FG2c)wK1=TfgXMC-6y#KCeCzG=>#()o(Ta6C3IBoZ}c4=2&^H4-<ydcI%
z$l16v!H4C|#|tChA$cBr&1AdqJeI)QJRqGy$YVO|Y}`TwgypRW$wQWeyemQ5Jd`mK
zk$hLS&XOw;5SDih<gq@iA6}Oe^45T6o?Ljk;}FTca;;+={hdOa?g^X(+sZnd?hyo#
zwk{W+X9bo4+Wzt&=y3hkgwB^=e76052O5vaQh;%#khecJ80#SK6`KiY>qHElo^u!L
zhd|oSpevekacZV+C^z9gLZyyQa7lTcI_GvdKA4DOj(PdryPlArm!FHkToV!;^Kx^$
zb?XKjjm};2gOGi%%TnIK6u6rW#?RKJT%LMGpOVOmw3W@`4OV4b;ayIfixbWt(ZXMO
zUDSiMMf8e>ZoO5jo%Ac}uWEGU^UWfwywz#fji~m|Tv>8d+*`FIp0avV3HUQcSNkWW
ztXjUyZ}n1E->v;3Oa6Y#CrfvE{jZ4+-TLl1?;xx{!j^wt|HuK={*34^ddA%=>X$6v
z6`9JNsJ~j=GTu11ao#=g?9SK6hgWC!EUM1F{(@cg`VZau^8A5Y`$t#&{jRSr+Lh7&
zy{y8m{r#nXzu?nh*!OvObw<zM?eeGgt<D}&RGl&8f?fVaL$|&*r~lSLDa(*!X{{U?
z$PrbJ4CILJGe;CTeC3EDhhJxo%{a@C&Pmkm6IiAU;jY%$Te>H$PTZZ@?o+$GsobIZ
zXPeyXCdJdQ&Bp%S(RCLWMho4Q^{(stz?-mwc`N>tc;on~)qZ=lXZn&|4$tQ7K3fO5
z=l}htPZsa;+@L)-WEE`f<1GIBl8=qWMbA@^<F{zbze09>NWR2Kb+5}ViCp)5wUhfl
zP5sW1E1X^RK3=mc>PB~YExR>4q%ifmp<7=q8``Je)&U-BdZNEN^$Pbyf7PN-Gww}W
zeMU)x>%47C{EX|aj<(o{{k2{0xt+_agZ;L7COoS?*l&9{_S)_PKOB2)_kkady|(+9
z{kA*1jS3qVW?a{BhZjlR=$|-}_8~p`Rr^PMxhc!+xQ$)D*DczT9)EU=*<-<URo~@z
zeFi^9`QcX*x?xCSLRU6|JwJs@Mqsj5V5E`y9PUWiYV>82NXjyB{*9o$_U5ZOk~SBN
z--02%IS{~J<RPYcmmz(Yn2<Ck^{-*b=^P_rI&u|?@_)vJt@$<XFC^cgnB-jy&7DWm
z4A$K*GFkk`5sqptM@rOZF}bMUj&Z)<4Up24hl|~{1gbW0SPweY--=^ecFGA^ryw-?
zzsQ+#Vq#Sw4rnPovmz9WRe}Ca_D5o)(Vvm+B^DFP_{o*hJ1dIR^*SLglAmS@^e#t8
z{aK}X3}FpGceZr;bPDfg!kv2a$n;b;e$ocndWNzEbdarAkS)W#21UF4M2Er#B%RAQ
z<OVQXIgvyhA(^i-RZpJH6tagg)sM*jku1F9_PP(pqY#wEmURo*JR`~S`UUJ}vS;HE
zu>1hdZku2anJ{S*%KjY5`AM2p#C&}zm0y%uKTfdR2<DK|`FW1pk5w3f2M5^BVpCA(
zLrTvSx5;pG#T}UnLA+9KA?038mRHK{PeB{VR*{X9t-!lNLtcQv2%>YR9*UA1-HV_r
z5Z9O;|4>FWc?=X1j|Q-PV({*?I1|rD&?89PXa<P4K^)4+CbR>`c~SaW5D&w<3%JpZ
zk^V6=P<k^wznj?vDy1n)VTPxeY2i9sN;jl6rHo-Fn;={g6+j;_)5YA%#*{P*Y0Y^w
zvytIan3$Kty_Dai=3K5q22;xGAez|(;ZmqBIvn1;b^tT6wYDQ|P>PKVm%_yDm|^t-
zTS_CmCzw)3foNtEgiGm(3`3adw!3X9XCiG-ij53k7bfn`bGhR!Tgv6Olt(}u%E)jD
zYmwn$mhgBZ^dWN|&ocwB%T5r@Yyy>Xn7J;9H2wAo(^?#A%z3m2aVR5H0)~$Pka{?W
zj(uA}wRY0ed!>75MZZa6Cw7b&Vp3>Ul$wP^B+?qW>FGVvPfT&az^>QhtV$%|G~{|Y
zZosz97}O}1&J^{v>bVh;F7qbCWaPNLGfeXIwi$=G4c&s&pZCpRo(7?n(s9p(S4s!V
z{ow6PPO#h$UMy}*FrmHT8y@NAH5%@onmQ`|bW<BNbzY+gay2G_HcLk&S}osjO_`iE
zvB{gIyJVq@3=2ZL?!nXwqVOtsUTflV3<I8X-eyBw42BUz4ud8Fi4x9?5`nQ*5P$i4
z8W<)VU)W(kMHmI|IhQ}Uh{P1blr5+vaX2KWF(wt8uajYMCMgM;1}0+3sGtXH6vV+6
z)>i~>JcitlEF!@zp%G4?WD`!JO%P6yyhm!tiy3(%2s9vq?FNCx!zyK@tp<V-Y8<0^
zX4o6voQOTkh*LJ7C%HHg*S-0rpl^VO{RZJ4LyjVt5ziUJ;gR+U*z25N?l)(|Yaprp
zM>axm3ZrZrArt}<j`hK8*2;b6x97sdiQFKpfKxzMz{6sWuoyn#%v*3H@CA4jOW0_F
zXO|NH5d;(Xz<`lPIWae=Iw3y@o=+Sf1QYl$ph?G#z~@ZxaKg(bc+P^lYRX!&IqN$&
zU>pb>c^_9Q)j4gI|Kn9Y`vDuv^0vh+Z}T+)5rfAm5hz;MU0rA0A`;Ev6FZEz27~kj
z7J>e?ZjqI57+dL3S7H5l-J`T5%WIBZ&&idT6CO+8<u_Z9^WyP8ky2u}b8;KuVSYql
zmoVl>)RO1Iqx%)5LLzBu9&ptNeGOSe;I<cL`}R^0G!ZsgAe!_7c-$_8h47v;dr>8c
zr9rqovt-RtapTxn1L1MbcP%0@#4xzSNw5!j=ron~)LrMtJZJV6lu=%3x{o=R+4C#e
zS=ciWv!Id$e{HZ<fW<+0sp;2j3|M{<*kxc;M+n+v&Vou3?+4+w;xr?Z+k1^GOwCYZ
z60B;?8kdG^Tpq6Rd{g7#3ZnWX_M`gj;;u865LAC*xcXyl4~A`<Us=bwuzgESC5s3_
zeMhtR@M#QtQNjjz&w;%tiD2*;os=~i`HZ8i<?tA`2`daaoItU-zBezj-O?~@{Xf9N
z2$K+0A7-Q^g4Q2HV1XFMZ(ao3$;2rb0g!4OZ@<>?xY7jPI2db-h#aC3Y?9&744#({
zRV3`W-vy5XTtyPRcTt185|0_)Gp4_i2yT{<gt!SuuOx9wz)Y?raazEXRFVj8q}ekn
zc_XnQ(Yb7U;+|YknXLIR)Y3S%0*k;sx1KFw!%qXjr$l3zgnp6x#j)k)*kb4x$F}+6
z_{6ZxYs>z4C@yv?la=i?S;)qDEpqYM(%1>IoKt5;rn(0nj~xOtgiLG6J_X;{334x}
zQ-)0ydK|rmOdptxLE&|u98-K`QU&of#WUt}c$|8<IrW;+h%t^rm@HJfeYdu!UU%ty
znQj5!7<-JdWowFO4By33`ux3=Zr{j5rQ3Jzy_bF(WRDNzFEH}w*V(o<Sx7!_Y`z{e
zc4nI_rFCYssX`eyAQK<1hhjw7OJB0dLU$kZiMTQ865ZF_pe6_heizz7pSSF3@a)^x
zk)953d$SGar$`aJJxd$T(|Z)&R>g)BIWSna1au@Y&p1${%fPk^$9}VB7k3&obJC1C
zlZ%~6J;s#Io;7v$gtKB(rp+iWi?y5Iz1y*4rp}xbE1xxMMp+C-T(RP_CKgYgTs(P9
z*PQ$qmM-dcc9$^-?>KYT%;Jv4SWaQgv_RaLvnEU`nKtuV7h85tnG@9C*4v?R*|cf1
z$IX~fUOsJ7@i^>@6YSA5>8!G8W#gt!nv_$*OSqebCcb~im6cD1P6`Qdbt&kq3FRf=
z@L7gWE7ROwFSn<cp5s--j_?}AyxBQz+Ifwl4V$+<u63>-@&3{v=DS|y>=@|38v54R
zIVL>Eo4*86_Zjw&4SIrpX!fWUUi}<zZmi|-tC;(#21@n&+2#3IFgCX<0w1=4f1X|5
z)jKCAw;KX)wSn)40<W=wADcohGlhIMdz3dY$Lo<Z*&8?*i_+dOmnAK+NiQs8^}ftt
zeJ&~+1^Mkd;^1YM_ileb_9SZKErFHjKVTBN1XiP$xKsKp?J&C2NhkI9vPTW+(6WQ~
z7ew8$u(pvXTCrRHxN=9k7nK&4l{?8TjAYL@Zrrdwg@t?Bzi3}Jqf=%U&o6g^RWxd>
zLpx>CoY}LT(z*R+6;GK`7L;u2Gj1I149(K9`(x9%dq)Zc1SYQ|$|sZ;_nR{tTFlZj
zRaA{?>|wJbEZ>4^_v<lcz_jv#b0&`IGyLR^WwWM~W6hD`as5snF=)iNt~rGxie?ti
z8)MipV8#^9o;4jSjg*ZU(665}ySQx5jB;nHIZw3Xh*SISzT?r^-MZisBr8F6>wr^E
zjrGgRi{XyV$uswC?g@D(#M)ugi{c4o#mC0ZKy5nN8@prIjuU53m^rB=HoJK4v@)!A
z66>6wn}0&LpJ36HNu_gsG-=jsY-`%_tmDC#m&`e9A{SFZ_`h*^mE@u-iA!C_nBeSg
zZ)zH9Po}0b=bVMhJ+-)Ow*e+$#fp)}`Hn48GcYdg$sU!DhdS+1`(%#y3S485+NV1N
z{D-cq%YSi6mwenZ?7Of(Jsjm^Co0e|L6O)W`%_Mx#*^DTrW5w3yALQyJJecnEGHG7
zb`reKTwCN2Ayv%esdSH|YgsTP>Y#9b88E(&aG-FgkRO7KpCIIG3HdVNeBm<T#loKp
zuNU4bykGbm;d8=GLcRr4{@cR$h1-N*2&uPYx}$};!rsE6LheDrbjH3Ec!l`&LcZKF
zeiIQ-?^lF>Awp5RO}K-Ibbl8Q!*0XZ<LeaC@zaU%&BPl!J@9SC^W%x}-NbXQEcyQ8
z2aD%=qm(yU{7ms?UNX|3C;n35YT@m|UkTR}k^X7%#!e6XE8<^Q{CncJ6LJ1KiRdTj
zxTYS)J`eoi<PqP32)?7@y9rNJxV5_*N*?LQDt@YPhQdpQi-k*ttB5%N>xI8m_$|VR
zgufO(OGNsY#J?(hU$|BHB@yW&7#@geMAR=`c!cmMA=fu$y6)n83Wo@bgyV=vS0b!!
zA9udeS-ZF^mF@<G-zcnM2Z#3kozfZmH^~1Jd4#{K^jn0VE8W*ZYv&flx$*pJ*ta2n
zTZThkuCOZ+;dD$7F$T>z0-ocVks~ypH3&aO{INnj&`i3n!nly1Im|yyc&gBhBM9dw
z4&%=j&JivYE)iZL<j+s0H{%L$jriMzcMBgCJ}%_1M&|pI@O9x^!Y#sW!jFagOlH2X
zg&yyF@cdpTW(xW5l6))Sal#y7SK$f5KEnROk-|~J+IGyP3NIHf7V=*p%e_R%pUmX1
z7G5X(rSKNvUBY$3UkUj$lKGz$J}rDvXvfLT;@=Z~BsAkB@_!+ImoTF7B~{o!c!<#2
zGan<qqmU~=us+>|R11+W6b=*)6^;;|AvEJD(oYdTU1;r{=ZZJuD$<=V{vzQ|g?vY1
zxz`BS2yYhNDYW*{W*kQP#}r=MPWo+yzbpKI!cT->3q6frwe6x?D!h%*jK?T1Pkawy
zFX6uIqQ@!SBw_7wn!n9?{uc-@7hWYa<2B;fh`(KUx9~CH6T+v3&k6q|{Il>~;TB<)
z@MEDF&r#n0iBHvdSYOD0&aCgA?4Zr~j`+?>XYHZ6MiKMTE`a!B;dtR>VeN7LK<%I_
zCFdsLUBY$3UkM)*J|%os_(!36E})*Ti|7Ao*4sWGwu%2(Xr32{r=bJW)e|-pHW3~r
zY$fa<G|vst$BREvSSTDQ940(fI951Oc&2ccaIUaIc!BUj;bp=rgx3mxAzUlGLwKL?
zA>re~CxtZa;Q7BId_%ZdxJ9^4__6SF;nzYhHIP$Zm?@;O2<0CwY$vq#(_O?LFDwui
z3Qrae6OIyEd+K8G(}dQZx?KGE!ev5QtFS)T34bZPMR>RHKH&!8Q^Mzke-yqZd_(v*
z;fKPHg`W#OSf#N1G-0-|vG54tQNnh@4#KX&6NG(*ap6$m2;peqSm9LRnL^s<us#cg
zw8<fVwUA~v<kt&neMA0TA+2o4e=el44f*E6R>HPI8rU$thmdwQ<i`tXOGCa)NK+Z|
z*9spH{z^y-8pgjRq?HW$okAMHkZ&r?6LuBSHiq$IgtUJlKTAmS7V=jKY2`wGy^z){
z<o_t7Q49Icgfw0u9~IJug?uL=y2W1CV#H~f^tInZ8!J2}Y%OdjG~cx-hw2KJ*Hc&^
zEEE<A&G#+RjS@dbSR$MuEY^FBDL*UtxkmZlY@R{w5BP)g4bYOtp_z?qizE909`DBG
z3oY1myxyeQpXit_{JR5>J>v%BX!9`OS-fAJ%<Cs-<Kp1ag`EP0H^&E00faOG&*YTH
zdhvIS%>&Xo6oI2d0hVMxvNY52{_2H$z&aZ@83EyP$HegK2kBTY%d_Rq18wtwbnb?o
zQ;dY1jiY`hEboQmf^Rv>WARqr#h`5-kj{&cN1cv!Hf}ir!t&mLyfp};Jl>;L9>2?M
z9*|Cd+%U`0*4Ej$YY-5Yx1fD+o|KmfZ{^(vnt5{J>7GXdte2i}jH7=*Xw$t2h1aY^
zsvr&1ZBRNJ)f39Q0?PndF5P<gaQ&8|e*6|@{ixxy^?MOCs#6LuZUN-&&wPU`A@5C_
z3COz95kt-8JOX*S2&9hFmdkpuZlPvyJ~#sJ{s^<q%ENqvZn<V&L2%gTe1ooeO26;<
z2J??MrR_G~;HT@n%Y8H7AO-Uc(pS~L!Zq^^3NhaxqWK1?SG?q;tvbVrUQut=s^-r(
zb5^BX>#kl=(&fuYd+++?@fS;4#Cv@iIl^6)vNKXY|I5gU-j$JE?x#0xd#{W4NtWmB
za(70y{WZ`1B+G469clj1mzb8Z%l|a>+P^i$_Ln<$EOvI*&)67G#RKu8c+W4R9gdCX
zei>cR2FKJPX}cny-L&m*k`(zkZQDD?r+t!@*8Bcgb#%cK_xJoVwS!+Pjlb=k&XG^D
zA`OuywZnj|kpZt&JF#bWJvkxwOMggoXEfULOTR<zmyt2Z`Nd7!wj`v7bNU^wfb__a
zlwE!(jsI!Nw)gV=PqO^hkRBP*cdOrb6lNAYx$CJ3zuxKA%a8NHp0P8U(I9@!rs%bA
zRy*r1E4;Wc?YjC8Y>K}Ye<R)$=NLHxE!O^oFC*#huE^&%ZF@ga16OsA>~eOrtB$m9
z-K_t%&2!w|?`^7g?Zt(c6h8W;6T1_$2fSU8PyFkgYu{^z)^+=Ddw0&eSk|fE*8ct2
z<}IruCq`ELm^l!^%z?J|reICU^wp!C`l~CW{<cVJyN#GP;AMBdp>O^ZP=vH{j(hEi
zemh(*(&<X@9;hx46mCt$#FCbq&TEb<<M}(Ik<@L!OKJ3>=R~{Q**5}=Anfx^Uqfoo
z!d``qFgGQ2W29#{oSA!K>*`3SFE=$X^9de^FWO@AL(U2DE?-77+!H*|%-^y)JEO~&
znHepsGl3bv3}Ag={frMcZQPO(zY%Lw=HsCe+-tsj6}oZ;Z>rU}b5_{9NQij|)Y~TK
zA<(b|i&Yw>g&WNP=V#z<^p5>8a$rhAe}K=S)oVY^grrg5fZwMG>3uFk{1nav_c=s)
zeST^}(x?mYsZjM!r!fnrByd)`e-nbeGmb@wPi?Os8$xmt$<|{@t|HliLy&(m$=oF*
zXESg2D@jtB;`dw&64Mim2HQ^?O3sba{s@7eAqD0vEC!d-8!;)%-1`VGBOLP=o*_Mh
z^v_(5TB&{$q{RG%oUG*_q7{tK&ElXLY2`$l;2cu&%!bFDzd&7cN@uar=sje+h{gN`
zs!CGwvkD-H7r==;o9cc5#4V0zm6^ZrZ0bu02<9({roBH>GGRLHJfo54QmcR&^Duui
z@_Z^YXUyxC??hfOiJS&AX3TaXFQz_=2q%;B(ot~M-$A(8{e}t^_e91ycOab3<;U6~
zn99(TL>wUvk7TMJ^+2*IWT{ngdy)Mk*<xnuP0>^bHu?&3+yN~?QoGlPub2V5lkCz2
z%Zt{Cim@Q}eX`5Q4rD9;6pxxlRQCrgKl~dNu-ri`=n%Y=G&XY|22<6@&*w(GB<@L!
zjiKI+*hd1ElWH5Axer5FXBXctU@`Z>u-6(Ea~}*>9AzZtJ{aykaE*AC-IFPI94=HN
zUS;<b3c85wo0K?|>?wG`Xgq69x#Je`1m=>3pkZu@n+${57b6(8#c-&A;nLD+Xan~M
zBsZ!+ygQpcuM5JP&@L@tou(xSEQfzDk!}vt4MVy{CY@m?gLRtmhtG8+;N54a7CMao
zeh#PN^ERY7>}C*0Ft$0n51zC%>bf7kFI(Ew;u1>#LqfV?|4QjinT{&vnTfQQF)ep_
z3u<E6G`=A<eGZ3L;jc@iy_RWbATmg6*hMBS)4c=#bRzBbOnY-8tzmy<()y@&Hat~4
zL47we?XE;x!)D^=kJFUtn!~qXKQZU_C#LO!$e<2}jWg|$Y&l-CfneNpcNnr9&ZfH<
zv4^qwf~I4%ZMs~9=EI+t5dRj%-<S|@*oP>-Dbw+uzde!muT1-FBCTQn*QC7+=~$gV
zBW(*)?IX;XbQE3{TbL^z@SXYU*pw-0Z<&Jb9;80fr0$<c9q^-=`UrNWAl0!Z)%A%~
z0e>%3VZ`eUX-Dza`cIm2(G*iMk`p#EFkyoeB+Lwq2AVBlm`v9l)QGb$vW~_&vYpU9
zv-dbb14BxUX%=8ZGcp<_XJnYE7B%N&m?;-52a_&rE?kjdrUk>Bh38r@;ILq>#^HAE
z#u34!jpo6mjUz+J&771Ll8duq@ki~)Tn(!JF(u<Q^AEu2|1npC$Z_68@B&-c5Cp8y
z2|@gx=W2{W8d%0YxQN7f!;~+qB*DKT!EB7q%`3^UIFpnF|LG=T$*7<`&eeDW5|I0m
zMI<)E!_JUE$tIk{jv$;MdHXY0V=ap3Tn!?#g$(d};6!+44a{7P&dslk6tpgAQ)y4O
z9*lPt#8aN1NSSX_E=ABi@UW-k*!L2ABNz^pJCrlq99#5m)4Y;{U52Us2o4~;*^z~R
zsQ4EOq-`{iNNODK+N<Fa#3Cr0u}DuzbrzG22+BvgnSedZhOETAj=`W=P8uvn&FQZJ
z^QZ}!7X*-b3cen!Uez9CIdZ1yTr0^;Gy!vhObfx>ZvxH^0_-U!%CQ$DJmG{VJp;ZG
zewVT`We(aes8`EMM)09Xv*(~5HKG}{1RmDl_X8e=Z=`cF>4LLqS;+{V(xJ`*olcEt
zd$vt$M%z<wX)fmLwS@<lyk#XLJ_v+Ygz9Lcd4(Fo*Ql6{WCYt06;r=66|>QNoOCyN
zgAfxLw06r%M#O`>3q$4FXg)BmHhF`_G<kz2Zdu6)K1~jF7KZcMXhuB@A2R*jfHQm=
z9+M#mEf9-c{pJ%}2Pp|-g5U*2_D3Y)H8So!9CyG&D4}l<T|qnr9wzhzNmv+?FxO<q
z;VZ=Rn+0_!0*r#UGgwHEF;OE3fq{P6qDm5zgK!Q?^9}i90_V1%-w>{Y$NJtbKTwS8
zfg^A9@YEvmYvEI!k*oYuSNWfU9*zo`sYJt8`MecwGkg%wTb*ra)02K2zA^0h6PJtj
z=AZe;wyb2#lkg3b-8T_uZzC%S1sm4{#~3{BeF7`3NlO|-*DWIPKD?Q<M4}2F=?Obb
zI3_Jw`51NAEwZ<0Xw2l9Uk#s}`a|wCBk6PkPu+9QaVuwn;G0Zx(h@ng1TGoj9(c?K
zT2x7bErM`cd{R858^<%^ScQt+waC^2QyW<PQzpE$qLKu!1tvCO0do*7O&O&N%>c!2
zgj2D-35n(>YKi$ntlmPCWDJ2-^qd6?EA7R@90*&z(3A?+Yq%*A^&&CaFl7rXNt7FA
z?!rnEtg33f!GxoH67K~}MJ0(ArdU*;MBji}SV>|(s=pS=Fl&PlRDXWB`lH@JcyOi9
zja1fgE^J>8!Dyu9<7X@{<PsxzEP-PQW~D8xBtdDIu#}X=Z!zO2izkiQSjlrA%_iXZ
zh)NQ8?|ZlrD@lA6Fn%S8xG81+f=Uvn1kA!p608og6U>XUGn%m6gq}{g0UkXteCDUK
zdj)4+5k7NXBIBCi*cu+=5kW5vMadh0SJpUwNb#C$($StTJx|qhaOp|#-U}uj>3!)d
zQ%Q6g62Ulj8pkoVB>ISLP$M8YSe?efiW3}g4_8!@xHw>Do4Hh11Wb7)iC`crn_HPY
z3EC(b$EIMRcK(qq!SXg8JIp)q7$pci3!krPsiY_b(=->_#P%9C#s$67yh;_co{!<J
z{?}h0ezdu$Es+DUdNLvw58xoSwu}f~x7ZDs12o^gjI(7REE0;ZupI;8cxet?vJ2Ps
ze#K6?1RmE>=}p()>)Qvbv4^)0D}xpM6u$08u&M3`@e(}R)duk;kHMiJes^y$LDae#
z#}p64*LZ>Ww%%-lB7$%D3^aVGD$gN~6|VEW)8=~z1c$KDo5HJLUx%+zU;9SG2#x}H
z;i>Co2{FcHqbj*ItAir;{2FZYHAf;2qM_<g)Hi+qvSQiQ!q0je&iAumY)V{H)|$bg
zhAaTv*946WXZ)rwc2)+*;@}aQDEu-6F*sB>N5&x4@NmYf5nST}*;hYCtcBmho1v8v
z8YOHHOL-jr@VZ`bdI!@P8UG}Fv)x~Fl!CF;W*(yHihMg#lr5+^2n=L!zB%%6M-X86
zLLB4pr@?bTu<kk#*Tb)YzY+c^_^097A3uV(_c2K0I1sgl=i_KFyzK=xo+tb$ygjL>
zL9<=LE?lp(P{)I_)Fu}PlgnzD3*>eER%fYUH)`*&9Irg)mBqZ~G43Uh5o_gTMH{wm
z-a79n>`~nYbGPcpFx6{SNv>CKus1K})r(z&pBc|&<X|q?!(}nh&l&nD$e5FJQr=vI
z{MLj#Qx@wqjqC%4{a-VQ>=r}sD$6;U6XfRRm;_&?Q`)8Fv8g6|m0{PEbJE#nL*G}H
z<6Y$Dcwa1>;$7)ZDaq|}>`A#LojQ8+dU}mUb?VspxOLvW3v;|pZVVXn-gKvQIkt;e
zFZ!sL{j8aR_C98yoxf-$s_)IiehH&6JIyN}43luz9XD>o$wT@KDbysv5wqsZo>bf^
zK5a&M@oenk9M=}kWu11LA!M${*?C<tfhswnsBBtAarrr=#ZEBstb9UgKTN5bIAhkN
zGe;l_^UM;nijwn%>>RDcY^49{DOh&m-?(wZ`;XAnK277RIT7ujn*L_C1_<UB2J`QX
zY|d}P@1WwT<K_gj-ZYsjm~WSunP)PO8`o#}fIKI>r2sFGnIxF3Xd(|qC$8;op=Lf|
zFx#$<$%v--JjX!i#4J5XG}(ea6HJ!0^A&6N#^e;Uysi$WnW0lACLEf|)~J!rI+z2Q
zoOEd@Q>2}gIb!yt-Db0)%ZH{*mX%Ls4>!{{zvHQG#{OhabKCe(*~8qnQC{xBxozPG
zuoo=GmI(4-@p3r0>_kYz1V!RN=C<)V)IGP&jGud$+lDR%$4{1Tb8g$ol!yOHqlM#y
z{J3HG*+PE0k-tE=Qb=0?hV#XUc&m_KALQ-awr9ovN%)rVL*eJb{}cLnA!7b?VMAe4
zp_yBP_)g;aqQ&&53rmD%H9v%3D1Mdj_reBzxk7wnBL1i~6E-K}S8k553lZslB)+fs
zA>xOLH*+nJZ@l>Fik~I^9P!j2Ql42`9_fE7{^yFnUc6B+Al}TWK>CLi|ES`h68|UR
zYYKly{1)*$#iOH|^U4zPCqB=!y)c)Ea?G3wg!dLdNb#qLA0^(-Wh)oIM7UCD=0xBZ
z+YRI)_cn!_xe(y(+_m2@9PMxBLLhvj(!HX5Z;OXfj7hhh2)Qoa<yn6-cMW_~@{nWa
zu(c)+d1j6S(sdDU<~D%ur}P7aW-c4jk0y_JGp7ywH1V^Pu1v_4_9%b3;x7?@mH5>}
z)W^<oxJ~h9jvM5gxedtwTcv+S>7N(Atn_9s1Jav0Z%Dsg=|54rFN8GAWPPw2U2vVn
z<JY3$?Hq=-<k4Pc?gHe-#oM*pPa_XMjtF_vh)6e6{Cx2XiSSE=mk^QuDk9QfC*G{t
z4&Kg5xJT)KrT8b6{u%KviGPg<Z|5ZZP4Q;UcF6loJO@UWmrBHWr4vz)CJH}7d>io?
zW{g}ko52hr$9I-T-5t?<Gy;zif2=T1$U&Lu;zH^&$x~BAJXJVFI9+JQRm9H`Z^l>f
zOT=Fy{F#s+pp>^pc)Rd!;iEz-f|!mrI7Bnv0$&$z#$E7R#BURREHvXV;=dOEUCr@3
zljAYUoh4i-Tq5Lxw2Z%2xJG!h@HfKW3aJZV`WJ-z+KYr{NKF5k@GBuT1`JOV(oTwe
zYhgQKC!u*xAijtAUP9V6F`s!(08bbH6QOxdAe`z|raM=-NO+l$>RQHE3TY5Wex2|^
z;ctb%6TT#TRrtPetI*T9nkJ+P80GG1PTgR|o96-2O%s2X@M7U*!dr!QPmtPk-fGWr
z!-uFTKUH{?u$8cvkcLUD=NUpXUW2ba2aT3vOvhbkiPs3P7v3y1<1^y#75{+nG2s)!
zea$(0U+K0AYwyMJe+qX|7VAUXHR7Sd=E9ipK<AtdRlX6z(Ly`-tXRAm*Fn=*j^*3&
zy!ITk8x((|(2n2ti+^1Br0@?yGme9<z1K#R<1oTAgfSsk6lHjOVJBfXVGm(H;Q(Qg
zaHQ}I;W%N5aE5S>@Ejq{0a@;)LOVC?2Jv=o*zMx)7d|YsbHkn$Z|8>nNxYpKwpsiZ
z;Wi=d4_SVSFjLr2c$n}=VH@Fb!Y;z&g$2Sw;YmU}H*A#nF~Uj0slu7U*}`*$i-gOC
z7Yk`H$@>37xK?<F@B!hkgd2oU37;4KQTUqh4dLH}9|~*FIs01SUNopjePO1ssqhG4
zOJN&fM`51O&Q0qjzQ1sgaJcX^Ax%Vi{?mk|!gArc!bQU6!i$Bggg+N@ZBoj+QAndx
z@(&5u3pWU#5k4<`N%*SpZQ;AZkAypfUkd+En2L8PmRDbRi11Khb74%_R@h#cFYGSt
zE$k;8A}kWpik9U~5>6M+6wVb^2x(@^^gk6|DZEDbOW`fTdxZB39}_+yd_lNT_!r@u
z!uNz92>+k(6X91vPAFo%(uC>4#=>U8qlL!^bA+9RCklHDX-7=C!-Zpo6NNM^W_*S4
zeBm<T&xEUlv^{3}TZO+B{!U11WX5k3ej@xrNc&{Qrwbbin+lH-wi42Andy%g_7e6L
z(q5VIrwVDXOuj^TzHph4=E{t}OGt}k@-GQ#l1%<@LRuk{uNKk_nS8pCd)1I{C+sI2
zAf#n7<4c7!O(uVVkk-iLZxhlSnfznImxZqhX_3tMuZ1*8Cf`s<D`fJ=3u%T-ez0(o
zaH^1o$c(>Cc%yKwkaot5|Fw{&#pGWQ(zclV+rnz$S3+7BGrpCO*2Uzz329GEevpv%
z#N@{a=LpXc(z2NGYlO5cCjWr&Pr^S7KNEf_#AEY-=FHaqo{Q=GrnRu0u!AsHm@n)u
z>?s^593m_d@>ea-W0Y`=utYdRSSl<R&KE8at`J@-{1?u-g<|pGoLe-raro>rt}TvH
zczm`P$9@oYHXZv5Y4%4trn?K@RMz1&-?+gz+B^){j5OVCrchiQG#({R0X*G`mY8&a
z{?r6CATigHKdHm=njsT)o7P#9{m#;iyA$Jgvn-n`88;b0;c_>k0XE>?XSr+#o(FLr
zd|2N9U~Xv)Vb<BWG6aO>t%Rb4x)sVp6%z6;25s|zbl!!$Ye>l1xaHu(^437!W`t2*
z2E45w^&~bANatKA?avNf4;#la!txe(3(k-7FvKL}-3FR@I3Cb_)ErCI+D-wUar6%e
zZMyEU{hM=p8`2dZuXVP+tVck&ek)Kv+kX7>V9)nO(5OzS&Hq7c|K{9Y19|&1=eG6H
z`#0xyB>E|JV%D)u=rHHDdzS;4bDN)kLgyg)zUSQDjQ$Cim~(p=dPDU?S@E=M{dnpP
z=QUe0-Z?rq-gfaF&b#Bk{^B2BPZ?kRo0n0spgZ{PWY8J>@e#GPHS&T3rZmn&LQD(f
zP=I-iad6%(q}vZNA!!2u-XWxWpTVP_GLdP1MY_*fCL|5r6#r{dPGhmrw4LDm#12l+
zgY#&~=e6!dvOf}e9g0X&J>=z11c?cWXM(}bN+(l>8|_0b>aSy*?_;X7lX5f;{>AQU
zK&t;Tj%nHc30WPGK6(LC`zL0tL?CA)np>}D)@H-{(I<iakHki!SCQ={7PArgQ^N0^
z^*(~@xv$~qc7aUCiSYpE(sZRhW*X#^h#@4M<+)v198W2o1-RWd<H#RN=`6rKo-Chh
z8LW-loowWCa~C`A32P1KH^6;nly{kKQDiQb78~Z~X1c@uIZo%+JWHNjmh0YtRP_6v
zhZNrL#ZT@7lk!cre%ZrrE_MeP>>k7UIO#Pf3uS~@oOpwambln+g?qDPUJNZ~r2gf7
z5uBCd^v>v+abZEG$6<&LEee00!B{{y10)=W1DN3wVul=vW5S^#h~?5bCf0X8afekV
zVnJ}kgWVf}ohjm!M~N|bCLUfRF=JpQ7EUlCk${(sm1RcjVwMnw`LVc$5i?OCa-hp^
z|JN+EJ#FT+^5kmUyDhJc=1eZHjd4D-ytZlM6w}_`32w|wAB^R-+Zbb>*paRBA`w{f
zB#mrjy^u6)m@;G5gmRfhBn%;pk;m?~5p|en9OydGq4P{EFnw0>S!Kms;W}aDlUU+9
zVKtJl*htioMkTwOdIYT)TDG}H`hUu71_hdxs}puiNlO>j<-gi6$#jUMDOch`C9aQY
z3pRrx>R1OlY0|a(MJp@ED%obS`R{rO=-upOICfbV1JNh5*#)UfQ<nM5y$d6-kNr<x
z^Eq7i@Yu`q@e*Gq<j6+@LPyWMWhR3>2MUsq^DyNx>^vv*@qh>q7Pm(MvlEH%Knpn!
z=E7mOyPeFTPD>=fqrg0JXcu#0D1(u^d(TM>nspn?*wMz(5EJ~*t&ghkIrvTNXSy&S
znxcoWw{VDXm~gCclCV_B?<VG7DCGMO`OAgZ3vU%ZD11!#r11B`jlx%iJA_{gGx=<V
z{3C_jQq<I6*oTM@O1^Uv2NChXafWa_5&5T!H~(e9pCjJ<p9Q}{JXhyn`qjeQiIDq8
z@#g<4;^`R9rx%gmZbV*ZVoZpaJj1sab`tgy_7$2}apXH${5YX$e}qpLKT|kYSRpjm
z0qItX|G99r(DawIWc?6q>SgP1+pjUhacl6+jOTGcYoTEqfgEfIP@c1=j{f~u(D02B
zT_G_V<%148^B#kMqv4qj?>ffSPRBSpew1+}+gG|=q^VtQ3}M!pw<s_j;L-h^0(iP1
zco(PqrtnNdPkscvtpiB2IT+WCvCfi15fGL)67m)!lJeN6tUUHtn+K%R0S)nI5^^@~
zZ19$56#v)XtuzE1cNXYyxi4clUxzT3%WzxnV$e1ZNM{}7#Yo86xCP+D@|NO;<-JOI
zd{S6>t3ca4AdUSN(^+TZeujXsyemWUI6PQ+w}7^JC}T6~H!&1o$zLKaERTA4d);t5
zCgj}*nt9kC==$Owr5&bqjH6#KwCO&=y+6w)QXJF$UbKzk8kRN>!+0Kazk?6g@2=4K
z;&GIy->aZ;ilqSKE`_`kECXbjbcetrUBa!0y!R7aG9A;0PS1H3@(K{h@yY6svO%+M
zVR_UL^hKC;w%ksg^RWL(((P;Qw10&jXS!3j9_Lt8GJ}RWFWOp%u%;d-P}dyGGqft5
z3rM#gX+qM*6QswXvLe!lHx!gFrx2nkN1!O^aUKSj)Z^R^&a00YFLpf1K&3N?WL<h3
zW6J7AQ&C~)aV|qL=y8q)q;Qb*m$@qe2|Z3upvPH*)P8PaS8QA*$Ir{!4B)C#YshvM
z8;zEc?IIR>9HRuvmma4pBKNJwVR>#>J_Y&2O<%)I-8SRM0V|ya{IhzTyw*HR>2WyB
z&>z&}9Mt1{FE>mJzBufBwC_fb6HK5nv#kPcPD1BlKHKYlnZ)0|{ZjCJ3tF0_o+ME*
zY6|{YWsEuPAFMLwn<?H*$NZ=CIJ@^ItGz*wN-BB&-SeHA^C2P^10K}l1dZ_@tjF2Q
zq$fM7e*1cy?r0Y3EBXru3x6y;sK*J~=b#>^?3}a8CrpGsr+jvRC6=Pf#>tsHp?rdq
zGqDVNs_sLN^WR`-b5M`t9Mt1rj6A5vN$SDAXL_72CnVK4v3=`t^0j3CzU^^J@jQh)
zAbT7xf&x_oobPgFn~cN3y=MYy9-zlrjwl$wP$dlI&8gtLd8Dm9j?v-xDKz);RxzT_
zL>~RLzJzGXaV#sE_9D2X@@4}#Zyd7(MmQxTbIof&)UN=8{6{mR8$Fa<)L%krzMlg~
zxd;dUO7~ZQRR3`tVR=)S)dcCIoT=r<vz8$+VR<tk>p8>vQReUmij796k{u)#8XKzl
z{J~ip0riZLOKpwKIuv0nZ%D+DES=@KU0Iyb*suV%8;dg<8y4UmPxexHS>Bk+BrI>J
zc8XjcSl)1rnmt(F@Z?~5Q;O8|2Q@YaH8$U0jm?xUor4vG{^c5*J$^r<3R>|cp(WXW
zGn{>EX^dvb*sp}v+1b4^_@T~<)NO9_uTbP1RN(CAqDtl)IOwPUlmh3Vj>dO(e$6MA
zbzb7HS`dQ$R&10(ug0G-ycXbZU0A<_M|7?9{Ii>M|2?)gLHFB>tqsSH@66U_1e%z-
zn^D4I;S3@FPBH#`;d0^S!W)FQ2=5X;AbeE#gz$CYhr()M8s3Chj$M<cwfOeL6s=7I
zq|r2OYmBW3(5_W8QsH*Znn~jA+BLJq+cj*Kkw<x}h>-hh@n-D<gwrvcy^@Gu!v?d3
zF(H1unec<QHRhT3y`TK_ebdRbtDm&dU|*$&c|x7GHBX|CTW86k2*7RR6euDW@=6ie
z6#U+7Ynotq|FiNCth}>BG{d(e-Q6VQY`U|+hs#~FpSCsE!N4MBg#oQR{_qaVE5Z%S
zdzI(0H`|&=A&=>-v+`=|WX6Z&ad@!pd<$rshcdYD^#0h^aPBLw6YG}+Z{^(wn(}ht
z>9|$}*RQgUarEnjHr=!PX<O4Bh1xun$#Us_2On;~`JwY|gg9Hj+O{<%khed!H7g)*
ze{5@RhP(ot;J$2YIETD1D=x=2p@VHrx8n~$C)2%KetwXA-#Qt;g()JTlWB$(dOLo&
zW9WtJ)?wegjn)2Uf0fhT+4273bnGs7MSSSi)sc+&HF0;<A?};i+3Qw2FIG2RoVm@d
zw<aFB+*?)skz4Uh$@wMDan6os7rQ&NQ!=s7UE0oUze&7udvV37+x^jQuSPhgAnw%d
zY16R}o?l#bOpiv}z3GQ;Pd(g2`YBb*j~fAcUe&uj8gGvdKDz4Y9wWD>4Q{kO<+$Ri
zn?{#ay;Cu#YT4*1Rku!`SM@&?{kBI(Pp&#<^r72RM$fHUKK<ybwuiT@N*Ua>>O#b&
zO+UNp=+TY0ry}iB6_cyhPVcupb@VYvS6tN=;mmX4^f^^afNiE9Q?(3vQbr$N)u!Us
zO_A$gh#y_pw$NSuzxVZu7sn^ZAN<Ij?w+_4$Im}<N4KeJGkRXt?<!ammfWW5mg#>(
z-0@YZ6(4T$uFWdEwD8Z{o#~J5bkkqh?o?#%^fRYct*xlH)30|tYIg_PYtg5Z?|l=k
z*uTVIowDr$f9ri{8`ta)7#~rcJ;UwJHbGmueX3(KMpQSS(FcA+bu(ZyU}Iq886R$H
z=pI_wxbTskPFC8+d*UOj{SzPA=|)chR&Po(`v885Yv5O0vt>>kS2N0M`84+SV-KLM
zTX0MIF2~9Y_KQzU->7+jW{dq8>b8fO#f`2Z7co2DdH0ZRUt~hk$_akTFOkf<lyskI
zCM0blA)3M=1?o25eMxoO@4<PKn5A`plGl*T9cyy<rjmY|c^`74X33<ePgPh7?Wmw<
zI~H_pJ=-&kif5S`*com~J=+H42<h2=PBx@x%S9a%dbXvI<Z_1qtjlhWU~fbi^=#*o
zh$ANbNv2vr)!A&a7vkWaNA`KL@Q%BX#WaA3jJZs__;IkulO3L5X-A#0orz8CePA1y
zt?SNb;s!{UL3O6Pgra!%8D}KewO|{Vt?Mpexrbr+28*5J47<p%*t#x=#30y!Th|$m
ztJ-C-!Q7>kyOt~-o{qbWg8odFvkcwkWPgldyuq2+p6)_c=}g0+5X1eP++4)1U>p~5
zYcLmahI<}d=G-pgGUw)t%J?;sx)(9S+enge9_w*2S#BVY>v|gkjPCUNpi@ll>BYHz
zc7riZ{mV@51cp=EkA1mbMXO``tql%|*WoeYuQib!(L|ty67Et2V#XhVX*f-<sM4lJ
zL?R)GcJP@0N9bwDk%R(6jv{b0z{VO2DoM<T$Br44^^OfE!D@uIKR`Ao29J4zgasyc
zw9Vx@qnYO;6FQv0?7L4UJlseaL121py;YPfYXm}#qk-ff;3Lk;0mQcgdML3mvSm1*
z4LJ6*{>L`|EPibB%6x<r8DT5=nrPe<9PfaKguz7S0^P4Auppp^5DN`m&et;InD$Y4
zq&<lk)S_%W@tq+2Wa8(BE}KmJM?jYlRnAF0Ay;)e8NtRC;y4CA)wuz8-T!CrOaQB>
z&OLtT-kWf<7)jV6=#@<r2n3KtQ38Z3Aj-Z7QPyCv0YV6fNDbgpRH`gi5ztHB7ph`y
zpH)<9ZEdTyVAX0{TeqqOpNebH*1rG$oBz3Y2p}$ful2P9li&B9ea@UYGxyB-=J>Lo
z&g#=hPA5gar;@B*$fvpbb#WMvTQ>GUUGn_0F3E|AiuG!UO6-x)d7d>C)-&7>P~9xl
zbnIAJgkb(yS;Vt7X7~da)}O=>b6?;k*$CH~`$*zWbFcD}v<UvCxlbgXH21}|NeWN<
z?nvG?R~J|vhPki6jzvqVk`(;>7femEGLNu$WdzS1mVP4qqSP!+QeZv9-BlHmv@G!F
zvvT2?MwU~P6j=RGW+vVFgi?{@2~}Y#>lcO%2aDGbeqj~{3p0*2&vS?+f}(-iKS0Sw
z@hCfD=M@X|v{>_(TC*PRyQdFr6pCcqK>TIRVO6AbHBDeOb+$O;3ARF<$zaLGr_-9?
zr{p)L&X(3>f{h5PxoK^dWV*rdc4S)~{!X=Q&LnuSSo3FTlEO0Iomge!SmG+|sMDI%
za$;87*TMB>-=`u;!EZ_nDs7P~mQ?5UeG^l)$C_oTSToG7Bo>NS{Poy*<&r$D;n2dV
z<j;I})|qW<@%K*byxPbgn!Io(U>p5^i5>n!d>4Gx6as4+ZbO|L!?9<8+i+6;Y<9Ml
z;O{-y;Xi_8>x#L)%i3B`KgAJjLo+3l?3lxt9_`K+Q$S?f3h_5=QtIGS4=;X*^urAG
zI!nt&r2cJfuKm$WRK%Bk>GNsG8xYAYDvq69+$M5Ze0yX`QQJr^?5~GKvan=C5e57$
zFDi~4Q55+`QKS|Bb}Eh(6m^1ucF)M+MYPkV2G4?`o;|7Je-pT5!GDTHfy3cN#hoHs
zYKtPTh9*wx+^)FODZ{bI!?{I~hQlHsVtt2I9zriJ`bK0AlxwlbLq+FFSjk~9{D*h$
z*7@kj3+MN16`9u$!;c5B26x}QH&gI0I<eHRMXgexMIAoh%;M4o&gk3TOQqgn?fd>K
zU>0tRL43iNQ~vS=UumxK{%^@N<&~q|!F3e=ZQo_ti7ED9U)s4$8HlG}RoSW^2s0P6
z<+|@@xzDQn{Kn)}Tzui5_9816{pZ2fR^UzPAZsg>gx|={Yljcr{VUs$H*+@&W7M7}
z-@!5YTl(HYJz`&?l9%Zi$O~-yzxT=x_%c3gGQIt8uC>7Pa=^6~{O;?(ue8`GvEg@}
zy|-a$!+E~#9oa;B3lg5~Ner-dmU|EJcyWN35c$)F=}ZziL5F&!xIkPYt`xs5t`~0-
zw}{^t?-%X;71I5k^uLJq{tE8){tC4BS71BT70YqJ_g6TD_WlYSrf_3P=r&%1c=rAZ
zdWHP${S|b3e+B>L3V*TuS4+2Vd&55|oezFY_xlQG@3){oBK-;Z|6bfB+OrM9nPnYl
z-|9xXHg5|$r<U>f?AzVYkCATQ?1pY%Rsu)R9kg$AgZBL;kmEy)Z{OmEzE1kJ3Xkfw
z_iDUa4)p%b#?>&?Vb5%!wHuJ5S`1$-(n62AwHI)hbUyFXeVl0R2Ko%?)#4)Yo8ofO
z+7ZI9lD<ylP!QAIEZ!*IA>Jk4CvFot;Kg{q7M~TZy}|t@>3<gA6yFg)5<d|+V#f6H
z#pYt6XzdgJ{AI*&98x1s5C@4TizCD_V!1e5<QN>|e^a#gtI#izzD9K4p1)T5cSR1`
zG5!xkYp2kEEd3Yauf%7>=f#)AKa2k@?h*Hje-k+>$o%rf*5Xm3wP*Nuk$#-mSG4vG
z|H0BZtjP4Nor5!_a|$HgtHc_y{x|7Y%6*k+*8}3&8YUpeDVdH9>w;UQ|3G|5<cKQ6
z{X+be=)P6|JLxZpe-_^o-xc?Ye-kq?63TS5MGllww>3||cG5eF#o}?|N#a1!)<8kL
zQ>Bj;Z7meIPm^9QR*F?3M`oG-1!Dbg<X<iKjpB`>t(k&&Tc!U%d`Nsmd|dps_^kLl
z@g?!k;#=ao;$HD@qWkuKHaawxyM@?Vw6#^>-cfp2v4_}CED_xrE2l`eHC7P+OzGvK
zt+fJo{+?&PHR5?<t+-NLC9V^%7CF4l__vE&#UF@|ia!@Q{>|{e7he|LxBTCh{+{@;
z_^FtIxQw4A7Kly7BSp6cOZ{*9_m%&NVyVdQe==PT$di*r4#`uWC!QmoCte_aOXQ$E
z!*3LC5N{DVj8FduL=NOr|Fy_bd+M)<yT!Lf4&&25f(Iwk)?fh-m)=@DN<2pFA|5C9
z6$gleMF209{CD3>pBstlH<qZMY)rl3m;4sX0l&k-2g0xYG!gr}AF9ZnYXSRKE$KFN
zo3<T=zYK?Nz_y;E1O2!ijUA`skl{KbO#OWMT<$iWKW==^2{?y3qCj`LLIwO1kh8Ft
zVCPoW2=fCFt|??T3#P|%jmI8L?^$>}12?xhzX~`wnSOU5k#THn+MM4^=)rtf;fKIf
z{PbbI%+KX}4rCVxB41I2;wJcioFAX_gX!_xvS_xJ9v&}K>0Juh#eo=#BRz(5oAbLE
z4#D*P8b}XOQt54i?BXzuZt(nTz`=?9oe@kgx3zzqJYGBor_#F>GUIf^&aE>%ch);^
z^ylxBV7R~GAm%ZGHu`bjE&{ey;uUa-WP<g~jnARM@-;^JT>TZm&z+B7K}K7y0&LrY
z^ghr0k9J7!1s4fq*|?E`!wbE^^1+e6q0tmAUzUSqbJq~WP)B$cQ_$wp!~BoF-Qwx(
zP&PTm$6>;V1wZuskGp$YX8X<mNZx(%CD$b||6_Z{jRk9uD2>csQIWkava<2&!`F4(
zn76h`MafFe3wdbyz`{{=(etisHM}lfb=ANp9&VV3C%hBh+u3;IihDX<GjUn=#?dWX
zRs5!9XwOy4^L8(9&~bfr;`G9@y0#^kwHjC#J>~v^v4^V@mk<2;!#N4B&z_wfH*Sm-
zCK{~^y>r#_f{mE@5atXL%!A0q>bsD_a9Q?AhBvS-UWmC6xxQQoxw+)#kQ+;GT=>$?
zMjHz@wDO*Ap0_*Vb==qp^H{RhW$kF5i1tItJ9&Lpe3H?&v@Y8Jqn+8;<gL$6G~O8N
zK6z!%+F=!5B37KersFk}TMnq$fFmebe)z`l33({nmCG7!{8io9?X5hd8fvz>VEs>;
zH$}}{wzV+v0^AoQM&cOTj9k%bP+fHL131P7iHmWJ;e^+3&(22c@!s{F92_5x4WACq
zO*HJWEphl&zxqqVJ4WM38}?|}ec2~bZzbk`#0#76_CkZ|;<=;kXro?e%`cjHYjEs^
zFZ?BRN6Xz__Mp1LEu-!Dqh1)k5%@NTZ&<#~;maC{dU=UoH$&|dRyFrd90a$=cK+%w
zxn~`fI4g1Zbxk+DP*=A71(YFc<2SapPL!c`;uR}C@!GaT=na_r^U8Usr%vzU+)i4V
zvvEvaG$#kg{F|298%EbfTV=0pi8{J&S>8qubyWNQV$5n8i}rIK>f{jhv5{?Q-LmEh
zzee6q;7n)sNc=E?+8EB-xbPEi@SDw|-$8wpWnB5fU!rF%YJobbM4b$$A8KQGXSfs&
zM?J`;xw$llOJj3+vsvbM8eEB^AKoGH!e256-`K+IgE|=g1X{?VM8SsF5^N<|8?Gx|
zyEW_D!xLxXSUceO8?@cf!aI>i{sBUUIt|~!_Jnqr+34EwbqzavCyuYn%^hDCD;%+F
zV03(4wDX8vC7}_!26zdS9&X`GEK8G#@UQPI*wC^xYh!-mgsm+TIThaVBX$jn46qqG
zN7@XX?xj;+FWB^c;>6cGZs<{(w|hl{(6P1em){v`o3*adx;tO%Ui#o`St!HnI|?>!
zc|Ch$tBRkr{L9nlB;G=-`H3rD%i2(I%~P1uW9u>5r5*K#g1M#WX=>4<OjPIMfEhS>
z=&U08>a>?R3V|@K=TAg9gSWY82gs356Cj4e4H5_)%|dFC{<G;4&3F{v(UTxY2ApRu
z4gQN^xI|>+bQ_e4Wz1)C(FX15(Vc(V4M))EB@{dJU0sxKwW8hF2}g@5_F2KSVp02b
z9Bsf36U90g5#VS)1*6e35YQg<!k2nCBR~fG-S8D2d;ZMmF8jOD{?fNW<M3tqixI{D
zw$iur=|$T+TWs@kso_`=3Ld^9Ka7z4c#{2`TrD*gvtNg66gW4wgE_9v&$GY{LmB@~
zeO-QI=vkb+6n>$p7x@HQw*5@~V^fCA86FD%sVU2p&5^|Li%nw;aT5N7Uo!Wc1sKT=
zzueSfu3<W__~AP;{Hsm30=ct8;nz$$%$8w$-9q5NJ%rC=>RIRVP_mnOk?+FEFF{T-
zSAyJTRsznp3Lj>!ehKo-J!d9f!-Nm_-T9amZs^M=P|o+`p3M>$__CF(Q8QPvCMF#g
zXL*}ih{Luqv@gR%ki!`s$7nEehhlQ`_|u~yrc?Eykbp}*e{6ewc`jyA<$7`6@l-cc
zor|(~Cs5r^l|}ISu>=j_RKOGI^`~z)syvZi3DpJI8&xgFYdUIN+qF^Exgl?$3)-k^
zddM3@?G^YH^o8J+Qtg2h8_io-6Y>Ush+Ozfw16$ZOR!Q;L7@vcYT}*DGVG$t!A5Tg
zTUw(`sEt^pp*KSvNR>mx-Y^E{f?ow3A@$YCcy27<K#+F|oAF_IR%kSPZpa%>?Q&?1
zFN9|t3O8@maFnFUb8vbLeoZ(6`Wl7p5I&}GuXDK-0v8!-!uRPXQQ)+UQ4sjp7Hak?
zw3*PFy#?VO2*`@ZFbRTH@3g0wRW+P;F!n46nV8nrWRi0^4MKOi41_S5LN6EQSO{0p
zB@W>+3atBgAT(v#&3GZUz|&?k4jo-a;YtYiLO`KeisMnJ>Dav+`k-=KuoNv=f)>oZ
z1#`AsvoPA;g1NR}jxCs53+B|)#kZUa5z2BJ0-+Ui!q_WwVLD9O`|pG1F#ljVxVV<X
z6)uMd(mCMzWFK_sIc({V&_{zGr~gu4q>tnspL0US(Yf&)4-c9A5WP7Jg^~j$Mqetq
znwVw^C#|J|<@vMJ4lnW!@^$-$N=H-NuwbD@mRhjye7HvG32>Yq*SIx4bU)e~mpL)#
zbSoj2IV`r1<TuTMD^62S>CG83-z)H3NGx2-Z{)Yk!N>9oP_L~R66Y}(jwcoypZEEp
zd=hC==5m6e#keLhhi<b+VJUWcknEPs1A$VTT?C<#gzvxR?%I?mgd*&io<rP@`2Gj=
zDg6*TJP1bgJ%TYg{*M`Rgi^kBpOkqE#PlkHL#mj&L_{swGJ<7hvSX5zwwcG7gv&4e
zEq<h-LtSHJ2uup2vu*tS#*4)Zl@V;!k<glZYnkxH*iE6Z89M^;0R0Thl!E;Pj6*@t
z^|ch*VQ)Ysvu!kK9kgXIil^;(KZBLE6#AJ`y);Ro1Uq7_tj+9Mn54oYAkCFlmSs><
zzEo7Wm9?9ouv8Y5MN^%wOx5Z6D9@GHQIW)T*lpSoh1-2)rp@^Jp|4aVDLmpUmB~Lq
z_!v9RX&A-I#g2*~@~~qv*V1Gh0;>-0>`!#o!YE8GcH~RsVYeAkEg|sW;7%+vvFu8K
z#{$>Q01pYGYef)I1lxGZ{*g_@RSzog)><CyF6@|Nbv{nl3hbyW%)x`eJCRi!g-yOP
zGfCloU#Un^;N1zqDwC`&zgEV&TCqG>J*%->!W7o}N==f&-M%t2NrA5f5Ue6e;b~u~
zOnwTX(CTL_(HXlXOyM+B7S$vvO!Ae*NeVN4r6NgT5q6x=bp4NY^=~O{hPN8kt+nnP
zn2((T{Bac$!vwa>kGg$yOw!c~TxR+%Y##;KTVjehgUq+TN5tYE9n+!8<TgqAv-z|_
zJF-{@3gjv&otdktKxQa%0rmrBw#a2hf9$O=F>k-jTp)LZEg=+QM^{9!BgEXgh9o<^
z%n&-n%(e|FpN1W^v$B=~8>)Y);_`2b#!!UAgYT-^z*W7fb{Wc{i+EM=B3@O?if5gt
z64?etSM{pYRn6l0J=gej|1_R)864AA;cr_Ue;E)(*i`F+n&JYR;s^G><jlC4IB5$)
zg-OcOv7;JzFwL=N!lN2qloQy|nY-?cURCg7k2W4VywYuKG;_ZcJ3}oBwMkNDyF=QW
zfXyb3z7ybgm@|<QOF)_Rfl#iHg~&CI9aXfcHnV$Sk_z94A`HQr#!;=eDldhCfas5l
z3zJkvTEWH;Is@x#nK$dhVg)LEeX7FQPprU>6CcX#-rlC=uJS8}*kIyV;t}kTP>p9@
z=gUwmN{^OF%6{)MhIq%qRn;abe2g7)*7?-Oo(JXFQcHo|2`1GNZ<zbS+9U<`E^sGe
z*b)B1S_-`A;7&9(cZ8?V#&@p<*a2Dk6xgdEU*b)3M|mi)lYu)C^XmoaLtr<~^ns@4
z&h#M^`tF1}q%E}+y8G@#8TLqMp_imkVG0UOp%Ocq3c<I8kx;dlTn2%s2Zdl8S&uy&
z>Xsxone&*<fX>;4sa`73N;;rQ*=A8(g0+c0kNDWcu|yv`&QWZ@EUr35KjTq^pV>Hq
znIQnN&BSrUcHfoYRf^fi$k#R|$hW7Np+!}h#qE-m*)QYnLh#6ObUflkCZ^gqOU{l3
z2jlve;8P2|+0}$Y#Yw=nbd*s8;V>LKit77e{c;HGxgvO*out6%xG30#h4)E=9)aG&
zWrbTiJZy7m@oc!>5CvtfrPy)5s!dWDf*tOxtu6lH5xkOv$C6HABvbIS9|_5}N%+eS
z6^BCb8f4^4k%-@MjJ_w8X1COFFqR**IMv6nuF_%C_2$Cj2_v2AnJ#4Dxq|_xV~5ic
zrH>|i=r}A$X6RkM)lQY$=`I_mBZzJ3LXA&nFy4g@oSt;RvUI?*bimX}V?fp*Pa4T1
zVNLQ-mSRW4s7+GvpA<(jwac+HJgM3ycqP!;<wBWf)xRY6Idy)0jY$`6jEfYwOj#WN
z+MGaqYS(5N!Ttu9(^9~{ASbXWxBIT?l<X<d&pmbNor&n|O9T1vCdk_r51Zaov7?)=
zO;Yf~jzv*yb766Y8MF#J#AT_1jCKJ}3%eWLnR6ksdktjie3>P^tFT*^6#THMEL~XS
z!=Nj$L)@G?;8d1{$Qz#6_zTb9*zve64xtTpUZ=bU*%k1za;F`lZLUd7hju=8R`E*g
z?rgaV_Cx!BgZW&KLWD!zQ8iz9-7<fY_0YL9Di_Wy4}E=BF|&EQvu0OMSx_~tdVww3
z<bOAbbEM}?tEnie;HlYfLOp6Vy?&XUwG0G9Tj=LS8uyD-#@k@}I}m9ck1ULH0kbw_
zPCOcp+}b4`^&&e)OWoWh-aeAm4`F&m7RP5G9(;c@njyc}MRI>AKk3phGOj3cQV|ov
zMEm*iS_FK0bkSX%CZBTFS&=2PA`NTK>D2b*NFLTno6)~hhf>74pv$X~yjlB1Su>{S
z`BT<)eH{NHRW*@@@kkZs-OoA_E3K7uY16y?7&z6Aj67W1&*Ila@`mjb|Mz2x9zW&5
zuIJ!iq-u-ex2!2+++!k*;*mKuk*4uZ?YkY@^H}VWb7n;v^&5Ufo35QA7kKf=_2>7C
zj4DFXyE^y70X%F+`r|I~9#CE$-H(N7UljQ?R212M{={NCaMr?;ql;Q&QiSKt?@>IZ
z20x+ZRoBG%+3nOMb<NeU9x-bcmtRY-5qD1Y?3!}920j+`|9XM5fRzC%saH=_S=9)P
z|4v^xYgTzRF4Xkw^aZnFQ!q1bALsJFw=Uxc45Tw)`YTyq`77s0aZ35znSPQ?&C-^+
z#*BI8vu1_%HJ0FIxbNi|n%}Dj4hECu$4;wS5GY(KBGcVhfs1`yo!M8G&poTALhWat
zU^B}rr=2@y_LA~Yb@{ZJYA;n|W>inBnNcxxZpbPKmJ&7PL+8#cUmQZJ{`z^<GgwV5
z>WtadGZt1(tDe9XXCGl<meZ##DEAAxZ+`O@POmHvRpB^FnRSS<2io}wRSjZgEU4c-
z&7SK%PTr#!>kGOPu)Kbm=1g1cr*%%M{46l6I`CS?B3M)SJT@`=Ry%sd-~o<Cj{b+$
zO7XVk|M=tRx#(zv_6ptnTbcdk{p=w23Y)#ik38REA@nb8v(PkfJi%uII{#nTDDdS@
z!&DhK<0QT9zs_BL+7nVF)L4To{*R}WjlzD-DQ%*#uNNP#@dOgXSR;uS5X^zZv?Qb1
zC*a*nd+G?(S?<S+14KS6G2W>npO2_d5i7;{BA=P)e}TAKyjt8O-Xh*3J}CZD+$laM
z{z-gI+%0}29>FIr<l9B;C!Qis5^a7r!ksJK=5<3~C;c|j=552>-avzV9mn+F78~$6
z54zb8fSsiG7R^oo?vtgTB`y&8@|*F$Bi<mo`OtS#$7`;8NW8>*RJ51hi1!=m&ymny
zmj1f*J<>mvjz(qaWRM7dxb()-kC4t^=gjYTafo;-iFgyF&l0~O_l44zNWW0}CDPYP
zw-F1ZbG`Ii<Zttrk+1y{hW~c?|5W}qZyEkC$o(}E^|OmaJGS}B@DJlblI7148;dqC
z8SWjV+k9l`J*gx9iE>Yfqe!GbPX06HK1W<6+I(ZAWAlx{HFDn|-XLxfZJsgmyI=ZG
z#3#i1^Nel&Fw$*?vamd@#C9ayyNGUH@BsNwmHWBUzbRfU_bWtPK9(-BH(GxIKlWYB
zk1wQ1`+Wtrmwt>`EFLE&#9`tnahy0yJX^GW1L-c5UMpT8UMgNLZWeD8?+~3G%693G
zijRw**AC@vg?~@{So~Dvt1H$A=XhAXh;fmV4d~ueboM9xr4JE@i{r%8#i`;<k+T(;
zp4mx(%cS$g0^Qe$-x2xdh3=b0>(8KnPx=qV`^Cq^$Hk{b4y`gBXMge+>F<gkihma)
z>}L?ZvDjQZQfw=B7Q2ak#S_JZI7}QPP7u!&r;D@2IpQL5iMU+6NaW})%eh)~_9z>r
z-zeTH-X(rtykC4s{HbXDGSb~4okPdW=M~ZVW$157e^;z;ml9RK#!()|FA$rG&OYTR
z>710paJ|J6u~a-o93f5=%S307GFy7JxJayTm$FLktHpn`UCMJx_Yb18NBN8Ncf|Ka
zXOH5s|3p1Fdz3us&BRvXq3lwQSGbeJ`gSQ}<vvk#_9%8=K>qdZP`<5jc3*(M_5Yx=
zGvT~*miu?&8{(Vd$D*?%IRarBzKzIfN7P4%<Hbqhba9qgEiMvkMQ0DPTKbjZwc>Zh
z+r>M@`gS3Y%Khi!Gvf0i=S8u+Z;2m>dqqCD(myJ4;uQ5}VqE0p4Z1t~kYeeaSw;7R
zI9ePpo*_;X=ZN#g#o|(NrMOC5CtfXHCtfe!Dc&RgNPJLyRQ$R4wD_FJsbDPsZm~}M
zs~ExDF#0zT8;Xs^qr~=NXR({uS3FTnh{HtAJ!AS)#BYf6#6{u~ak+Src)7S%yiUAc
zyiNR`_(So2@yFs%#V5t5#OK8q#Mi`K;vVq>@l%n%g?L<9;$dP_v88yF*j_9WyNi9r
z6UBr$OdKVS6VDW<i?hW!;v#X0xLmwQyj)x>UL#&B-YniOeqa1A@geaM@p19j;<MuK
z#Fxd_#Qzreh#!leikzItdd(M`i-lra@o2F~>@M~dPZUeVA>s&ej5tX=Q!E!}i&bKc
zc%E1*a{468yH>nTyk5Lb{GNEPc%R5AmW=<n_>}mp$eEY)-z9PaCiPFnjBH=e5;+}{
z{)J+D@feY_H0eK3<YZ0i<3vu^q+TIbi8bPRVy(DRTqUj(uNJQpuNOHBl<EIad{F$c
z$a$dje_H&#_$Tpoaku!c_@T(@ql}*|7Kly7Bg8f$CzmpOFY!cifH*`PE^-bk!%q=s
ziD!%R#f9Qhahb>&tBk)++(4pFNlL##yj|{hN&mihzuY<DmFYY#J|#XYz97CNa$YRM
zzb}3w{$0$(4>kH{i<~)2y|vh0JVq=Qj}uQ42Z}?*Q^j%O>EcvzrdTQRyT8nr-`6FV
zik!ep{R;6aafA3>@g|Y;d>Q^e@nP{N;xEM~#b?Cl#TUg_#oglD;)mkLB4-IRzr#e%
z2c{kuJBppf<HWuqrwudwaB++{K|E8OE^^K=!!Hz<ipxaK7N-9?aif?NZxy$QoK(#4
z4~st&e<|)1pAqr+VC~lZu7_&z@px%OcWy-W7+tu=((8`{bd-B%v76Xa>?8IQOT<!f
zh&WuFD3*!t_p;@GczPTHYwdmhHTP2Xy7fj!zvkw;tx!k!*==LIz(3Vi_fh-~a~s<d
zx1rcsKDX5&%=KuiZgYNv;egv>s6-xrJqq)2kO;@_8Jy{{U2^Qm#eo>wfJk!#4o*C)
zUbq<g%2(0;-R8p0fI~3fb{#N{3~h}0GC!B^BFHWd#L%0#2;vm9IlpS?!Sr%_`Qv9y
z54X8gdY3?UaUh0rF$iBlL7Vft2zoHRLZr7DZcLBYrz;-~OI#d?p&F!jGsYF%=KMJJ
z9!zf=(&KS5y*%tLy;~qN4zFcyEivfFaa*_1k2}ZggW<k+<biE<A67WPw!*kS8A__<
zOZfrp!SX$d^0EJ6`S|9<mG242C{7h%+tm2yv(<eX>HR@*2$r228K|z%rnqk`)C}$}
zUzUSq3sghsiKFmccDT9CrPsB4_u}qpQ{6+ZpI3ZbA1$DFXj|PlU(DdLVE@WlYw2&b
zUwBDoVsM4GIzO4Qb_c%7-mi2;MQA1FPp`gbZz#TK<qLHs%g)*QP@<}^cyD;)qq{@7
z?dzJZz7W>BnTc76hxT}Rdv@M^k9W=XR;MldeO;(wWcSIL16mGwII9H?@||xj-<D{e
z@DS>_z4@yj-JR#f>%to^hD~epM9tuzKRiFNZI74x*3K!ruFea+Gk<w(Ps31TPt4ns
z*pMjR8|(L@JzkavJw*3U!ta&T#rqZS&FkmOg^+V4H;0`4M6QKt-0#JmV-m65c`dSc
zKbhU^ok(u>j@$6n^r?yC_l8?xF~Cp4dxq9UkNjw-w;_kAuOGeg(!}rUq75T!!>#Ye
zpxT;5WW!UfM!_bv-SY5;@bT*s=j@2=elq;4y3qDtp+=rgMAstyf?w6eUVJX`WFoTm
z>aF)DTJlJ<aHMxXx;x8jQx|^VDjaFc#Bdzx(8T?FyzIAjhOfa#ncn$eS;GxD&a6ul
z4ZHW<8{0-d*sB(1!HrhRIiG~`X{8Js)xy4e^S1eVA@t_ZbEP+j-WYne^u~qH?c|sB
zU#QDn9ojHy>)ON#d&8ZW_UW*(4Sy0Uz)^R8A4d)Q+*YGkp0qcd;~(W6%lN(bO^6-Z
z&NKc3j_X^nGu82I*74jCJRYzA+dCh^7vn?ktY3!nmWktOuqSa`qW9j|7M{0puy1Vu
zw{dm3!}-Pj>`y{%#-aR!>*Aez@6FpXuC8%sxRnlu<!$f1xx=G4=E3mqy*IniL)gLa
ze{Sc9T~B%=cI7qBDUI!pW^6-#jdsjT^uTd>{l@922IHtcu(C|p!ICgM<7I5@mO!a8
zM%Fd#$Cf&>F1K?AbXX(zh`e`rWaB*}cD>v^{NCZ=LA$~O2cx_V|1u=Rw&p@?K#12Y
z?7&@-L4)gZ`#rZaW8>!1oYIzPxuL^zc7%_g2pe3sViyPJz5o0AYW`8BqhH?$tL~E3
zy<R`6^!e8wLc9KP;s>uW?tkwXoVe!oj14cq=JrO8&)BsY_09%!7o*4c8G44z=9vD2
zkLRz4Gt5~#Abf;I2$5q3!XE~=M*|Ulp(@g8thqF}m|+qO(|;CSq8a>fS!4<W4p?k1
z4I085pVYsPsm2;`#$5W7`sED$YdXbyGY+TMMcWOf_!z~`lPU5gL$uo*CKrp^2!6DI
zz1Z<$wC06l8|D#>-iUx1yak0X@_6?#6JgljZiVb@Za*~nX8YR`;T!BSkwIdO!|U@e
zfm@ah^KZy!C>Y^pZDTGQrG~RAncF63gqy_~!r^P35pI^fD!opDbF+@2Z!-T#BpYrE
zBiyAFHs`kovj50*2fze27ebDWl@DwdhEFbxa0i)@Y7XZYhf96K*x8Ib*f(P}BiuwY
zzUayMEz>#K56{XA4{5dyI1EO(!%WJX$x@tRAwt=_d4%U6+gnoE&P`=I&rilIX{(yC
z*g2N%d_P-Eb_s>6Ep*QN%yxk<pGUdIkGqw{T<FVIoJFbPEcS~tfF(HBLgd-28DECw
zEkA(e^+f{yoJP|7E*dW_Z;z*tfJ^=Y9FA{W%e!s<_o((`#jT;bg=w5f^=_)8A$TXD
z7Y3lRL|%W^&p3oD;K}r@YZpRoRE1eUzIp9B`tm)OZ(e&ZRi0{ZFjGDfl9}lysBt2z
z8Rni$?R$74Fr(ce)R=4mTY)!}wfQ%A7F+{2Zy3uk7f+G}Y;N8uY;AlFEf~qb!`UJq
zp~_pUcPay)iQ_N09f|nri&W!`dm0<@06aAD)P}qfJlJJWVV8@A4#u<1$FoeuN(ZJ+
zfZCXE<=Qa@HgEDWl&lF~q^*EolNTU-hr&(>9Cm8*Q|Iy{2xiNB7lc32>jnt#Lf|7&
zsM!b5IFQur?-01c5wc<n9}l4;c5hB5j;qOHIGqOHCY2B>DNJ=PV<B(|sL2orw^N{T
ziiP2ux!=%*{nIBDT0&@nXKCL~_d;mBp*6c4!W;@4AY2OpztUKW(@>~I*uC2-QHmBU
zMGKao1#@q~oGsT65u*ijZNVH{Ft--WsilkGj5%eYx3QdhLTJUDlnYNwDR%F*r#>r}
z(TH}yTwHw1g`*gj%gyOr3QLgHUy*iePImTMSSR;u__yxKY<>M@=%GUXc<q3;5)9b{
zKRkjVIiL_K<kd7h74le1b25DLEKOez9Z`t(*$(@XdLieg()2?vXPQk{;*XzmiKX|G
zR48A6mZ8u+v*SIq<#Ev5IGQ#?K8WS9Zx|eF<mKehjF<+-7+G<a!+p?tvWq-lbq2_^
zIZjy?=R!#tAiIS!%mA6oWTb+9Z7h#zvCK+noi06XoR9D=l<8v|I)c!FtdXbUq}z%f
z6zrA)Yh;qs&-YvEqY$aUREFqa;&_5V@%&o~F|`#zg0%=i@BPh>TUvn8gyQo7B(-gZ
zgc<zA8zxR7?&ft68bh#*zV$IBPMU`Y;j-J;`gj#$bNWBI89SC0A$T`|%|%U;!hOCn
zGfCl5U#Un^*x@UcNfzQ=>|W?};(c>JH=3ltJ3}ONZY)V5>MPOYN(fvK0LD~Rwmb#r
zOF*eHlhrN0GBZhGo3B(PDLmmTmB~LsVAp{x+51d1aUxNM9fn+0NeWfIQj?^x%vWY6
zDXjLDiX??izEYXI7s4*=u*zZuR#*j|UIW;RcvKbX*Xu-AuLz6-O>K;bN{x~_iEL-K
zv77SCYUy8yAc5HQ{mdr90QOK5S~GTsii)hpvdAA}$8j%BQs8tlC^g9v2%I|xYYl?a
z4N%QdvvNDrSHekmAWX`Ni9gKh2<*H(;$S=Mh#5{&;4HsPc+ftJavVEyAb8inNg*;(
z5Evv8c~-dd&rec_`|hrSVRwCgk~Lk09pMSqI8q^&Vt08VYui@g?`G_}7Pdf)gyt_v
zQt;dB{OUk^onI4Zuk#mKd*uWoEP}&^$ln2IqDzt#_-GBKI!WPPU#Uq_c+^)G1=`-^
zblV%l(^_GNdCrm~g{8hyoushJS89?J*89pLYi_SX!Ew0Sz=|(yVr)2Y#qrq2v#}Yw
z4)`ly{Cs{HZRt%Wcn-1dOw>-Me+DNJIQz)5jNn-`dwQP1=DvISq?M&l+9Y?<EJ37U
z8#8Q<JvUU9du2HL?|*N34s2}c;$IG9dHnu$m1=@<_zpoS&@6{AeYOP3aJG$)S!LL1
zi#s2-xRj@wK0j20)G42hJsbYe&kJQ1CfgvrcGzh_%s7<CVn?qW!$D<ZcV3j+*@2Eq
zpPW(Y10BT!<+%!`kL+w?t#(AZStzf6yh*B^vBThY2+e{i_r#71hw!U?GQlcFS4<RO
z$I4H&W{Y0vyR$Sb27<V131p)JSf9QcN=E3M5G;ZzZpMxajJVar(+R&DKi9L%;!QX(
z1`L8JvIj>4AU?)!hIkaBR_>8}yyO+cvqG*m=ShU$Q!nxCYI)Vdd^1G8;fEpK#2yJP
zflV)jkA3&_6?G<C##B4x(+R(mMmgC@Z!`BYV!MfBiAS)T2^$4=kT7N?ILiwMP86Zy
z(BpX4Gmf-cEF(A}3+>wr^hEXr0>4d`xh@i^;P7o@N0@1a9?k3LHOpfpPmbSvjdT|R
zPB5FUe@Ty2Y%I=*uW4HJi3E#@YBc(Hpov6dD^}IwB!xoke9!<&eD^9ljN#@!k?;=#
zD}_;D2aiVL+6$9+4F=9E6Az2d>BF1o%I9*&cLl0k=8zXN_qZiIhUjG}R8<@xT1_C@
zQbtQyG+ws0u?GB3Xo6g<Qs@*k9%eAz6-yzWh8<Tc{@Uge!BtfnG#7U6XaV(u2JX1&
zv?nlab}eWewMh!Yum?_eI_P)?^$VUlmZ@-BWf3OS;3(NG1Z=IHFAvLk2M^KtqkDJW
zfzF@4XJd!c#ekoUwJtxK)LnuB=?jb9EhvDsLk4j=oNSwlzkVuX)7hn}DeXHh?VEbS
zp|4+<2`tQ|*m2p^CMj&jj@}|2D|KF{!iTYfU8M^abVCr^rsD5NyP(DscVkBv7lobr
z0(9(D*{HL9Cwy$DjeR(Ttr+&lt}zF_{bbQ^;!?98#dZSCl|8P13z$IP8tm37QSgIK
za<S7vM=|JP?182jN3r}H#+VX_?8$KHySQoJ3G^L^JrX*nHc4Tu1r6E~?;mRvWBE7B
zK*yB24#GJ0s2zW*Iq(YRClYXftjg@)!9LBxU}#4~W9-h$WtR)Lh884MZU&9{L2H-_
zWd_5c5lY3pTq^8iyIYV{S=vE8c3&sPWUqiSEM~&4W68jWHK4}f#aJjU!F~oID;Uz{
zlkVeE`3ym@;TCl9QU;}5=IfS;i^?Bss2Xfh`^!J<pxxFE0)NFFi+vdO;n>;pu=`F`
z4P<rzY#vjw^OABK>;5h5d>Cg9x{bFWy75%8`rPI!qXXPneQtBd<8D#ToeY+DG4uI1
zw|6c+4wikmB)_b^bAK<=s$XPoJaTUQ2wE}2>iO(=2O2!Lh3W3{BAV{*8AW5}D~pP_
zikO)>7tMh4w@1^!_@W|OLw{mHg7S41_0OY<+8_{=NZ!QALM|K@nO{W1=MP8q`);S%
z&hUBGY~S#?Z`*OF7Srzer7rj!CSKJAquevP-?~o4$qO!sELqVZl0B?{r{WnfmOi<-
zZDcr$@=}-8kvy1J2Xc9PbkTP^6`wM+Tj#FbI-lYjS+9s(RND^*%JEKZ8GQ%VDeJZT
zsG*U9Vf<S$EYf8n)+n19xzdYAz6E3FGm0W-4U3HJ*EVv6$HNGRVZ}_l((WPOmU({h
zaj<CJ&%6@O|1oo(Rx_>3g7O(Pv**oS5brW;R#lf7^XAr6Pn%J5;yhRj2h5zEr7o?U
zr%V|=c+5c!o>|j@Sv6^+T2}bKurc(MDFa5ITpYAc{$I6%PT3N>n*9tLXlG%K7f%Pa
zg=S+;*+SPl0rcB{g*{n?f2Mi#flQ#y&CI<IWCQ(0EuXD_tokPyIpbcHi#=%P+?h8p
zZM=^i#Ll@S@;%?oc|acoo>o3>`s|R$9|IYK@Xdts#a&MA9m+hc!Kqo{>{vmxvDd_F
z7HN)m0xi8(UZHnHm_PUT+k$S<(4M~s14MWO32YHPB{-)D9@>Ii1kVpmgARe`2|9nB
zY@B%>4rt?S4d=i%&S>s<EW@)$%s<DpP0gncHW3eI<J?33JhcozSmg5-b^dxFIj%#_
z7UzoRi7UiQ#H+<kBIi>v{ypMXwQ=r>Cc^Yi5>FM&#BYd8#7o7i#2ZDk{X;sOp1}0}
zDDD#3^yq$=*h(xG%~lWoe7(zX(?qkugMO~`D@3!cgZpjL`7<h<fl*HJJ`yiCe<^al
z0@Hn7y1m7R{)Tk>%r^9or2kdnGtrKiP7VqGCerzJL+X5-r@zeu0Q<;&pxjTEK1%u&
zagKPNxQs-4Y`0AB3hCEKzfStC()sqB;r~neHt9c;{<!pKr2kI(tJ2N(4e{TT?rfa%
z@e_jiw<J-YN04}{+C}cY#Qx$Cag;booFP__h(BNY67eDu>0cuM^>Y8NXlp2;9N(9|
zP5i0&q-eIy2=}7&Ka<GsE$JVL7zp&wBZ>WRvAf*s+q_Mb`!sRB!Y>rp%YCc#ABYdh
z{W0-3B+By#67~JM+~1V`k@UZj2$zWth~e@{99L86M@c`LM7VBpKSAy#(oZFk)+lk3
z+{;O%ceeC}($6E2-ZHsgCim6SH%do$W9gzgjl2gkpN1kwzp2}AQLw%AW5i++U95#m
zh}J(MJb(K$KF4NA>nFjf(yPQ8(fUjH*GgX_en+(a68@W|-!0xNJ|I3U{!IL(xKn&a
z{FC^KxJ!IX<gJ$F=3p|JD>f9HiLJzTVn>ln6foX#qV>nn2THeZPC$2S433xkB+=Hw
zg#TI6Ii$n%IPgP$Q(P`uKMwcHrC%*>6s=!}|E<z(dJyy<NPkFtMEr$l-?l)wr=>q9
zz9c%^@3*8o+i$K*z;bf-3CR~2Bqx86O~e*rT;v!P{q0*BU{~qAMVk@@caBUkTtc+_
z4D{2b+x-SQC$}*iCjgOl-vO6Nzfj~vBl=%0UMF5J?sFePxb1R(RD43*A=-Tj;a-r=
z5qPH0u@}<5y#an8onv8i=XeZh_b1T4!2xor6W!a2oy4x9-KXH+PddkD7@lKH<QUPu
z%>kXm?{uFo&KB)H26qn4(%-(-0WOz*k;v}}(toXJ_ciF(O21LG`y1Tteg<xr`(vWr
z*WmuN^ykDwtu^?G!u?&$<b46@INR<<(w%L0T)MOEw)-E#7t8&4(b;qlmOfM*DLUKk
zGo()w&lcy3=ZMbM`$Fj}#Vf>h;s)_Lk<-_BJX^*4M7wXo-M$F|J|=g&e?sTt3yk*%
z(e9(rUzfgH<P125^RSaK5tD69Zz8r3<Dz|21ac?oT}3Xpz;ybFgT#}?)5Ou@>Ean8
zr{FQZvpv61`byEhMFM%9^y|f&#XH4&#7D%RiBE~oiZ6?=i64p|i+10JoXz_sX!mch
ziFCVvLvJs=vuO8mxc8QB_jBm=ZO%E1km*hroo%_@$Kk$Q?iY#9w%qRH@OQT5c0Y%H
zy~5or-X(rtykC4s{Hgd0@kQ}f@on)v@ni8*F{6QB{w%RTY$|?H8}m}d8zPPr$BOlB
z&MV|zDb|RK#ai(Kah14Qyjt8SI@|M`r90d6t<s(C`9sp3?fEaH?+~9Bo$dKc(%%r@
z6yFm+5@~G1_7D|w#KXnrVxibpJX)-8gU)%VOmDC_TpTG*5GRY%#aW`WJ)bX~6Iq$w
zh2mx672?(6M)7*l*`D7e-PxYsFWuRmKPKJTo<Aks*`EJN`YYlt@h$N~(b=ARcs6Ev
zGsOBf=$wg5|8`<$v76XO>?aNqPZl|Km+>cyGsLsRdEx?bg?O>ZS-p&Zjrc`v$~ohg
z@m~=+@t69CVtpI(hS|P<W3jb(l*k#vjNel{LF_Mbjxha4i>Hfch@2Ko|0;2@xK!js
zV*0NZoh|uB>6~9o|2xGWh(8jyi;s$&ea!H`75_-$T6#sgvnhW|?wq8|@P8NU+mv(e
zGW}bN?Zl2EXEW3P1aY945J!k(#7W|rA}2vJzOyA?F8v~rbEE11UGY|Ni}--}u=s27
zH{$QaKZ=|=&GbGNIY*lMVPa#kxp<W5Y{EH}n&JD1{l!5d=S<Uoym*E<O>{QjHPX)$
zYsHn~Dsi27wa7`<O#gOqtM~(Po48%%q-%!%jmSyY)L#?d6`hUu-=ur^ZO(9<icPi<
z>)Uqsk$XRJka)7l3EGT5MdUPW>eV8rVN<_ITqAx*+$`QG-XY#4a>6#_KPGa*Huc|$
zuZg=v+@}9eZMjSIySY>xA`TZhb%*7xKMpWc?)Aq57R!C9xKdmtt`@HpH;Xrl{q?)E
zG4+3_Z8%1i|6?1DTIK8qe>)n$?HBJ8{H>?x;KFr=17)^NZVb1|MS_f<B(@F3Ul)fC
z{LOf)ixlu13>mk(PziQ!J=<a)C)ya_c>tCk%f&IMV0!!x%8G!46VIv_ZWsE_PjNlD
z&4rr*hhV<LJ7T=@bJ&KzftL+&ml){MtFD(`XS{T12sa)Fikdo(OCY;A5JRz+{&aZC
z+??M<kb~vxhxFco8`DF#mr8FVWETfw=su*k6yp$XbAEhh5lpXhU;lhFy*%tZZ>;BA
zurp3K?A&^`#(Ryx`K2FszUv5vdoBL?Y{MrWl|I)<!ty0K_7^N)Pn6HqUxC80d{1CU
zajF2@)+0RxO>Ha_w|wk@Vuwl*=nv-O|8e2SKy`(lMta@g*bMG2UzUSq3#J!sdr;f(
z9zDN^ZFsL9ef;o;whb@oheF`8@UP9ZZFpwlTX$c03GKqeSj{;G%kYI2&(<~E+-s$`
zI(*f}y*OKS;TK`sx}BEZH!b&eH^|D{<AwA0dY3hAl~I?s>`GXPUxk%;hYo%hHpfSP
zeEFX15#txFepeTYUkcmm^Opay#eInui7;$)o9qqKK0NHzc^kLFYPyBlhgT<Pm+b7r
zmn_fS)6i?#dQW0~qF`^-ti!{5qG1oNjXnvzHvrb*1$!Ix^W{RwnUb4B&X7#&@Ii^(
z-FeL;yD#@(9Ucy?&DnA5o@mV59nM1OI~9BqdUxpHA$8HNv=GmRg?P@MaBSmV%pF^K
zN#b{~6A#*k&)YGu6gJ`8!)uXVIJy=o7d)|#MR=3Fo>_#4>%0f<+0P=}x1ru+7U9vX
zcVQ9UVsA8H5gs**@Kynf@D_U;Z1Z*BBD}@kOzFNwc#FLm(q$388W!Q3X%U{aJDk&E
zuV-iA`N8?HvL0q@6FZCW=6gL^gx|6(ykX#AT7;KumnC=%$ANPc^Kcv+{o^QwW&40c
z+7kTQWjI5bN49<kcHqtSMmO>7`F7yZlpS~rvjcBzcHqtSHrNE4@Xl~EJMd<EGlw@e
z+wbO`o9)f$j5AT-?7%ONhBm;myGh&9+}#-s)^6R@yb;b---;UsGSta9jt|WSeD)5O
zfgwlix;)w~k#QaDzGeU2u#nc>BkLM3g|&9Uh+Qw`kF0Cn&wH<d7k;ln_!qGD4!0Sx
z>-A>g_iG0tM56}pHE0lduR&zMt_IUazyf^0uCNz*zcw;xmlsLE?t3S!!MBvQEiFuh
zHjdfa7FOY~tUuxR`HT~-^G>*O;D;$o@bRx-Lrd_@$G_gD^pE&DLhbv@@5G`aYp+T?
z@fvNzvE0?MZ|pcLvG#Rd9}n#ghj%@FMB=|+Z;^O0amQ;Jn?f6(eBHhWXqRi$8xQ7I
zqW5?h9m~(nG5sfeJG!3;R<y)lFLMn-M7&rRx`i_u!7<!}PG%<_2{*8z?e<8@w-d*T
z&QBs}_!P!AJMl=g!P|@+%i!CA2#orn$xa-8l?-k7kH*I^aSo;XcH-gRQZzg9Fkevk
zcH)s3K1YCbq785#V96e$7Q>t}I!3QWz>FxI!plCFo%mKHf)$!?%0C|wW2Z9WEzUSR
z_7keNI^*zIIkE`f=8VJrC7Ew`#^JHC^u5CwhsR=6x7dozW*lxq>fg(6iEOes`#pRU
zth7C3kX^u#H~Y5MFb==PY^SsPvodb=*FHX*;cxS;uFW|7_GT9IPb}XZe)!`Uev8>)
zbA{$ReY@;4nD$*30(O`U5I%1g0%qBZo}IE2_e=0pssz9BQ?!>MPn#Kfww2%+zXWC{
z{;Y-0wigh;^<~=mgrD={-p&#~@5@%Q-=#|S2ft)pSl$;b#9@DBXkUh%cox#}_-4yr
zWsLNGhzB*=iT9_FfJ^>n9GSnY^0%noMAg<+{xMa4G}kx%evv9u^9IH6mv_>9mdGpJ
zhQBnEFW`Cg%)FalCMe*CZauT_{xejw1RokkGzK%<?_ty!)a=4fp>{8xRtm}?c*Chi
z@t|117T}%Q7%GRO3sxY4cN#P07fB1))VvWlL*>ief?*6ilC7~Xj<BEu1aA}r|B)(<
zuzi&ynFU8P?r5IK@puB^LqW(J!=tN#Y6~`x{Sa<#@rdA?iBD!&4(33GnYgJO%YoWM
zDnADZwWrihP#a&0Bv}$}-jr)`j7|OsCtJVyDG2-|U=z;eD5t>59p-W;gbV1x*MqlG
zSP$U=2z<5+HQNR4NodX9hwvr@WW_gl6%gXsz3R585;G#_$N9{NyeEaJ2xKmtJwBB#
zLm*s2p&tYb(+$Fdbm;)$0}3r69DyFDDbqHi>yx3G(KWyMW=7;Mu?O;v$V*YEO6=a9
zm!K2}H6rKd+74*m?c!TbJrK%r;#b*%M&z_~>W<yp^Y&-u@~wmA;^JE_H@RGXpU$Ol
z2o8wv6<SZ>!L;+(ws_7D<I7Izp+eSq|5T{97AlIz@75N|*PHQiyl^G{aDITFUIz=w
zR^q4U>!HG15sI?|{7~&J6q}YG%Ga?VHd=crc0W{43w3%bS6{DWuIRMbF(1TuJZLc<
zk;OP-MGt8_9<&;d?Q1ojRo`m--(lJ6gBXwV1laE(XE7dw&Sk2}({TRGFr30@?DQbl
zI}gToTL%a*<Rb995#ng#e2ccGlw5%w&ID6{jaDf_q&7d+C>P5&BxgMS)`v+7!Fc;y
znDfUH5+;=J*i@<zt~c*7#A_x_B>1Ktb{GVY$+s}4v=%!&2$$Wy7UruFn+9g2pLQ9+
zpQo_ctw~b2-&bZPDg4Y=Dv}hQ@|DWuE(q+zVYWtmZ0?JrNeb-hVImnzQpom|Xp$Go
z3R7TVPGPODU?F1&*Za!MB!zo?r6Nh;5nriHayAD06&MM#YbrIdj9@ow7UmSne5J<B
z&H4BSpP5Mt{Fx7>!t8%n`buSzlO6a>2<tFb;CQRRNt`NBft^)F(o9d5R6MH?-N|JL
zo?XA@%UsO|jLlFbYJqE_%tEJ`BM7!N$6x<w#?jkPh~qc5(YFnD*dY_VVZ)HuOH$yI
z3C;k)hf1?crBHw!?o5rxW9}4qRB$JFK$Z@L8sD9V#N5r@GRL2EL$OA9C!An*{>>x>
zzoAs08)zuiO9Bn0`aEkWTq6S40O7Zd`L(IG0e7|xPT_%-_cxOiHu%c9NeX;cGh=WH
zyop0O&l<yvP+*fza3&7iYm*fGMsj+(k&I#O@}>;?u5TtORQSrdW*1IV9r!FsQn=7p
z&a-yGpBlKDh##6e7AvLTx0f-leo=^Y8!>}H)+8dbU0mghICk53I<LnLU*aoY(@c-W
zK{FgncDL-t6FvQ$3Et6Qcu5SwZtD$G81B3CK<alsg-E!}3Ob268#}D<qRB$ka2z{M
z9Kq)a96#})iDd*^q#38PHTvhHEZqPD#_6ZCrdUmuHuA8IdGnm1$Sm4g>;bdUHt_9(
z9hQYeFXV-zAHr76hD@2MauzCr5KMs12yNSR{GEwC6DH?eo0{@m?C6KvAhmYbozXev
zVc6Mz0VI?1qU>L3qgYBFA40JhQ?WAvGkS;2)`7Ism)a=aM`#wAiN!Qo0?MogghD2^
zxmpjHl6OQ2I%5x7tn()WViBwf=jCdk0oKl@b-yib%Nzp9xtw^3Ux{6o=@hTW4qIE|
zb`wu0{O%tX-|YV1!Y<2nitPDO4nCXmf<|QGViPA3en$=ibav!_z|Pxt`XW7(Cww?|
zbWnufK`-{~LcH1BM{`2-vnHNNbj0D9>3DYtY}-sR-OSEpwO5*Rw<PIz;-lF}SUn8Q
z8ez*1*cErcfjnWEjO1zceMiF4wj%r;Xa`kB*c5Ht0Z6}BC?o!e-9Fet;ay*unWXTc
zuT&%{G(`FcR+;1hoMgo)BY0`r<wIe(@6NKEi5>0O$fF3{k?72W@{7y1W7`Upk@wev
z(0QRD?S^!yvcE@ES7o-b`|efn%iq^;J`8&4%+9xdw5f=;3-0e=$H{j0+k()!!PFNr
zb>4@kV$a{#ubSV1fHQmG`q7yBJ#haecBH;GbvUVOf;HIK4t$h5Le}G7{Rqy9)!N)b
zrOZ(2)XSVExKKQktf#=8+BpSH!RhArHlt31IMHIHa(BM=B^Cx_ins>%F@1N*2KunH
zQ|d<Vl0tcSBH1$Q70oZknWrh6K%1?A6R%=Kn2LC8_z+hr8LqhuPupBb9-<3MIUP2=
z+O-RddzA|c(S?K<Omr?3I9&?(B^h<-I1C6|c+Q`+K9l8ky35At2x42hP-D{>jCG*{
zRh$kuE*)@OI$)~e8SrfEtR~Vwk_kML%dy+j6NT%sqjO?nHiHzwNfsKFO|XMuDlQYs
zJddj_2%C;=%+Swdbh>1tT_m)8g|kwfWNmxAyZmuSW2S5&5Yut&S%X&$TwU~8xJqrT
zAe|!b)Bf#j0)5ZMZnpIl{GgLu>~zpk4C;64qte}L>Kfqvy}(L2rU>Y6V(J*uz7y!n
z0T45@r%+-+?E?)<t>~$XGaYLbWBCsQ_JJ4w$WxiKN2s%8Qch1oWxs2-^u0SIDeuCb
zfxA6aij0MOHPI0nBjnUfc%=><Zhp6$YT~@ToMb_lE@e>4LwtR4Flr&vK&seM&-d0R
zn-l)<?s6>lBJBL3$3~Irts%R{$o9d@!!;0hrr~585ArGOFJtF0Cl7^Pq1&E?%mb$%
zkN7R@4C6NXF)q7KoDln>KrZMu7bhC<V<#Hic&~BWRY(W@2pY=2@A}@oznZ!GqaiQS
za#&<myg1UVU!)@5p<858Jdz!!vHMGAvA)*UwtkPs?h_+RiUMnTZ!#PAS1r`0QAJ$S
z`{N=mfqj8_tnRw6>G{>8V6C1uaKGr}ww+*Y-uKkWG;iNt^lW|W_TMmk_sw0p4!8f2
zMZ+Rl@vf2VqEk<9+x6H;!+4^5+em_T?%Rtd*0*!NYIG4I4<FJKMebVM`IN4wbY%jK
z`(4zRkq?hY=3f^nh<ECCYUeJnh3|fRw@zKV6i3dzKaxLjcy%NR!}fJBb)Qfaxx024
zvZyPHx5ts)G|H{#{SLm+@U*|4w|~&<MisS<-0BsDVLiH!H9Sm-`@kIjKMQ<+Da-fZ
zR|Nc3sOR_o9Om$D;c8pg88Q9|X7KZS>mvvO(|nZVP%DK0qm1HHi+|Hf{osp)n{_$c
z=VutjTanR>>#q==vVZ@o#_sj(=hGiB=xrYd`0S;?zo-Q~drVtC{GVb4&$lWEvw`Qm
z?SMA$1M^BEH~j0{z&CL>W@GwUgzEo=4SaLt)6nwfpMsP`;q$EX-3sCGFk#P52eg4_
z(>bsSd~fEFiT#V%!1I}mHmi(Go+J(yhlzYbr9Yq9$k`&F*QlQ-t`IK~uNF6noHxes
z_lRHB2A<<oOpmi4NDfYrqr|D=Jh4{1OuR<qm$e!10r5BDpTrNu!}z?1aGdQx{(rH7
zx3A{oc$_W#0Q3X2IUXU}lm+Pa3lQNd<vyQ;{?D?7e^=%3aH+Gr4aFnHBC$7#ce*E#
zc>g?1?qkF<v0OCUKBQ;1ec&>=Uqm84<}O)&SBuw^NdIQ}+j_2u_mKR}b`Sav>CcNV
zi)O0_|M#Vv%^q~7$^7t@Y|F2)*jnsJV(%=Dkb8ynO3`fJk>2_8zg+HXMYDm2|C7?4
z4c+e*{#EfE66LY=S#jQ@=x|u?StN9`d58az(vOvYSLw$~FCh_bsNBcO{dDQG<UddP
z68YCkuWuvw9l38-xSOQkEgjvB)f1}M$a^5`jeRxAew(!4v0!`Y$B4z^abiNW{t@B%
zE1dB;x<Xn%2~L&H-?wzH6c>o+h@37%|I5U+;#J~i@ka3u@h<Vl;!njV#2w;`;;Z6r
z@okZBGnqe!vq_Kr9he~=E;bTdibseXhiCYnVn4A&<SHigcee0jrB4*6iJYy&aC60K
z@jTJ`Z}@X$o#8GO*NM&+ezWu&MYrBLXS*>T->8ufiHBPE{7^RVm`ZBt{Y~TxAf_J^
z^Tj6O5n>y$z72dIx%U$Xi$lecBH!vUpUL7B@htHhVzszP{HC~EyhQxAc%`^ryhXf2
zbnBo0mvm0NVmTfcIYvXB<1yr)#lMK}i0_MBhJ@ibVUUc89GjtT-);e0NRNx{#4cj7
z*hh3W@`I%h6-SC=MNT7QKF&7YhBTq`bpzeMDJ~c7TQ6{Tw(*Br_xvu!`@Z<kwvo4Q
z!=U_ac)tOU5uL5PeJcj;&Q^Yq{N4KJhq95kZ^s~hrQ$6V&lT-{3V&xSf0^8!t^8He
zovplmTL$58k~^pNvE0s9{$c6PR{odLpA?@F?Y@h6uSj>c@^49hSL9qlrtfU!8%nqP
zFXUFzj}$wI$BM<`apFnhKyj#es_1Ov?VB}lJK+5r?&m7}GSS)2Unbqz&R->cgLs2@
zi&)=={zr0uP<&MUxyad(tdAE&dme!NhIIQD4&+ayhk4(H>}>1vq!)-S#UsS_;xQuU
zTQdHMqCF=-ci+gd=LP5!<v&xb5be1E{tKkra|84Xq+cptF52@0{I8L2&kxXVlWxxu
z(C?N0fcUWZxcF<46GU15m&HBe2cm}=qx5&S^|{g;iiKia>>?J6&USvd^a-M~ou4j!
zmN-Y8FS_;G&zF9Q_-*k@alM!nZxC-6?-c(_d_eq(_?Y-r*KPl+(s8!)_1A5067%b`
zg%}q(DUS8rS?nhE7Ecfdi6@Jk!pnG*#A#x=$T_|AUo6&&7l`$3=C6|b2Jr^*7V&QJ
zUhzTk$Ko%=C&g#P=f#)BgRRrPSN?w!qj+X#`D0>3v9ZWm%Je^4>@N-y>#w`MNbXC-
z<>E!+wc>Y0w|@FI=}(K#iC@&_owHe4-a?UcV5xT%54CPO=SnmDY|+`ayLHn!bDI9&
z5}j@PmC`w(n*Liv&a0;Wu*jL!)SnWc7he!L;hO&Mh#!g0mYox<>7OSy5uGi2T)MMm
z=d5dn?<1CorJ`F8eWY~G+h+Kg;y1*3;v#X0$m!h-|84O~alLrJ_0SRiPWf{(IOG3V
z{5gqh{8!R<iqFaY1?g@*^f%<rx#Ub|uSlau>QOOAJY3|IbNaUt-FoO<q}R8F=cIIo
zKSdlPP7u!&r;FbZ=ZTBNCE^P4V)5JJ8u1$OTG6eCew%d8jc0kBO}twV{V}<__0XS^
z&MEW^|7Y<{@g4Ca@e`51;Tb+tbnBt#OLyy`x0BAP^bFryJV_iVo+6GA>#u`8Tkdnj
z8ga46srF3&GI6bVmB>l<^uJBKTfA3%Q2ep@bMXn0bMqPhPhx%B`aN?0K;$fZhL4Gy
zg-^Yec(m9_>?IyA4iE>6oL|rQXNa6%PrXW9DlQZ8`0$l%{p0$5-%ji(b{4ydJ;gp^
zKXHgSTpTI#oj%LW_xhw8|EQ2&DOQO!;$m^BxKdmtt`@Hp*NdCPTg5Hn-QvCCed0Fp
z=i(FMN&3CsnEF5T+X215?w<|_xpxt4bKH9RNd3i6cH54^UsNOBZ}?mNaP;GLH1-(w
zLxt;%FpLw-H#p}4KhbO(g1;_pIy`}dA9Rrdex;D{SP?40&aDuQ|3Kdk7z@8(dY9lH
zd``f@iL>g3<2~m}T%T@p;ikhOm~YQxVAk2tx3^+F@HohY*j*fmp(|U4LU9V(oZo!t
z!Swzbuzg2SQ|YaQ?BXzqdy(FA6tp?N3!w+o%RL@-1ka{$$04QC+W^_cff!nahOxn&
z{D2?FDud|_KfymfrpM}W$9uElbOX6{I0Cb6U88``ytr=_UAP@b9r)V;4=EgATS=Sr
zxuyg2<#s>zVEM+Pd^jC;ynIvV%J(>A6sHQXZ5h)0Jl_tOiS&N&B7v^X$Ut?4wjn)^
zmo|gD%a`R~*#gxNdb2IQ-3vFjx%9BE{Bg$}=-UCk;_+_g?*A?B)~#1Bxb^JS-FJu|
z`r85R{C1rBc0dc%PTdcpi3jTnt77Y0Co-=Kwe3@S)UxZRwn(f9b(nU`@{Wla%l`h+
zr++V>TK6CxcX6Qpu|~aRC~)p6D1ELgxjPaN>t274VZGQIYT*o;szg}z;Z8%%r2)@>
z1Z_7I?mwA-qZu5HjJ!a3z#MaFz`1K!?AnHjV+}rlmR{`o4QP?`8KoUxYeqQ69O*og
zB0ohP={6lA7PI~?lyJ0xt-9>R&Y%{HK1;u7^dcbRGW>~NYL?5H(WjwgMmOSbgT~Rz
z@<$@k7)Mp3-_BnRM=W0*D*>aIOAW^wQN1GnMIhWZ8v7Olua+8%*_FFSfpcTi>AN=n
zH4BX8tJ^X1y8JhREN>_>^EkBbPo^V1+8kuV2=_z^ak%8LG~P)p3=cbp`FZ_cg!m1r
zER9z}mG{zI=I0Ht?AC;GSr~7i9mg6zLPHzG%Qd_vc31}zq4T_v;f44+%IlWrjgGB}
zWnu}v?kHzwl$CL~=RJy$+z(<Pn6?Rw1Z@Sss)1ntTw5SE=jhygufQwGyn0|R7g(jG
zAeWTQ8QO@0Qh1T(2lG{Y12d)K;19cGh3Dma#fX=8DJGGJv)2rS^WjCI{<-~fzg3bK
zas50h0uB9}*4U5r<>owOw^>bwMiTT6OweTr2E{~7qCNI7OeRQ%+}~7=mjGtR5(*p(
z1|FT7zli|Wp<zC9Lx_I9d?RIBA^x(|%))I965N71FPCtrH~)H{<Q;}rLLOw4B;*}p
zzDsDv@nu!j^UkWCHYYx7c4hg3c*n(kdL2`C*4%~hntAgo7sN5!CSE>gdil(m<ul8U
zE9x2V-mSRT{2pa+?=pAZ-1075VWDjH+!>V%XO@@EnKq+h_T2J+bg~Q1T@dn*1nX-s
zqmV5a6PPPCd+zL-DOgYjb1rb$Q)ZUWnzpdAW=hSuRpkqcDp;FS7Szndv?M6#xjBbu
z&a|2eXja7;R^5@GguHkpZ&usL{CL|)Zai{MQQHo!+ZN+m^1SJl^JaWw%<LuQp}^80
zHPdR!F~JP!_UOL<1g`Ydq#nhg1q|y?PCCR%>AK$xr_`~{s+>2iMhoXGoEw~{w*Rau
ze-2?P6sKg(DW9{ToD0M(gl4ORXq^$?#g1X02$t&pNe?={?Bv-sLl#ai8!-CRE(_+(
zsySy`b@`M*r;ZsqX3B9zrDI0UEkCEs)G{b#Bdh0~jb&^Wl$|_i(811JdcGLynCH!(
z{AQW6>?fZ#E<UKZIF2@0RBWxVTi@co@s8EymF3eGlphnHjIwlfO|{E$U8Yx0n>(W-
zUR}Ou_5v)R6Yt)$ThG3|&WLxJGoxzZi8K7wK<4y@UQ@Af&UA1V+-FrSI<CutsxC8&
zd(nmU-32ZD#ENOvGvi&(nu!CQ)uns9%ZMIWkZ10^E(>a^XU{;8%GuKv%$|D|SLs<e
z*H-KauG};85G(o2K=PsVVlV0GpKgtt)CsE^G_QQttOX%D*!fCTkO?}U!Ilw1r5_*f
z$od;=m-MW8)p68Se6TL-I8M)u@&ya#RWCT^D_5^Qj|S(gu`_cUJFNkE%`eEjFyo@=
z#gT7?VNCh2yiQ9iS8!vxGo~6z{p#@pMeG-XFZ=#{N=$E&P)=Hb6bWIVBCth5_)#0!
zA}~zC<F?%<d}lrnq_;?@zRoAq^cKNtDn~)(oq+YuIcmXYW8QZTb}b%k=9=qeT}RRe
zNo1oKxLbdrxon*o9*5sUJYMWC4i`s>XNoh#D$(X-Af5B2uM+J+74A0n0Nx_^d&LLD
zN5o%<JH%(i4@H|>fpi+9GFk4nVs~+XI7&QIbaN!^fi)u(nnQOq3!57OUZ`-m49wl;
zMj(BDg@@s;m;V;&TctlN+ByIT|9k34pSLlVkDq`cxzU|1m*jII$#YM}#dcyRv8%|Z
zQidBS4i!%o`NTs1(?veEQlBR-5|@Z8#EV5f*D}1FC-4U8cD|rnyK0awFT5?hJ04m9
zF@9sZf7vl1+(3%3FjP&^L2kQW`_Uncd7^$$RjD4UC*<IU=3?7X_{(s3Lb9!XIQnrr
z8au~B4i&B&!qm@~*S_0ak4iT*_fUyEZp`-6=kIQY;m-U<V|QhM7@CSb&lMiB^E(Z4
zFg?EO;Wu=c9@~^lkNt{^12HrgY5kUhHs{Cw#>w>J9F-p`4B`ALAqVp<#Raz=Zp@eN
zF5g<nE)K*H*G-61(B}NkgC0yTiffwJF4N=P#HF_uvWo*T)CwL9=QiheIUIuNH4dc5
z?!u*aBV-qcX>@`I`!csVaWfo(>G53y&lAhXyO~SxZpe(&4Li5hxMqJ;@4V5U{c<qe
zP$b5_#BKEB{&Uf}--mE6ZMrdEZjWLQmalW*czO49<zs)3Q&0ui_6E`m-Yc0Ww|wjf
zm)iK<;XkLebe%DL;PC8w<|T0CugK3DN1BOtT5^E&Fpkuxdpx}r_v~|A-=4)iyB%~K
zsW*JM9eNz8><f$|4Lra&QXB{BA8XWGgk#Jt;z7C^3mgo_ksfAPFUIEY4;LLX5F&<@
zZ0zSpl<m8C;jj%C;hRKo=|78qqZzj&vOnx(-^If?(6{Lk%cwwR;aG!LprwbDo`n|S
zIzEwjZ;GoKyWLQV6X<H+#fxx2Dbj5YTrrSjGv%TUrZ71#HU?gBWD~;Z(z!s!0{n?y
zq|v2aP%@(&`NHVZ`g~fT#`sBq=mvemE)=U^_>EFEy0j_Z9x5=pbPWSvD^;UQ*C}vr
zY$AP=`F}+c_We7K{zNz1*YdKwkKyW_h#dV#JJKsa0FEx5L?I5B9G1rGe=|hh$8(sU
zSHj$RoAyVS22kZ)IG6c(11&o@x}@<WjV{^u-rVR?bA&$N=u$CGS!R@#fzhRVkTCcE
zj4u6Wbm{-W=#pD4`pb?k!F=}1jxO0)O?sT^OAR1d@dKk!{=&=th*E0M#|9$yAMp8K
z97{UjQ#U^6{*}g<-0+qgBw6sEF{S<L8BJmCjPfb_F0}oh@uq*~y1@LMmfrYun%@5Z
zjyD~Av0#6^37vrkuG^qG{t@F%eUJ{vM+S?-#0g@VI9r@6^7k0ytq?B}uNG|_1O9Hj
zi4Q*v|7C3_`8t;ITZzYteZ?UnpJ*A*)};h%q}R8_xq$BYLG&GwUr=H^v%P`)ZPLFl
z|NEprBHe6n5dImtzas7-@te-sS{{kVL#E4(?rg~<ehwQOig6JSjpqKJ@u&S>X?^_{
zHo>`NzlJ9AwHbeU0>8sC1YqMBY`fg4kH*g9aNAS}?a<cU=KM~B11_gfi9DW0dbh%p
z<079m{&XSI`mN#+E<FxRIGOH~F$nQP3fi1s{qd)zpL6^v9|stBiGeOX_IJVK;CKhG
zT^`40jX!byPKI-vOYd?x1k)QHNRQoxtLGabyEsf^06ad=_){4Yap&!`#-F%8CGFqb
z#=N*cAa;`n*V+3#<4-RloQuP#JPvM;Vh<kg%)s$}*7y_W_<x@9C(gnBv*qOfadk!p
z4lgtu>6O6oP~%Ul&`wJZkY3mBJ-YSv2bApZ=NNy|aMhv5pC;y6hWpK9YR#EUQ$uYt
zlN}S+PmOIjYFUfK(bKw@-n=|Li^*&=Eqc@@+vG08QU4)u08R|Ew!>~s1`a)9<pbX3
zu_nVQ(85>I->u28luBFvv9Twt$#4$C+)5W4d&24oXG6i73`M9_tjX|GXz4W>?qfi{
z8;SU9GH{}jKlT(JMA2W9frHKd*b|mtXu))%4cZf4tOdO=-HAy=qa%Qf@8eH&*@4EM
zZt};TY*~o(+6$!&pI&>Rkm_xzv8P$cAbR`0V^8U|7g(*)E$OkRj?}-Wv8OIbNn=kP
zA#(E?B7luOQHaAOhouROJu$z)*b__RrN^F_-{%{9YKMqT5qjUTr%cRjS`=y%7<sw^
z;kX}U<S96r34@F|IVa_Cy3p5mUK7s*<~Z^CPHpUf@yT$4-Upx8WGx-@nn;G+e_j*c
zuVG#jp}?_V;C<&c@gWcMng~B%UJ17GwBzJqa~-4~#GLepQQXFF{)PR|=l*-oYtnby
zzS_Xkut;@0k{^%M#9OuDH_gt8;}dC-CGoZgpWqbu-qWFGI&q2;zMPew<m3-5VE~5T
zi~3(0U$U=erP4-TfjL9_IDe(Vq<tsW{M%1XI_N-B@AMR|3e2vG^L%`P@uV*`sL3ni
zpE%hGJr(=8gUxqhXZCfP@5G6#=`Gz!)9wFa{E16a@qXoRd}d2;pJ%>P9KmtVu=@_@
zJM~US_tV|4?OM0>+0&hRyV0kRJ=%Pk@uy=^4vvSgJfzL50S8MTCQcB`#M$Cp@jv5F
ze*GP6{E5%atl!oms?Elg*pmN0jz10J0}_7A^1<wXY5vpK-Z<`GY3wQZaO-;4&Nz3$
zF@l4QJ#j81`!=_+k7(mRO`DVRI~7_my@QQCoq=#J4in%MjNekw=KMJR;beM^iyV0D
ziIWO~`5tWS>HK=><)9+saC4i>i*p8p=^bqBiE}+&9Hzm!O6hw@+V9)-(mUAL(+%~~
z<9F!zjVre~F$srY`3^SrbQi)gPB$fR8?M)%);n+XzrS9%xv>L}Jw2vyN-lJ;v8SIP
zK(KrV8+&>h;c!Z;TzX$*?CDh(33T;B1`h8FjXm+c=r)%g#-4h7K^wZB{!rDS$DTSK
zWbEn7*w8IOfpdGI^!(6T{S9-UwxUunt%%JF6P~J|`Sx+nhK}be!n2UFq1(hTZ_{PK
z9R7`(ogF4T@jLjK@YDcEPk7>-pvVeF@onfP!&f$R>*(ri=x&07q-HP;FE)W%Ec%9}
z@7vJX*wB^Uui)g{&|!Yl`T4^TKDGp*qsvm(bG$^O%Tv~KU8%0fe-WVd++_@Wfz(*6
z1AQ+{S<jWx_aaM{^P7A-JzN@az1VE(vb@Wn)Su<#Z0Jr(+0d~}UjNkyYqOk~t8X;N
z4k?Fa@&>$!zw5E*GFNXPk0p#*PArl)h*86^p|e4$(wj~DA~tl-A_n(^j5Vc)m;Pfz
zmokg{j}6_wstw(&9^LVC2p7m#8*DnT4c&e}zcdF0nT8H-U-xAO2K>WF&zRb8U~0dj
z{11EY0$){euK%yK*UrvPvPr@nA;6ZKA{Y_^2of<s*eDm}E+Pfw8Wja0C?XO>OVLsd
z1g#`!sI}IrRlL;NsuitOYSn_ZR$H;wyF@%hP!nVI|2(sv*?ST7XfMB>)AR3qGW$F4
zT;7>AYu5dp37!PmjO1&hf4wEtKlGC7KbB5Y&Rkl`b?hDU=F!ZJ`_DYOmB)@h4od{3
zkI(pzT@$a-bbtGMr6W-ar^LT)9-V&*`ob09ja?JZHveS1rsL5@zW+E;94GSGk@2&{
zd7`=9MEr%4`E15~8$~`_QQjt6yQX_3^Lshd9~FNs?iM+(g6Rju&%|urfFZuK*jF4X
z{%0N?`Uf||OW0rF1tM>_DX$aPi@djGyxC8ndB_0G{sJRRPxqgTnU9Xdqpjip`+0O6
z?D?E&H-Ew06^k%oe&G^F;WOvX#T@NmDrVXT#WOLHd(i@{0FWyG`IyCAc0d|2C)>%N
zx8&S&7vKv-pwvPvbAU{k`<#DfIp%H8T~Q9Te}ntq^e&0-jjZE-q-*{ziEAC=HNw}j
zWBNMt=ypKg|HM4HlVbned35-n<>nnxd-TnJXUFt)=h1Zt=tIyPSM2wj;BiVzy01Hr
z?r12n`z;5hxqm6|fTz9!cskCbdkBxT)-jEq=jC9&@hHr5iFG#LE<`YF-Gj(ybu-S6
ztH%%yzDp_yY%i~-wtda#(Y*_OU&oHA1p3}!g>tq{WMK20qtS>GMAFWo6+G+Bg=gD5
zc<ahAPD`u+T77tzH0W=cM^{+Xe{g|$ne^4~lHz{HCGD6xVE+BF?;JR_GV!e)>&n(&
z(I&CCp=77KIh1fJ7nY7Ldv3q8$~o)q24~0J4WU;atjC1O0}C#lo7kGju6M%|8^S|>
z&}no-e!<Nno_hG^#2pFu`1kiX)m=Zns(x(ZMwED}&UHg&S9Wyjhh6H`ZOr~l;)ukQ
zywe)GO}Mes@P_aiSB;83d_>~r5xXAlmiSq{n{i;z?0wrZodZKIjn?P7UVUz8YNFNt
z@GAF&5W+6vj(YE?Rqp=is#g2cSNY*|gd++^5KdD#ZPj1)oVqWwZL}^eqjPEA0WTEY
z-7@i$cimO)5SIKALLcpMwmS9EuzUT<8`8G)O_Y?e#nA!R?008GJBGJ7_3y5Ipgxqb
zdN(w+e7YgL_G$D_Rbpm`y$x-44lmu?kh|8~655noz3Q&E*tQYaws=V;w{7hCX4|gC
zw&f<=6YBT;-1Od0*Sgi%E@w&tTjWmQwiQp@AD-bLZUI`=a=&->#QmYOxved+Ei2yp
z;i}=--U--Vre6R*9N`JrW?yD{1ag{@FEr_CtM=>(ZS}T2fI4HlrzZ|^s|VkOUzYLn
zxT_9gU(G~ICv3>AzW-f!#-$yjo#sEs{c!D`85jxSwHyuH>p8oRNR)EhCTutR&EGce
zw|L^gdN+2!Y~7&U+%oRDDT)7=TZVnnadPSI(iwLh<aQm8wkNmir2X8k^c@eqec<YX
z((B%Gx8@}-eye{eM<2JO;?P5PINdfULT?q6wtOp8_KUhu=)a!3A#v!fM-rVAb#FQk
z&&2u4Kc2(xY#f)dH*jQr2R?YP^0>wOQcc6`i~M+B%9nFqF>-qLeW_VtYyggW&#pQ4
zER&}&<M4B-Bb@#z3rEw;atqP)@sLvQOKH;Q(cm`hzc1a*pugtWG$;z&_oW>X4^@0u
zi1(#CDMiElN0XQpdJZzC{Ruyz;QP`@xDuJu+l1EmYmSX#nbccTzWfiR-kP3HRjIe8
zeJQ5in({w*hEi`$+f)3eQQPdTX=uH_^4OoLeQ!J0dlAjbJd*ieZpYQWvc@@~Kewwv
z%Q8>mw!G5rO@_y@^?xz(S<9Erb3(7SGbLZ3p4a^Re6bpOz1__~>?|krrU|u}NZoIl
z9C&^EXXweM_KXFL&us5{6;R=~AgjG?L9D%L!SU4I!o>P5$Tsm=_$P7rkm<*Nz&yEr
z*!;7LmVVilY;h|;Y+Ba3y=_@r6KXMt?QLgrw0M%a{V=Aa&WBESDWcF=G?UIf9fL9#
z6KBt7Ac2^cbCBdNdj&y$<Y~Ez;&O^FQv3;ZlvCt?J8#J*xGUHKnya<q?sQi&)jh2>
zccyz0g)5QPX6Z`DT}7!BD%vi+$Z;>G<et`M>0HNM%`iK!^=M>vFQNEDirne$8us8P
z6mMhw6|8Uxu79mLy4<xKas1B-t@&?X-AmcY4mPK?dH=nRnXjREJ~bQhX^OpA_A-6}
zdOrfg%DG7G#gcID6&X<1{yszv!jnV$TM;;!fg2F`1_PUI4FAK+#f({vz;*`M!}lP-
z>$GzOXOBD%>4>Kgh~kz2RlSa283N4VR`Y*Jw4Z>+^g?QT_Ra(b2HO~(1XeR9j=&EX
zXk+v6-?ngR_4c1aV@uo!w0|Fg;}PgU-AC|^|2#-X@UsTjE<b|*VCAm}I8H~lg3msj
zLGJGT0Ilf6R&-(uI<fXntl89Bh+B$IthEzs?8MqSv8Fs*-qcizT&AX_2y|vm_#VVs
z*zg3ro9BLM6<fco3R~Dz@l#vHtEnn*{PCRiul)jHR^v-MDi+VOi}z(?@xHW^aYM+Z
z`?!*y5n=-ZLJJ7VY}vgW=FZ7?zhp%~{4bB-ihwNxO8{cLwvsNc7l^)S9T1V)M%8LH
z!L|VrncH>7(t(rQsgdbfr<?Y-Pjd>*vV$G65R1JyKypXs<T`~mC;p)bR~^jD!t#Ty
z(CeL<6T3N(566~q7*GzE9waeF8Row^F#l`Eb1vCw0)ND?U;@dLl1V_Or0a$d40(wG
zCOC;O|E~wSNngdL67myx)=BdE2fJN@ni(B*JWpb6LxQ<|yI+R*KYfruu-xYjg3*Ii
zOq8Gt@K48yIEsewujNTLh2<vIGW5DqNNPj@6iqt6A(M$Rc-J|dxF4BeNK9C5lZ`fC
z!{lUf1p1?TRBbBqH<j<Me8+nSp4MOiO|TZvDG%2&kcV;+G&#~eT+47A9{C6!*ibov
z<YK94Gm#6A|G2)omVrD!p3QsN#xua}M1G<H-qye{`xiCXZZ<8k9c}ZWVa8pB-|g_|
z1>#nC&skPp%fNlUFu#_8M}48JmVsw{VR7x72z(0fI#YRS<~7K3mX_BtaI-JWuVsK|
zd8CxpGVr)BEUtYCfw$q&TH-wuU%tAQfsnryJf%%D!O6sYcvAxdYkgsUEd!OlP*%&p
zc3)Ur`*Q?#!ejf0$4&h5)wK+;PZ9q<z-~j(_7Z~FDC4+mxf>Bh{2hZQ)y31<UGEuX
zr*qR|rq+q6O`Oi=`puf2YS#2rvyx-F8??+cnkEp7;n6Mr2-C2dVrZ(E$<E}^@|@NF
zu!{TfsgX3(jvNfgz|et8s5Y(}etBAmIm=>OLYbd^)^WAdt(GzDm>eAWk?w&64nLk2
z4$saQZqDbjLxpiXeg>d#T;~je+u%7Dg=#s_{iE^><#gsEFdsgGe`>$X$*W~}DLhUa
zaTMcyCr)bYWWIS~u5#pJnA1&=#GYmkAV~FZ!bhM96Fq7f<{p5qj{*OXn!wiMA8I4l
z8dD>~+#2LUy~f2+YY)@ti`UdLz=Ig48-f>iY)nNh1FRA8wj4*vX81H`wbQ?6ErZ+P
zU1tVyvk6Wm{9|v0YmU8rh+v7Lj<pQ>V`~y|2;Otfuc&3fKSU?;CWMD6loIPqa0=lc
zk>##AB40Q0XAt|~F|I0V8TiD+Pe={d89X9qn(dfE_(vVIa2P*m;wKT0!sDz`QOkfo
zyeF~W{Vtfnem(>ratdlm|6rVy8uc@<3C3}7<e?QIr}9*i3J@McvJ~S}<G6CnCy4XU
z)s?48g*i|AM-G3Dqgo0fr!YC%8RsAO6UQMq4IbAk{2Iqpj(luY$Q%MJ9x;bN=r9$2
zO)PDkt;uz0h?|T$1|e=e=~p_Fm7W4``i%jOFpM*9l0W2<%}<q@#ZrEivk)?lXRNE>
zU1w%$P|pl&<g!*jpMP#+PIiOM%5W-gs(VseC)=zzL)x5y^CvU<2j%1q2>LCV_|;{Y
zG2*<>|1oP0Ob!w&+iI+gEXJi8H7!-aG@IKsJF!{D(^45vOJz*%9BSmbmEA=8TQZYd
zvJu`K%nZB^kAs=Y_Q5kd>7PMn68`Wk2y|vaE%#%lIejEg1FTTzuvE(?rCOFe&#*QA
z@iU7xaag#{tW?IpwJbRl=Hrkt4<f07T#6|3fQ~yGCNG5doD~(d4ETAIldEiAoGzL5
z0(b;d2l50o$+$Qg<DX(DmmruhZA%_IsnnTFErrKrsiKwv|KyMy*{Q4(m~{d?YP8kl
zA%GY--u?QHN4s@A*w|mZXeL!6Y<DXAnZwL>wCy}ZC0$V8JX99)?*sqV$zr~NiCtQH
z-oMR~*v*%3^}je{$J4k)%Uh#YK4-~;y^vZB+w7e*v!}cd9Cy5z8~2vRI~S7Y#=X{Y
zZ%N$Ciudjo4taHb^NYNUh2E<CLEg&vJg-%L*!4C}jw9(%-(nNaKM}%}$5J>rDIekO
z$L4!0;$BX^cYeGAvEP|oT-E1{v5OXYs}_2>3&;2AKHAHU59!{g`;ZZsjn-=r$~@UO
zij|Va99Hf(lk>mVr~9IQWBZJ~>@siFx?WypJ_=W0D%+I)-My1p*OPtMH7|DMl;Up&
zi+Q=zQB{R^(20Amt||6r=6knP6r=2hW8+0=Ud`k&*nF>NzW0lY{O*YNx8+-t^E=}<
z&2>L#Hxw{oN|~D^*BdH7bLmKYgj{wi)@;Vg+bJWb3zwZ$zCf{o)wlmouW}t&cYNuo
zE6^J&7A{<{498t+HS6G9E`J8$+{Ndx2k~Z*8O>Zg^TXL?|B%HLG|pad-h5vrwWaKa
z{zi*4|F|=)()!!;xJY+1Te4*f&YZ6uZfC`%wkBzI#)dQ-WBhi0SbB0XaBjll1?Md)
zFLS<Ng|7LuhB7PGFP%JZ*_q|@%1%DdF=lN6Yq+G{*s^)-UsgTutY!07EIxDDX&j=)
zD30~a#Ukr|UmeyKZE$Msa+V%pcC2I9Do>f=u@C$;@RN(^U#LD=I@wGyT{;;rp@XfM
zgd(O9OH1)`_+Px3Ij%G@_~87$zR9bPfA=~fyT|1j-;AzL|5ju}+7;m|y>DYx^AXu4
z-Xb?MyT^#E;e%1&O#YVy$IVADZKS{Q{Qm~KtagEI30|ie?cvcS=sX9na0Bl1>z!u?
zQdyoomvWx@&q6^t*Es@WZZfJ>GQ@yqzVN1^xE^}Yd6@OYdkkFe%u@vC`+dQY17p@N
zG{NFQg<DqKGerG;OnW5OK(-axz7PxqdXm^2?t7*eiT_*etv*!y($G0<ZyT|@Xx^3~
zez;`2ew3LMfOvi;V7YIJRpM>pPer@_I6vbt|3T5NKi-!2WQadj93q-8Vu+t8d6BqW
zyj0vkVi;}|`SQrDi!T0<gdQ`u0<ZM%le|;u=2IKee=GSprSq<sdR~)!K;+8=#`D&n
z>?R&XLXY{M<%l07xkTw)51Q$xN;dzi9P%v5^OSzB<YkgqOTJX{w<T9fu9p0L68*r>
zK^%|wDgI$`m$*m#qxhQmu2@f^{Kt|#95UR_Y!dogkw`yM@yCcoVzD?%JViWBoFkqk
zo<~C8g_75bSBP6k)O(%yfa0H%{DSxw#qSe8R{W=87wF)297n<r6-yOw{&zRh>6ngU
zhCD-2<~fM$Aev_v$UP<Z77N9JVnQ4v@+pdX_)tdjxrUr0^4W&+ViDIfBd-+KikFMu
z7OxihGJxg3FWxHNA>J=ODE?A>LVQu&E50tiE&i8yP;3%E6Ek>xqy83RTal~RF#c$<
zuUI4=Ck_)wi2N^EEH_>>=OM_PyTtgjMb5vY%!gW%bFE0e$R@86uMxM3H;OllcZ+<@
z&2kTkkBGk(&3O&!&q;nk{EKMLcSwI%@&U0?{Hqw|`2_j+$&lomMY4lv*2#n1T{6Em
zGQB|LLpSA<#8bt|;!JUlc$Rpsc!9V|yiDXj8l&E;#LZ%jSS#Kl-Y)XfH_QD@<QqfE
zkBd)>dqlo4V7fWqf^SHEM>OYM#GChv;9nK*^85suuU|;>mJl@N4`3(7_YjX3`-w$j
zv1rcIC^uU2SaFg#O*Ezp$aj|HrDC~wu~;Fl7q1kzi2NUzY_~aIgSSb(TQuiy#6KkY
z5z(B-5&x9r--&+^Ulv~#-x2qVv=3mtJi(FaBInprZX<RO<6;ky_KD2bPaG_o^FHE7
zN**nm^FQJzNuD9j5^117eappfist-}_!}hODBdgHFVdoc<zEzE5nmVgi}fOJS(!g9
z;`_0Y+lcsdYvitCFYy?0ka)Z}TpT5i6DNqqo(bVOk{5~Rh|9za#C76&kv17@?^f|f
zk?Yej{>S27;?Kojh&1A0zCGeg;w$1?Vx9QD_@Vfj=;20~da}h<;t^tJv6py^SSSt@
zi^URgv^Z9rB2E`)i}S?A;!^QK@nUhExL*8@xJj%QZxDYV{z$xAyier+pyhTyBJL8O
z5}y-a5dSQ`Cemt#<v$cZ6=`eF_)IZdY$tXUyNSI-TH3JO@gfawD32FucSHG1u}oYn
z(h7&^72*bQqe$Z%rr#veMu+lGMOx`leo}l^d|uou{zcp;z9)VlHi|U%p}v^dT5K=U
z+=uDMh=t-nu~;k-X%)o$Q^c9#9I;GXEYfC(`PYiy62C2O7Oxd)TEzT65_gFAiVuhn
zi;s&>iZn!G`Mu)nB>LhV$@|4aif@$sS22uxROY806ZNze^TfD#l-Nh4xfAmb6Gw?B
zixb2tA`POLf04LETrRE>*NEQ|zb$SSuN7|)Zxnwd{#g8p_%rbl@mC`4ve=#%#6OF#
ziTlL&M4E3gzl&E6B>y!l853KJ?Zqx)H<89%%s)`1*%sxKME<)5%2UK|h-Zql?qYhm
zc(GU^t{1NqY1zg6*NZoaoS(sX+H{c*h>wboi@z0rC(`tb`QH@xi}fN-LuMS==NgD6
zKQ5Do7;c94`KS4FPh9Ce#G^&?{sZ+ENajaYwxdKW6;IUtZyU-vspl#ufB8k{mY+En
zEMMlc%!c?cxG;eS|0vPPpSv8heZJ^_a`CNAU_#Ho<20g9=o560dG`dE57ne~xCJ)u
zNc=J%Zt09;Uk4r2=#GNt{`{(Z+;`3Er5Uqz92;~e!&}{yOOc27H`dv-QHa1{X!bqR
zp6iTxe#pyrip)-ZY!{z}Z5afen-IA%5MhIhn&m6NSPuTnM4N9OqJ#B5b|kEnFpya<
z>$CM<fUqrtpi_XCdT|EiY}zu&L4CL5B`uE|>SGhEzAF&6We{{GK;Hxg<ZRkEAqVw6
z2z^TtM}0irtiBqAZ5afe?a;^fVAk2R?;;|ouWvtpJE<=l-s<}y!YspMlP(<xHJ?+g
zV;cS4qRqD+19FMYq%`JxSYeygfP5uZ09h~H1MtE24M6*H5y$rNjjnCqQwXCu><Z%s
z<0Z=wD}bz%j_+Ut&2~zm?<JGs|JZzFpu3!M=qo@Z=XBY6*$%cXsP86>Q>aWjtIvLP
z;Xe^x(k~wWsx^*>;D2(NsX<@ke{7A5o9aF{H|V=N(i2M#l#JVuXj6G@;`=8RZ^+rS
zy~&$+N!j+M@SK}UTU^sK(Q?bUXd;@sd9L$tS?et=6Kyv~>Jp*ocaJP>QTyYL8P}%Q
zZFDlP`9{a=%2wCl1@(b@*Iwg9YlbJ5CHj=c3Sxz^{#jM&^-(W&4gLq#rpV@SRoa$N
zwRhd5hFEdSM0i^XIH@68d{d$XznFJaTmnC(A=-Ben6ZsI>(=5Qe<hrr(d&*&#0v8h
z-%mL8vCO`Ss}d(9(l<T*j<aY+Lu}&%^={UThG<?U(q=WpV!N6`i+<S@9rZ|)w`lJ>
zPWMNeoKZ6xa-Z7S6zyJ#c}`C?Ig7fy6LYfbW7&^3xmT1VPDWg4)GwQ2E_Axj?Fny<
zUAMQP?^?HXV<L0w*1MvKYZK6P+w_KTCwDOB*YtU$DI0aTqi#q*!)>h-^?OkAHm~|%
zPH1ba|Hyr#y;z~Q`PH1rw$P>#`$mP*x0Ygi!}T#QyeU$ZR#S@YbcaIcqO_`0_dS39
z@O`7*(uQze#i4WWY+c>9rgdp{b&b=pG<$PSb;r`2%`NcTVskEjb2qoDnS4)nb&LAq
z=-!3_uXIh^SRan<ZHRBb?rkRvEj;6l#1!lWC+-|Mt|2^oQUj)o3`L)w@vEkY`_Z0X
z=C~(j*N3x5?i=o%jM-jq>}gTcs@kht=e4M6S#x@qHZ@m8XO?x{-J&Lp`B?>t+@i@1
zxij6tm<Qx>#@2|2_{_--c{4}APj2V{b^zOeZDzi+r^szloma}Xwmjf@>ASmiZLt;m
zHp?A4q9L5qxTn3D#lyCt#cOjCkwmOM=7y8|bM#xc-FoY-<~@)Zx?y)c4wTr>AY|Di
z#w7SZn6L9A9E_MCQ-TQ0*C~VK@st#@^L5UH;B{k+ov*WndDb&#___QIr_W@b>lr@1
zg1^x;Gub1Weh5-(>dsrt#&=p;>WG&%Ep^1@fBdD6Jf6J0!R7eHgq`aVj|$F0+tEm4
zD-sR!RESwTyt1b8Q%?9w_hyEdAy@cn_d$dsvGB>^A&}FTK|^?Kn5S*54W4dJG2=`U
z7CTDko3-$GiBTsS-bY1KsOXe%2*_|ZA;zpyj%y%t)4AV8fD31zz(4{qS!Q<0FxJR3
zW!9z4bt1)<@OYIDvE(lNCLqSx2zLZiw@_pw+>sP}A{09b0k@Rm@eo_AEO6YhY!+ue
zwOCmw=@BFKmz0H5Ws7;pIgU98QsS(Y@zk=yNSLW|3Z)kz#eR;$?x`Ol>mZ!xV-F|A
zn<+k)6hEZM9&{(L@mJyop#{E&PNZ-zgqXQYFybKGyv9yJyq|hM#B6?t^F?pdEfwfp
z?#>+EW&V?<JhXPRvN&IXGa1rbB&R40#u$p`V0~~-Q^@$zX$qN#PgCIR2hMTO%!AnB
z^Ab1%f^#F3njJ_*Z8`pw2y7Te4m?fvN%R84J;=4#cuW#l>oRaTJQGL`E0cgsN!JD;
zm}L<h=&)@hn3cxu2qqmaph%ubtTw^v#76jZXVZp?$l$zM3fCqh2ISRJ;Njvi$D;^5
z<qHp1Fz_;b$XRLlD#9>{Cvr_Y4>zG_`!~R&0ffIP&<XuX*B>DmSrUE&XR$`Vl1(LK
zp3!i6vIGKCOrgodOcR_+sL)Ad*c3XAh{Ai$g>EgI!#1FgPC|C$*!R8Qv90%3P@mt3
z(`+M5e5w_*dZB!OqY(KSC^o|K@>&K;ePO<_tQ+SGWwi`U@rA{;Jc;t4F^U;j10S$+
zWrIrm25nDv)Fd@5istq2aUrawZ98DcZ#5!l^_d9>C}Z4>_<bK9z1$5wQw)zF!Rco(
zVdNQYnh8!OX8N(Vw~*J@<J&}M`WcCKCU`nQ6)-_1{Nj^{Ieu(P(`2iOC!#hcbppYA
zypXe|j3+>qw>h6>z~r1xgiOv=Wu#yKM1l%nZd(HQ<tN(m-1=LLiYdf1CODJ%nOS96
zFDxR%wG43ABmMwz$OI=5?Xa6*8N50<ijW1mjHA+*;XP+nc`XBM5`?naR6S-g%@h-l
zgM<OUp6RUTV|eU7f}<U~Z*{HFjGr6eSwW_A10RKqqx>d(#F<tVKCQ}JnBEJ>tiKZ8
zrn3$zjyMyl!V{~)c8>&g8pZhevif*Ih&WTK!c(iv#c!$6@5_IWK7UVMV)ke&qicFq
z`1GnU+up^<ep|aC%x{pk?F<*g^DIhoe@C1dRpB$L!VI%pnfBkc>1b>VZ!pm3M8X88
z5;vijaDFI7(72oN%ihM}dQ$}h&%<M;1i_Yh&c&|T%WMiV!R`=&5%4%a6aFq=>eg}}
zd}!h)6Q9C+&T{{(bS-K{TL?D5RE7$SOP!Ra@!Z4%-=wF`0MmFL8Vrvr3IAM!DtTsD
z44;OH7?`iXAkPpuP>GfBXhB6S1MDrt+fF;I1@`QN7P1BWK#TM(6%6pH-zZ_=W_Tze
zxED;OfW|G!^I0C$ph7ra2Yts454xb7Kw8M@1D&D2)eiXI$MW}Zi{+%*6Q5oGp~d@l
z;ttho6ZaP9dtHjX^W*&M68Glid-1rpJf8-^2%HCV-gtL!cHHZVw78cSKeEu9lkato
z(_%L}-ql+U<aef&6+bF^;@D&Ro$lp~=~omzu@4fwm17F~4e~C^AJpF~&-Yr7fkAP?
z%No<qn={7iRE(Tw_32gE?}YxWzT=n`UHc97Zmd}7{TVj9->b;?UIDi!xzKyZiN;^_
zvhurl7sk8y!7aV(<>nIw{OQ7<aXq|6Y-k^E(HO7y!oEE_^(^Z<qu<!Eqr9AjGx~Px
z>pcslTh<g0KwC~e0WUROH)X5~BgsJn@NX<+qv#v;o>Jtb3>&Q(rEjx}{qVVedLcVj
z83Y^4&%+EUzrcXgSUd)dg9EQ9{Hjf(0#>y$#{9bGtNw5~tQB8kk@^oA+WNgVa>cTM
zY3o_%$!;2Lz&~)%Kh-#YP!akq)dm{F{-3sp_N{UMp8u9%I!XIGXf*BH&(6am+?n&{
z74oM)>>fsrJU)IjdveN>C5xBG7cN;A$0}IyQRmKGFn|7n`SA(MmdsnQeEE`P%X`NM
z<`2j(jQ1}n98@r*a7g@Uth%)Tw!gjOXP`*G1uAmvz+>lP6|Q+@aV*|-*7CEKoEPsu
zpkTm|LEpfMIR+oJnJoyMta+~fLYvv)*=t?z1m9>D`TsZD&E^EQhu5W6khdqVNvZ1;
zv;8aVXjwnsb^4A{%6%O>TD*G3#n`{0ILwaLKSLaDK+7W*E&@-RJMQaHw*TIiq%M-r
z?6jHfNx~MAH&2W&5{>OF<P#;26L~kze6z%PB439veucPByh7xAa;9$+&C4gqcT0Xq
zd{W#az99Ztd{e9wKN4fSqkz6n;xS^0Xl&S!&YL)X6PqsbK9kE67#lWlx$<A4_;r$b
zQ^b6mB-cpZF8Nl;cS`=5<X=eMCHZ;rb@6=>H$_H2XV|hH-s6);l4y4y$;S2!GT#|7
z{Y0goEcq14(<Ltu&sKc7<clO5n=|OyAQ|0h`iDme`^k(SkmHwf^KX$o72jLr;A6gl
zBJad0j}guIfjm|6OmU8A#u3uXC0{J^hLd{Mi&u(fTp`}P_yhT5$b7epKN0zAl<|*>
zkBiTU&x$XKdqp$eP;Q^(dhrAC6Ojif_47R-X>Bj_B*(?0L~{p>e9dhz`Pj<xW5kK#
zRMCuAq|cFDCN37u_(l4KlGloti(AC&#P5ke5N{WEh-Mr^pS8t&Oz~zsBYuzM--~>~
z!uG!^)`|ZmHi(~yX&iURpCPsq`H;?dzA7bqi)P$I9wwP@WSBldJWV`9oGUIA`F550
zFBaE{>qWDa5z;qFzE0dGeqS`U?Z|hB<hw<_uciK9iBE~U#XpFD5?>YH6!(kuVuSdJ
z$Tz^$pCh&tJBr389_hU#^Bpns4-rd5em7?PIB|k_n#liQ%XH2mCKrl)%S`zqajkf{
z_-*lO@mkT?%A?$2w(^kgP`b6f{F!8Hd-=HJCq=&3X8n7`H^qJ8LGdH;Q!#`S8p~N*
z%N)t=#Ezn|tw+9|lKJAC<&GD}h}O2UxlQHSN;kIkD7Q-T8u3c;Dv@vEssC2-=i)EK
zC&g#PKZ-Ale09(AAB%X|ZRBjRo!C+QDx1oL@{JKEiPOZn;zIE}(b`h-+X35imDt>d
za=YSh68U+7`R^AW5q~8<CGHkq6!(g6iu=TR@dNQwF%<FZ$q-wJ?Zl4akz!Ag-#gg8
z<Hh0PDDf0=l6boK4RO9$CY~>@5Z8*Ai{BQn7OxYxiQgB0DDndg+xMXOOYsSDw`gr8
z_e%bY__p}2_<`6c0{B3ey8c5n^<lUf4%T_R4Q1RU*!zRO-<F6su>a;pMCgl7@aP(I
z9}fJF+7Siczj43OjeuwSta}017hc<}vuVQ+K^u({B^<(z9*lhLAY<5>w|;z?eG0rS
zgP?OU692$}oK2ep*@l_K<A!#)*4Z@P7Y6I?+a6;O6|r8{$L%1Oz}qqiI{ZIRaR%gU
z+BuMe`ii^yW19MK`<v9a4q;mcL1#7e@!r=uo3;iKL4D%_`gqT5+qVT_TZTF|Lf@D#
z=;unL1@+B@K5ie|hui(6zU>H8UjaPb^LW_(bu)cTzYRW^uNIG;>?`Y-Mt{F(<8$#T
zwbTlr9WVDH9BkkG!1nTq)^6{w5XL2UDPY_b=o?}Mkag0vgh#%lD~G<{C#6(A<_~P1
zQwe<~h{SL(|0#g=a{sVxL4CV1PLD*Kb++E*OS-~=U(1fDa6r+30%J(@)oTow4luQS
z&W<Q8v319i1I{Un%i2{s8+s*jx2!L{y{vszP4uWlY)ho>lyIv}Z7N%DZn>pxm2+VK
z+MbDUB3igM8b08Kqx~bB9&uV=h2D(Kk@{#TIv`qgafhtRv@JQC(l=*UMXJ-b^>2*A
zRw(`Y9<UJV-xw*rHPNFXQe4;=F75#vp~A*can{xz4WZ(x4bg2=8^Rl%-p+v&FHM8h
zkrR(qClb|(%&M**Z#WpLk7i+|-|gv%G_>II#CoKJH^DBca#!LE=>B!nFP{ljKi>4q
zWj`3}ZjJ8qyot~_21IJ!FPrvEsU6$(<10R1oA9<4l_1_>shv%~yYvjS1LdA^Z<y8)
zUJO0ULYomkrD{yqkJo=(lE~N>3XOq(wCQ)Qw<!zlaJRZ>pIa5KafgPhez7OLW=A5Y
zx^-!FBD<zV^^<pXDl@IQVOP^HFSrz1Hq?i%rItT7ICC;bLeG@dWA3}#Ln}j}b|W7*
zdedq?%gU(UnH4QMb>B<H`?J!j#_c<0T%=~yzS2>#gE_HiQP+<*ev)=DCoO`Mv{9Kg
zBO0PJ)2l)?qxX#*?bW0o%t<fVH?jo%<UM?MMpd-NIhf<PLr3p(Mn|h)xwE?B&~bOR
zt!Y{PC)gyl+}sLwNUb)v#&2ucB(<+;eZb2&ad*p_QxZ=%L@U2vAIgr^>}?oV>D7m$
zZE8;4H#wGDgMF~GYv;WUC+#e53}uZ-3{ALOogPll{Dx3Y|Hg349a7X7elS!Y4iz<q
zZbwP)H%)6tVb8~&1o!WGEz2F2ULQ&yxo^}+?_iGCyCF36#XY&GCtB&%o$TdSwW*oi
zrCrTK(OG4EcjsOgq0LevxBs;x20wh=h`tZI-7)3u*ewq`-Ms^@ch5auqG)7IdjCCG
zFFJ%V=s8Eag|JB*2b(GM*>^^aY{(rq5*B6Xmr(tl{Z4L8ercc5+^Y7*wkb3$x4M60
zsFORiS3{_4<DMgoZBr)l#%iJoZ&OYpw5bJb)nW-)k!{X>E4PN@ymum6RMZ&7wtA?M
zn!7dR#)=xVW8E6E!5A0=Gr`Q*J9~cl7EK~Q`)oF@CI0y$?5@J$$aAs7iH8m5*i8N4
zKeY8iMpzvs2sdKh0J%|P{lKR)ulEGxhOyLGz~kIUug_c)lg@`mkF)5!6U!MBPUB;*
z$MdT<e7%WDzlF(7{5kzP#zfONUE8B+jCV$F#K>UEy9P1g_$Zd;#KCZn(->UEVBfPC
zJb}Riz6kO7bQvD}9R^3>CtO^MU)WED5sxh~FIC*=d6c4ITK~X)inB4(ijgnvo9<l%
zUm2ub={{k?$dh)p%eNhoSlWr<^O2U`g^|O<4<eGbRBuomVUlP|#j8!)NQtzi;%DA8
zKHsO6hK~m_-bIekixKy2DDd7zOy-iMg^b}#7KHmJ!+8JAFf(Sog^bbApCVkUICdc{
z$wMziSU7g!paEDj*<^BBEMB|}OD0G7TEfYuKE6oE`4|D$$uKW3cd6n9XoX+#u0X{K
zn~HY@D}FLE9R>V~e-o(qsbIxVNBSd^lk3g|U@gX0IGlz^=bnbK*OKO9CX_%_s}GrP
zn9FYEC9zdL^POm9c3Z0jluKN0$T-NY+1Ks}lYS0mcD6gx$TTTv{VaamQX}_7QtLF-
z?T&Ku5zSeptus?HXM48hYXYSoi(u<EDfyQOnw5<cM%@{>lA0xuM;q}@inK{P$?XQ^
zyq#-9qcmUKVMJJ^`63^R+R!Y`7x_%nnuEwa*=*S}l=;Hg9b@DM%4@kLzI+Gztu6QC
zF67zGe3!d?es9ME)Wcm+yN(ESVt}tl`ytTYX6?Yers6F6Jd1zJ<zu@kKEf8~WF%93
zDT~{zDt^ResGUXW+%4|;EdFD}UB*&;M^?iC&m(st(2?0XaG>HvI*T4cAP(=|;NEVF
z?zTnu*`lAaD6^@k+2%|X&xUtza_elPIl;(mb8iN?%_ktx-ewJMa~l-xz~Z;M$6%+J
zZRUI;Q@qR;U(Mn+t1ZrkcZBc4;y-rJVsUQs)hxwr{viY0<_B2ZX0?rHaTe_l@BY-i
z#TI|Y7Jt(g|Cq&XR$H9=dj|Y07Jt&^Tu9USPPiL4jW1$=+nzw6z0GPH&*Ch~#njy2
zxSaZEil1(aFSo@x+o!$F8r<J3I+#1{1@}xA=eBbyklFUT7~r-)hCoMVvkm8VuY$i4
z-hI{GZi~KQi+*N{w#q`yHmizvnhsTuqD<agmVeKjhV!_xhQdy#mB_)z^45VI1EA{g
zT-%Y06Bqqlbw<zVWG-KJI_*TR0_5^*^J9HI%F*!^<nVRmg`Plo26VJG?eXPvA>+gx
z=H$lCe5?Ggwdu6WSfAWFwUBjk?dmKnW1pQe4UNGxG?``%In5&1*{*wXYg&)y9Emlp
z`(cxEljfpWBbzHlmqflhBE~E&WiE<>d}-85=AshqGS(99GS(8?23MJ;GQ58C*R5`E
z*Q4&>uSb1EV1;XA*V@rv*t!$Jl6kT`g=Td8m)M=+go3*rf7NQ9+F@S0!DXNWJQGM>
zpG*RGq;-5|gOL$2$ONYn%-Y=UlwSg2)kw^NM{)_t%NYz$D=Q*{@@grpN=Cr&l)}1X
zME|^63io65z>=u4f=9J^fe&5e2zVIb5&RAX`@J=_4EV-WGr19Y@UUMb`okMFP?>Zi
z5JEaJ2cCvsfm%vgOC@|@(OBeiy1>KCiO{A`VKiMk_>S-}l_KVt;54ff_1|By9SWa^
zHv(VKNBoxEU%@~tc(jPE<w6JOY$5><E2~wt44mQ%%W4_mDhEg@uVsKs(?Ga@_jks1
z!*4HmG>4dDf~OJw?xo?i9Pcsaz(=vrZeb5D$ZH#lRXo|uFq9)m_$|I5RGVt%G^sJB
z#g9V>nif*#C)9{Dvno6be+X9x<OxvEy=Kh|x$CGpsN<{jcQN{4n+S`<9tivO`SKdb
z+XCr-kN)S;fT#mo%S~%5s=}0b0gW(bQdPJk!tsF2Fk6r+u^3Xh%>k=ThAR)t@%Oaq
zQ`0IKN^ZIwt)dh$I$=s_Vkq%a8*vZ=!_NT-A8%yexRPPNomR(2#B70&(p1#w_&V*v
zV7{e-yO|ZjCUSKx1B2mVD@m{t#ILNKj=&5fEDzUO)uuQ~8&`?n`{A*|IYF&R-(u9W
z{W%mOs4tRtvC|C(?2Kd`EldL9Oj<3Yczc}VTx=5jXyj+)1o&38`Hn1iy4fN~V?5j1
z!dZ@D$s!z~3*m8et*K>zU&hT5$xYx=C1@?dVT;9{(PrbgE#**$GYG+fh+~LgKZkJo
zvt1B4$8d1H3ZH{@vAO8?MNZ4LYgczXvX+q_1`<}<1nzhadYmro*#BJN#YktxIk4S7
zOsj28E?N^|N>VMf8n*?%+zl}GCvr_q)7k*+Dr^wJlN>UnwukpD#@TTZ!v43z0^!x%
zLBouK$pn=ky4;SC5Ox7a3VRBtTdS=b0(>y#sSzkK!6}4J#wQ_Y9P1r`!WcapDi|n*
z_oqD+=G9W*_j0HvSi8x{T|Lcg%S3{fvRKvI4V(_A@^pwuyvn|icC`%hln6~k3?4(H
zqLu-62jWvF%Beh`k1(+l3ICi8{eGJrXAT1U{Ki~ou6b=x8~%yFlnAO~_-J^H7Gk9d
zP9ywF;012*n7S@`c4t@YhPP*61dX%t+%?VP0wa<|IVw}9Gn?6_1Qpmg3=Es?RRrFH
zk2wArxp{oBxXo)v@aKl(=TCE1olOa<vvC+NHd`jTmrqa4d&9<~`0D0)0~^x@MLU?{
z{>k5Fwei8?HZIVa9Z|H4DSmig*!W;^8y9Fi5AfhA-PUg7gT-x}?aJht#1`W5HOsWc
zzcM$E4;*(kYhX)Qaz6a$hlNcElutz^PYmTKyUNslcu&~)KxrHGxwDsT@fzs4(zL~1
zx0<H}wAsvGe#)aIiho8+j+)yMbvJxq;>YDU@HWB+RMS+7_cEEz2jSi)e$>0yN2%rB
z^Ux$D!Qq)*jwdbac!<3K|3~<j;a`R4QDYrn7&O4!A#LNi56*_?DSj!u?JS#q72+!4
zAA^4q{wes~@YZcc_*(d2+6$0hhG$1u$2`^WH^AQne+&E_@YXd?V{hFbNN3+%0KXcZ
zT^Dr0e%Oh$khw(v&F22TnKXW}BI|;F|9;DVf7v7ee0VaG0Op;${H*1(7tNcOU&f*I
zmCJzh%av9Q$GZ|-vP`#oJ41K|9s}$Du19+p#l05!UU|F=ZT%O-y;#1tEdOY%1rDo!
z%n69Dr=|Z`?}&U4*7mvig#)4+u!Q#0nQ^aWIjr*UToH%3Co^usT(NskCYKPuZ^c4{
zpUmW{;rFdDD|wsnqbtTB{>LWI^CtdQ6aS(K-*5E%e#Otd(dAzEO0QddAaZ|;l}(4D
zcUEv&@9&yS2Tg(R7)5I@xE<}z>(S?D{f3@>y;r{`->Y=v-U0Axkh0~??)%XTy$sAx
zi2KtDT9|1Ccyk<f^Y}BCKPU62AAiR8@XF#|hhnd6q1U^-4<;Ez@9<hg<D6h{l=tH`
z)1m0tV~2W=y9*2a*$1$!aNVzMuW$COW(7<hKW_NAQs?}_ft+e!XDEF666C4b41pO1
z|EG=X0}~@=&z>}DvID~p^i|MW{;(y+51)7NPn+^!)N&>RzAP+QG<!vIwoYmeMBzYx
z(u3^zlQS~R^nkBeES$T(s6WTRdD=48m0Th`@HyJ?r&k!Ivu6*VG`i5SWxrtZ36cs2
zL9O45W~PbRlEbP|gOS&tA2X8co-Yr~i!n1~j2_LMnLXPdxYIG21}lA=bW;`|OoDS3
zAQt`0Cob??-e+*G6Iz{(mwg3+s}3(ZUpQ}JMD_;PTmNr6Z((urrXqEt!Oi}6nzz7x
zbNIXkbEa%IZvjUcTm=4~F>hfw^<?`KLP<V!lDuOj7l>zz7m9pZVEPr}Rid#kNBnll
zcZ&~+yTsp#yy>H!cf=3HzlvepOffx6Y$diAyNmtAQgO1#Zv!m9QoLOJxoFn7MS2l$
zz(B5DL@pt5|G+o=q_Ky_2a78ygI6nGwPdr#2+G|m`A(&qkITr<H6^I`Nu~c*@*gGt
zS@J%~|0Vfj$)8E)hfCIP?3$s^*fT@!%6Q1fDBajGBmN}G#$FlnLdnKH8M3iQ2Cq<g
zv-T_Gt&(q2{vS!cSF*J`wrjqcHM>#nk4k?{e49l7y(@kq@_B&qxg^RRA$AjwQo3Es
zb*SVMNu1zLRle!snc_mFUqC{?u`5P?V^55Fs+4b=_&w#nOZk5y{z~b_o*3o+Ao(Sw
zzakzG4~b^YR^)Giy18A(t{7~-W@|sD!xxDomEWw*iu_Y0&rtd-vAG@bI_3MexJ9&U
zv0kro&DUTx_QR;>N#*~Y_=57=HCW%3d_d%hhudZBgTYpk+mp!CN$ex`BhmjSlE{CO
zI8mIY^o1nKpDnIZ`eouq(XNqtjq-hug#KGejQ{&YW8aH-vj!^S|G;?E|B}+*A(3v@
zK1KRpm2TENg`9)Wcuem=Lhd0JD&DMdiumD_p*NxQiIQ>pGTVb;VF*=*xnc*=JRoDc
zdrIyt7K%LCvtJV87;&O#Oj(dVQ}P^fsaP)3EQWgcevJH<_-*kzahv!f@yFuN#b1a|
zh`$ld`5b!xAlaPPA-^iQPW&&?oad4Lv1FQvuw7{)tv)Ds6ps{pipPqDBG>X^{u9J;
z;slX)NldqEveRmW@)Gd^ag}(f_)U>76quhc4oEYv4Xl;S7XysvD--e_@u%W1#7D*7
zh`$y2@`2@E65kNt5kD3`75P-l{25}d$k(Ner_~GDTRcu2D)Jj5(~VIVI9~EZafUcc
zq}2@bpD$i2epB2e(n^c@z9;@byi2reuhZ&=`Syr^5#JE&#ScWgmO2f2SgxhmR;1Mq
z;|s;%;wW*lXy@(Ble|b=E?y{pQ#98_=)Fd=xh_I(z9u@YgjoL*;vd96iOttIZ&Lhc
zV)OYnope3vDjq8qism|q`s`ZfG)rRrv&AxTvA9CKNL(vkE`CScBvy-dZFAZ=QU5*S
z&qX``<_XEa5$*NSu5td6;+w===%PNmrg>k<1){kgB0O611aXS^4e?B|Ok6C|5R3XN
z#Py<`ce6>dop)oeliySP4$;oL`L$%bR{5)v?Yx@(lI^^j2(KrI%M`nc-9?&$G2PCO
z87Fyyc$#>II9IgS$#W&!c`|Dy+xao(dI|lNivOzlF?TB8J>mo6!y;|d*xqNw7ezZy
z=5@(-o(yf*nEw+ojn_rU8DjG_#E(>bPcdKYFAfn;5Y6=#`o>5$*Imd{CC?G(i|2?-
z#FgS|@iOsS;#J~iajST}NLxH^&)wn!;=|%^#NUc`?eRZKwrh{SA^AP=eUavT)SoWW
zs*iG4k;Z+Li$vP*QBH`>*A%BUAJfZ48thTFYl+itk8-U@^F7M<h_uq9{G3Q*J<9Ki
zwArJ~XHv5H+TXO$WBjoq4fQAw7n`r`O_MyPFBWN;M|rJC<2%Y#B5m*}-zL%&kMhGJ
zt?ej3E7ItWvR#v#ws(|26=_~axvNMkJIcq2G`6EWMx;F*WxK{U&FUy$DAKx)@|Ufp
zO*=ZK|3suY9pzmjt>!4dBhq+|vIiS2k~VZ?JCTNPln0A6d80g5r1=`<St8BXD4#Fl
zu!U_jp3iiD2AFi5z73IN*!;e>jpE~C5AkTRuQ*sN7E8oZ@g#AaXx>Mlea-K4=PSKT
zTr92>SBq=K%f$`iMzK=lhky3NcJU_h7V&m*hj_2JQ+!O^B|atY7M~Me5nmVI7T*;c
z#81R;=)TYNFLp`?#s35I2k|25Kl2CCjmDvSjXMgzQFz>z88<+*u=)BTf?*yfbj%n0
zpcgi=c-IQrGK}K;lzBMETW8aTAp)l!r$h<!kHi?nIBW+QaHx;%ItAXALC{IZ@p^F}
z!UpFw%eO9ucRa{zoz2JNDOhh99k3JU7S_x9Y`vVbVap)sWMKft8IZGS=RgkXdkhb<
z7_LSi)F$<<L)ex<(CGtx(LjU^u0dK*-*eEn7Kv;hHYurZ3&OSxf=&?@Zg~vP4%XSU
zN<;+pO~LDVZYTBOaXzVUJHjke08jT(C%mJwg90+s=x-BkzTB=~Z~ov~<SRv4>+E>B
z7ZJhs%|!cb|IrB5?vGy~jOHx0<sXB-uQPveG4%c376NU*kb&-UoH)iJBEM?>V9AkR
zF@NwlGkx%@*C8J=WKi6=ubw|RuDjWQFPJ}AwPRaiaak^A54No8p2*lz+9hjKuSAP2
zx0l5>AC*Ykl9$M?98lUbk-25|zHQ;0EzW@_)?S<FhFN@=MOYLrj3mO9)rq4M_i$m0
z&F3dx?HDdV?B<U<xI^7a4>Jj)RnE2v3HOG~`p*j6VCG=AL<Dp8+BAB_kp>S8fuZ77
zjV|aGhif`Eh8K5i^u~2;49#@<I0p``tx2R+JKdki!@RWY4vFiqf_Rt4a9^%E-o7#X
z6xY)3(wLstt|_#&Ra1CF`$lhZtEMz3y*`}Yswq~~r7_aCO_RH|ePd)?+a`BIUX$yz
zY>FU0Ew3%gv~NtCnb#EBfbtH?7a@IXJLE$d<V!2swI^CVF|oHH@0E!iBGsGka_d5|
zmW}SkT^ij!XO3d6y%MaqFMiXU6Y!f}^xhtC>z`VB2h%+l+cY`hR-d}>og>1S9r$*K
zaQ~exs}otB-OXN=Qyr=a_jiY898AxM9>ksN!F0!M2yb&6yp3)H-llC1RaG3CeP>Qh
zrdf?Vb8{Bv{AF#<z;DLp7=B}$TXN=K?C9N@HCfwccgeURTo=pU+t6n1-iE=IvFqD3
zx>=FBjI7~_qJ+~ey}`|C-RRzi_Gi_M>e%FT`)JS2qfXuTYO6@S8wnju52ZD@eO}*_
zQ8TYJqbj#%dRdE_>!aOwV>Nip<m-l+e3h8Vw@owo+~iEYq4$*R3u78%_dP#$x^?vu
zrAJ@}U)PaXt$o{wMrb=4v-UEoTCk;FbazIzJGgZz_IRhN5l(}PnR~6x%)PDX<u<Qy
z507~(qo#MFV`r~(tH$s+cL--BayFuexq+=3)5m!Y>0ktmfN5abxOY(ZuQ6Az3J1A=
zT!vj5qr`e+>>rK59CHk$e)tbcoKPoThdejJe{JWv(MuVJGlLWAJ)Q}nG#bu@o?%R%
z*(N6aP72fbbK?1o38&q}Jg+cj_+=(0{dyvrwgL5e(e##pos}0(KfsLT%+Q8y3vmvY
z7azeOKbCksrZ6}MKVIL34AwBVU?n4>;U7~7r&q9$8|Bv)L~?N<FC0D(NUOt7c&&Rg
z!(|L>b{=17Vx{vZ0IY64Fnk6ym<fmB<B~J-c#{+!Y?3%5uL|13LnLxW9?yPh{L&OY
z-dIp)xcofh@?D~Du}->Ns)ehYAJ0GnF<HN2uA!`v=ijVfGgq-`0HUyNHpCO2#cwgh
z7#rc1GIb$EHo_f6aR5TG1qiqainAe_)y+q<S)9;jRyQ}&`$ob%G9z_DJ6fzPl5{F1
zGpUT_&ZWe)&QGS!`;COP&c{%C4^r&+Q00#80C6m?B{6<~^2Lo5`5DR=AEk(<OKhOH
zj;Z6gW!<rnT>5-Gh4Bz#*D|XS&!u>EQskF~>^Z29o6jkaITs<|zREq9`zW)SpgY<B
z&&ZsW5i>bnVvf^sgB3HmjJO!0(~@0Eqf$TL%gk4i%xA>SCSL&(<|p&L!hAnS<})If
z1#w!PgrC-?&U7=NeuLQ7rcz&inYl1tHbGaLGtv4lncLIOu`8xy{Pw_t>%+1<+*E`W
z#C=AZvY6Q_k^jN<+Wl!ZW~xtW>2~apl)$eVE$u9uR{pG;=CgXf#&nyju*Wg0=79Mx
zotq(Wx()ffO<><zmx}-_KZ$%3oJufj^XWDTlRS|)8y<$t4^}Y18^#D0Lyi>X)iS)^
z%9vck@KsiZK{UfRV|Q}#<XzyK@J0~>``|H)gy?9RT3%7hKsR{Aa}#bb!Aa1Pbi9wp
zY!-s8!CK>1F((93uV0?uZIZ4HLNKT#{6aGcZ8cAy#&yJRDLir#%#wz+?<3vAwhFZU
z-U`;y$~0^m(GK2oE~uzwz^{8+F9i8w-{hx>;#w;(Ks!Zj0%1<z&a#SH27I&6N!;k0
zO_nLd4tT5*en~9@_xr*{wG8a^g;li-?DB<+Ytd@sdg1qIcyuM<Z}(|-yV0_nDoj57
z@Gu?#kF12Bb!uRv?>8IGjf1T_W)*dJ&1&)7L<}Zw;2J+j_}hxLqEj0(0a}gQhToUq
zVfy?wz>i1>rgk+ilg4ew?;&_J3Er7xG6u#(a;M#dOfi!>mFL{)esCr*%MYfMCx^r?
zlo?=BXVRR(&&b*C#_hx}8;4y)uzD`053mBn68U~C(H|Zw&0m~Sl^n3!QT#!pVqybw
zePRktCc2=bj75K{dHmvN97{X}?>TE$*D`Q43P4zCrlqhNjCz7wiTH|I2DrNr&w9`t
z1Sb;QXP9eHksKDhjIe@`Q&3ATGsRA)Ew8WPbZYSJlqcE7F*EWS*IdC$qhR`$q=M;R
zr_^dwYQlBNQWL&TDH@yL==`Fr9PT6FF&+tj3{SDc9p{FVOzZK(t$qw1(})PabFt()
z!p8C7Jq8{VBuXRwd)6{M9Ujwhh*^Ooj(i@qCM)Jrq(=Ny9=f-~V?Pl7;Tf2dVUM{q
z{{MxZwLI=h;4$8b=_WXd;3lB?<4ATFj@;`i7@(OnI)mVzGw}>O18*mHFwFB649sn(
znS9V?Twu4`C=Lil2aNIq`_|@S4n|{oj*SZJOB=-;j1J5-NS!5<M@ba@!vUA(EOU<Q
zRm&iA;YhQ3@(@4_T-f~b=XpQE$mgMsa`=t#Y?*b8;|FKkS{u)}_3*ZRHa-(NS$!*b
zHX-PO^>IjqoMWKjZ?-1?_g_5zINxmib9UnBliAD5=flVohUB=B3)qR9y_RM=6iYXc
z=>_{{T7oZ&_oAIRR*P>P=L+u^#gBr?b*G+Qc5(C}EayIUtk+=-tj7EG8}Lw{0a))H
znF?u4eqsK2FDD;MuzML;B|g7jzh+VfqWXDb^1UI&US{!xK7G85_z5Qr=)_7o$9taO
zT{LFcFz>T93%$QO#RUa@3JSbW*A&B^JKE|k+Hqrj_|6UtwY5I{IEKyo@CDvEaqozD
zp;;gPs4+#f+rGVw>%u>Wb>R<PG6t*FclGXai-*Z>+k@S<u~7}$Rildr!(=vT>S}Fh
zzqWxlcfscumG^DDeOqN!;hQoiZE=lF@87Y)yv%?D3(Xr_U77U;48_ksuDOM=H7rh9
zF&`ILxjor3wAcBknNr*S^v$`G%f=sWxcz_Hrrqr5l##!+4NsbTFO>y$(keV<eZJ(p
zMe#3PFdkDs7M`_i_W8$g#rU8d_W$_W@qGj5YM!dU#0Gn*H_|u39zGZa&RlTjTs&m+
z5hx9_d+@Jhj~#!U6KRn?J|mPFZ53|gwsqTk9o!?_j&3J6&+QWGhI9VsTre)|)PEMt
zfD=Ga#EH?I29t3fPn7}Z;S!e}kb{>zM*l19ty`iVJ|X(9l?@nvops{dASbt)`{8hV
zYo558nOh&nyA@nWqqvVJu`VI&C)<kn)Zm2hZKWrPOvfl5MNK|F3^M;nk&hdcdBac6
z6&H!+;zc4KTbb`W;ui5n@rUBwqOr9`{#}xPC%z)SCB7$qAbujc=p5G9LOepu7mbY_
z()oB~+AkVgI>a}(rCY;veAM7=4$0+WSkBnaLB2`y9ZEO0b4Y(kvay+i{FLN9%Ks<H
zuSn*jI`ub*5$s>eZA3n7P%aRMiQ~kHB<eXs@*K%$OI{+`tO*Z2Yb0|bGWC8(@^>Yh
z_o#^fk>c-BJRgo(&!du`An}&$H{x?jH#XtOx1Tb`*N2MdA<6oTEgaH~EjVOj3x|AN
zn2vbP&S$=3B_AjG1QPiYil3nPsgh?)UO*z>*@|DG_*IgPjU4pTvHiS_BF%9E@))Ju
zK{U6?kb6q*Ef$Ic#e_IU<dY}$nBxVUDS3{#R5Zs8(wp15ZczG0@j7vvc#C+uc)$3d
z$j30&Z;mH$kL2HrFNv>+?}+=wLt=xN&hZI7W=;dxO0u<i?JW67vA1Y#UW+A{h@-`^
z;v{jJxKKP><Qsa{zd~FqUM_w|+$8c5iTSsQKM;Q;?hx-4&2fwTk4Sz}<kKGY{9b%f
zd{yL=Ak+7Y^`beR5&wx~-l;R6wSDE|5ao7aSFyV|KpZTdD2^1zh^L6N#d)GR{-OUo
z$ty&29zgs$$?HYF;%9rzc>v^NH{}~eb3TB~Zy$`mPyD&acmIrkS~TYa$S+7X=LN{G
zNq%26=Lf|9RkF32jq-R!JXdER`Tc-2b4I{klFi%^$kv8-pyK(eo%u^desQ2|ZE9yo
z=E4q)KUX|oTq&*=FB88dUL|f8t&Q#Vl7AqYIVjN2uNti9L9w~*?K6shR<t&_f0oSe
zAT0mB*xVKuABIeNOl&Q-7vo|N(aurnC%O4r`25hq`plda@HENRW_PY+Gj|2)=Sn_b
zTq&*=`K5;XD#hzWGp7ad-<SMD@ec8Bk)L*0{&CT+ng6Wh7sb7zwc&kRGQS0}{3oKB
z^8z^v&-fg%waAY}j6X`u7yFAt#1lk*Ph$Rw;&gGQ$PY|RKVQ5=yj0vEZWON*w~1VW
zkL7O{?-740{z80IG;?DR{)6OK#V@n{ZBY6rVi-4&tS>6I6x)h<VqEMk9xDzJPY_E*
zGnWQ>`HhVFzajD?8RexSzl~8gb7??+9HV@#$Zukle<bpw807~=eh#DjTall`D8DN1
z7wbj9;XE39{fB7sW4IVbMSGvn{Qe-W^d4e?I6xdM7K<l|<HQN#6mgC?Up!9Nkv5d^
z+1%Fu57^Qj_wQ~>2lFQLOvHUh$G#3aTvCiX62Iua<Wphud`zP|3ZDBJr&!~@EMH%w
zvP`gEUgxain4udEZ*^1Vwd}iAc_8fsgn3I^0#8@j&cT~6+#4W_A#3hY*{<>ML4Dsx
z1F{1VHaNRkzPm84@s%m*Y`!xP6RdX!9tv|&5$k1r+z#?Qcv}WR=Po=<#~F~bX?&d?
z)VK3U|9GOlOn9sBQiN?81f4z5$NORHY}zG=2<qDneU*r#J|2fwUlqc(41&&Z93T0C
z{bAGieLtvgPB(x1s1Hp@>f>h%mf<l>w*(K*uQ$`j^jqPB`S>w(2@A+EjsB;iqMgT(
zufz(V9WSupI;?$VXkRYk*gn27u-p3>!WbUOE(^E)dUkXxq3=1AwT^A0BLkb~lt5nr
zBHJV0*2{LV?*hZuS&D{rMVxh3U%&oEg9pS@u5iHMfkOrq4k&=NT!D%9e+vr=1`R^o
z;GzM_{?&GLFXWlpK4(XF^^Wj{-3`$lEvn9lmXxJ!ifoQ<aVuk03wMVLqJ>%Y;k0P~
ztjalEo^Ht7@$E$BH5rv2EW6TcxVnAEG8YWT)-}0T<dvPe@8q=0n?j4+8`d>B-TRih
zb)!QCbKJU-F0H7XKIiS;+i>*u8?eTE?vBdDbBV0$*CoE4nAs2>`ipuu`<SxJn!=0L
zHF<7k-RQ`uhVTQ?y5Z@UHD%s*SyS|iyA$EMv03*gLUkvH-`KMk8oX+*h|g8$u^#<u
ztTVsZ!<zK&&`{NmJ+YcJtTqq3w;dfz(>6z7YZlquqUKNONB`cf#TI3y)eOek{o%ex
zluc*|pM%zqTHh4vK4ea$Zd5kg8?BkurS0w&%+tpm7B1uVVavLgG=$Fx*PWb(Jl+wB
z|JoC&ZapW**nedu8s3T|+9&RL>zf!5{+I~6mte=n_)YH(yQc%h>gs=BUN<@xu~<_5
zGDzM{4EH(N#H23+JoCcoM4oc6q&nXsc=s_p{9F^0J_qos89u#&ztJ@FW+s~c3?vzD
zVHNa8m~A0T_uv~UkKdWSz7rTU=3@nO8RW^v8(fZGER}BFP=wRX1Em|CfwG9alWF1b
zi9p&Y{J<*fW`_ALGJLhmr|3v{AAZwg;a_E+h}h`cC>eety9SY=?oQMk7`w7VNP?YK
z^e(3UT4K~m+d}!t>?o2mT)u>Hk4Mm7z>ah;K^!f#hBA;qOco!F++r$RMDd%<bppjV
zDZ)GMu)FYEh^QE=cT1Q$fg-DShf`b%Z;Yu%P`cho=U|<2O5>3$#yb(Wl-tG+sIl*`
zq!Ej7Y{&Q<>5H`Di*-+C=7UJgoM}g~Yza<Au|lRAv7F*DN%0nn>@YXM7IOl6>~yA%
zrpWnpu`83}LR{lopou3@@6RBh>p6%_w||M%Qp!-t3mPzesnt>r44b&vZhFvsDT+0P
zvyaaj3d5$snb=RsWrMStEgPJvWrLw2gljIW<*dyV#aO`p2%=q_SediG#NG%wae!UY
zgG^xGz~1N;6Bq-53FH);fJ{kecD=v6FVn-$L3aW#SxMIoA$%hzj)%wB>3b^}C^5pt
zt7{p!93G$R366GT+EMW?0`L36y%h}5A_C?qSbwv7xRwn%B^W`0Er1&2O}e8I!iQ!;
z)!%P4mmn*uxxaz|X{O;zO0!8#>Op{49ej@`SP{P2PqE1z5s1U%J2>I@RKNg-HwgVr
z`WXZ_4eB4Pu#GkXB8@u<zh}dvE@H6>P9xYqFhvU2GH`>5pGxrL<vA->*D}Bkgee0L
zu?RexM07C0(})3nEWsCHp0jjyEd%TY<hDJFAe+Y{+SJJaHw?SrCeu-<$GB7Q%LXCg
zL6bmX13Zip2)}i!gRPs%CiQ^F-Xi>VU@)ZGaYm{gXV`8^)&Q->mEgAw9s|tw4|X=|
zztzM}XWi^=*Ex+HLiNZ?l$hXT!r$<TsR}3B3IiqzbD@QbrQh%U={KhIr@Hp<(jS8+
zj!>H7ut#UX!&rovZ=#nQ%R7JXPGbM%nJt*cYoWg}$>GSh?(oZ}I$#PL7&m2R5ra)|
zD#88;VHl+PWooK3W~DkKSpkQr-x(8#n@wFaQguyBmEq;kxYQ0ZW&94Dk?O$zzRX0{
z!^{{l+%&%*k|P5<)l`BXK8&&>(Rl=iEG-8SG>&mk!sC#;rGkOy;4!eUHZTktDf|&0
z#~#6<V=^+pVPfoV3OgoGKUTKeYceCRacuHNcvx)_{&BDd%dJ8YcOD9tuu_J5!NXFH
z;9kHH=O!x&tRu>iG1I7=M9hZ|o5PL=n%^grIX1G5x=BPXJQw)naaQ0*6FmHb>we}z
zK?t4-tz+K>T~L16lrQ41+mzh`W)LoO!++H}cFw=OiOk|N%gfK2w_rA`FYvt+oBa3M
z$_#TycIxZ3jMH9bMSNh7US6yBz4PO+cIoV0828#@jm3N~7C#nNG>CxZ2?>juWpS9-
z{Nk8_URM0relU<3SkxcCJ$l0o##@;0^(tQB-BMBPz3M#g#frOANk&|NdCf5cJ0Anf
zm+^giLH98zlz)u3tk~-kALvah_HL`l?-~kWf2J&2U~l2C>o&Rk%<=^R%alduEm&Dz
z=os{O7E%J{tys3K(DCh5{u=|8&o3kQ1<TJFla%G<XD(VW5*8#zb^pL>ae=k{K5wjY
znDI%<IOMSCf5;}qUr6ukTJ;=0YS5=<xxWA3TCXhfhe^_8#TpU?y2(jdxR|k3m|Qc_
zW=dHd;h%Z_oklM(p24_Yv|#!F_&S4q11DRaYroLOWq9_S(Duyi9wV}x|IIcod|#7t
zscQ=3{uMSZ9Z?T&)qU5>1`NNBjZ0_b<OPlU;V>H)JM{dM|KY|ifizZR9;>2wC_|X`
z1T96p(lWAn4S|R0o|KV^`=9xWMBb}V=9>X>oXC3}%Dg!w=ZQ<j72-Pa3h}$*Ht~nz
z-Qq(cZ;PmRkNAT4XYoz3PW(tT-{Dd2Nc0)Y^FD(t5yy+{Q-1%LF3u$JLhn3rIf-(7
z*TeXAl4<@+d6VQC$=fC0D)~;yKa>1~Xug}H{2!J6y5h|mQK;{r<OZeVGHB{cCz0M#
zviVL9IWD=U()&p^-^-D1?PEqNov%FD{z;N&N<LHaIg(e3=+?u&`<QWre&e`i|Jm;@
z=H3l*PsR5Z3&nwALL4KSafEVHCG%Ae^`0Xx6E6@e#LL8uVx?%t7s{L0Qs7OBzeT)D
z{E7Ie__+8x@eiUIXV9}xa=rM0_^HT8JGR@}gXBo&jWy%rB41Wf9w_oon{tUbLA2wO
zbN-k<TU;uZix-QWe93$pL^Dny^Mx1VzbD=z-YyzDEu{Zc@=ozF@vGK2drkTH9}QX0
zd*b_Iqxe@b%yET$QPGTN$ZaL(iDq0Q{wT?P#O8J&W;`R`M5WIX=Za^E=ZY7ItHeu1
z^L`h4IMssfs}#42*Nes;4C%K>zEd=IVTk8DM3#R_{GDjt2_ybx$*+p<i2KDuVuSdZ
z=;3uE^_sOq!EDLKUJNqVHDG#N>>=_cCgY9W7&uHa|A`0VPZr0EQ^e__u_Hsid6JDC
z8RYXM8+$Uy7fD_#UM}*jDeK{PKC)K)zIdy6hj^d(bJ4C%`YXv#iMvH>5AvGieWJAw
z`9N}`$VW@IBP?c#Iij@>=_I+E*h_4_hFgi^OU34PBGVK<Lo{ogqW%Sv`J$NZvGySq
zk}ng@nx{y=O7b=0R*`R(S^jp>uI=_y$#!iwYcKL^#Xl|bRW!@LBEBWoiF`NB^v^_V
z9}+_x<Bt$Ki#^1n#X@nQI9wbhTKf>QRx0B7@|$|k7Oj2A3dw84b>daxX0iF2sW&VB
zR*~=1ssADIF>#mptoXdRSNx0kw)n1iNVN7MpGo#2em%f{Ye!+v`)!yH-)Zgj^zXN0
z2;KnxXKf&Kt8uve7<UwYaXXCrf8PxdEo?sC2Q$q5N5_1;CR>NY!8qQ>1ftFL_X?b|
zt+QzfMBui|DN#ZR9tTR0uN`Cz8S}=A?V1K}%OL2qL`Az8kh5uJkZqVrwD)Rl8yiTQ
zk8rTwwHRn6>7Tc0xG+!#LFe5}$B8o_XY0Zf>S6kJcJl89xg98y+>R>|wq+1>VtB?#
zJqxAM)*~(0zTE+Ryw_wuvtRhU5Y(3keXj;0Z16hd3+j6X`dFUr%Z9i5Zb6u33gGEJ
zMP;<Xw2o=?_lP#%0UV=WWYe%y`2geQU}H-ZCRi`sgYd!jy&c$IJ|WunJ&iEN=u*JA
z?a(*G3ZUKImI&Li%;W~>+slBQ%|`|{&v^;@_-xc3@wQ$>nYIP>@xyANbP-lxzy1RX
zj*F+<SJ^c5FDfYNZ?b>2O~YUw1UM}GWAkX76Wcn+zH{Kz@9wy~ENw&Esv1}{<ZQ~_
z9NE(HnykuJRnCFuFYS_u7M{~3RFJ+YG+=Ag!>TT=VeQa5(Pm4uD05Tv+Kj5-IFELC
ztwZ+a7FFrhksI(|+GAO@_&@U7`Zq>zzpv3*i~lx1^QVo@j?AX$r-RobCO4}o`bkDp
z^uts4y*Dha$$dYw?%iUi$vt?m^x4)KO>TW!-D^b|b)j%>X=ZhOX<FT12F4ENWM>`B
zfvv-v$2*(C2XR+%FvsElrB6GUla_HXC;D_l?3K)eIT1`SIq=-2k?QpN%&d*DFvzS9
zZ$2iGmdHG=Bymf^`L1(4?I4CW=DypfA-8y7V|4Y<##nK*DZO!MWA^QC)zHSwyl_+c
z!EoI>10slJU40s|$3^R28$1x}(1hyV84}tQMUA1R^m?Z{+!XyFQumia7p-&a-WU|d
zb~sJxA4JfWJ`J(OC|49~O8+oc_eOCxN_f{hb#E4+Px_+u5wtub+>~(;+gO;^l>QO6
zGZt=&eGsdAtvItOd@#H2tzpy*tsl8{uN8)xA`KaJZw&D^W!AlQoVykIJ<}6)Zx0SN
zc?Z$1ST_2~Z3;DbTf<G+XxnQ=;U?!0wK#Qe6gbys*S$V0)Z`v=>)tNx(~$WT+b|F-
zFol{jKE^6e2XoTht=P6tsF%7zP0ojI-RlEFP1)~<wmNn17O>wl>R#>dRxyuLlh))k
zx=m@Q@#%&(m0o=`gSCYa?|zbA_vUd=H#n6Z_OV;T-psDshrJ&DkTr!4=7g}_AG0lK
zO`%5ijcGs1r!{3agzEP7Piyi%NUwY6IB!#0O?KTI1H)Uxb*~L@Yuq6owi+5E>@~K8
z+MqSey@PS#g*R0kO24yhVniZ)>)J$aqD3`YveU(CN*pB*ti1!P5XE-1NQ5@KTYu8%
z#CtY`h88x4hGO!~rmQBf9zFU=w8{H8guUZbr#E?x*-hR@S=bV^>-cb!_kN_wYl>h`
zIOq)r{m&7IR%C{%v+L@HMKM;e9@g<_ZxMTh?PPB|n_f#`E8Sg*s}k%>wmG!<!9D3U
zT|eIVNygT$A7AxpwCI$5nI-8}<Mw5Y91feI;SJH^tVFaZqbdrkoha6dI_Zv9H94@`
z=~$YxITtoNxtrT^)ur^2yIa;|RsVnNoe6wZ#o7PQx#uRiglsG#BI1>O4cR~hln}xd
zStKkXB5Gs}6d@*Iks^tRij*oO*aD%1QWvzmib}0jRJ3YwsRe7TTHBXet5hU{QX9lq
z|G(dy-`snN8@BJ;{`<bpCzJ0yGtZgro^{SMbG*Z!o|9M`I2;JAiJ&DZzi$}0`S%U^
z+Y@X19}P6UA4lQOj^ZSZqtC+;=b`?0HsIWVma-RF+eZ&O>0wy)%!m|5c0kuXyJJJ3
zN8h7?9^SFQA?#uAy9f4VVar^z2Xd>(JA2(hlzKD-nm)7lWMk{&4hltV++%x>yuB=P
zcjR&Q{I2WYZn>ewdbheS)^b{gi=2NR4Z1Zr8K&^%<uTM~QQXCsXD`?RCE!E~JD{nM
zd~=^}1xyGeY(x&;Lk#yAZ(@>ox%4_PJZJ|02NMoa=Xr()FETMn2BC!OP+%aG^d=%>
zc0e4i@Hlqmh0kP=w;*1}^B6S$dS1-n+l<Y+0zsJk9EAW2q9x4E4V6*~1)pMCFnA%5
zFb4myQd2F%moU82y%&hu0X^*70aatm;3H|bBPn3*fF6z70dbx~@UfU35Z5dS?vfo4
zCt<ibr~szQ>jLR6MhDXlD3^f<QkphHH@bNoVBz3U(_8V+?L(1cElqiGcl+|PIufF9
z2h@+L-=fIku~-*^-+?!FK>aEG*hnz48DJ!6rEtcTTks(=x*4IApL0tio{g%dw2G#t
z;&v^i7fUs%yC`z@g*$}Xa&707XSuBr_fq6_%ok6^ofq$FU{XZo=@j=;*@#b391u-S
zN7GX7qd1hx=ToFvtuMYwu^^h7g`0{r{uFM6eUWk{Q_f{@IZ{&YjEd>#R-6p63N4gV
zIL*(U$Def$;?sUWH6!AfLO7K@VRWve4i~=lb&Tkw=OdCcO?;i1)Y%%<F`|=RjK~Y3
zI+fIUF{)!kC!M?Y)lr?P)Hwv56jL7~rs00i$#@X|*e1><@yooHx;>HT*UN}b#x6uY
z3IEHe-qqB*AgX6XCxbe>;W;|s=QoFXOQGkNZNxiRcKT}kI|aK!n(2=n)bq<UK_`7X
zBF>7Y-xEtWK_`6=(l3gp|2URzf=>D&q+b<He;}4_f=)V3=hjElUyG%ipp#A`j7N~}
zx8pZVe=6EuBRc8Bpu-s<ej9!k%fken^b+n4+@Vbyw=(^eXdXs%(pNyI6LkDMwou3K
zD-%3m`f4k5&Wq-=lRC|@-~0V#MDz!AW<~S)eXK4fi2gwOccXdiWqPM*9!7N1Gq4Z;
zM>LOTVtJS#_D`hmjpp$uruU2HVMOeo(D?v5%}kqJbB=3fc051qq*p<M-$wC!<vr#y
zBASa4o%9ExGa#z-F?BAD>KM^U-v^z`qB_5%&eEuk5piT<PvjgAzpQ=KSrgSUB92Vx
zaGpnVQ{yJ4#<xPrueC4Zw}uvHd-z&GqxI9MmM`NMht>zt@{X{)XQSmA5x+QePQkg!
z&nd~|^!sQ|zU-uLg%($K_iNt3oDM~EGNO~d8#-J$*Uzby$;nH#HTPvFy#ZP`Mzwkv
ztqxHwU&j89{rH}!RxhK~H>%~!=mluK8rAAzw9bQ8bMp)P@?^+PdMPwNjcT?rn#-g4
z`7+J|(CUO!uit`pMr%t{%a?I3fYykpRyU)yE2`zoI0B$GKdRN<X#E;me%*ZeW60<c
zXmWLTztke5*%6Pk{x9y!*e|dbKOWUO-)QxVYWXsH1X^!LwMH7P5m7B)#(n{<R9rdy
z5{DbDOQTx8j6DNdeWF?sqje>;TA1GTWp}KTz8QL#MfJ`xdds2bx73%v4;jZ1G;fS*
z<{QnsqME+^h|$~w&HJO8LyYF3sHQJ_ywas}%<k2w<_e?P3Mqc?`7+M0I0`&mbo>@y
zYqav9<=4@d$C~`QLbF>`^G8N=b2L9+Mn6MqTvV&hXx$&p&zJWyzm~<&^h>?RXuTQL
z^5sAVv~b^5h1^b}?e)LE5pc{z7{8BQpfDr0pkXs9m^Bug#{}9J$1h-r9%<<>Yk1NL
z*cD%j!w7c8RW1W&#wP5FN#1>$1a`D_>~&b65={TBU2#XFFoqZj@6ig50lpJYa@K6D
zOzhjXj>4X3L|)rE3Y&3;gZjowzRo!03p*<r_z>Q8CJ}sP;5mzz)-f;{9`UT~TpQ0o
znIBL1jX<U-AnGCr!CsVL)o6xj%Vd~E`dMGhto_{htPpiP)?kWAumEhtM;7B~-_R8v
zokXboZPD^uA+o1QA5SPf_IY>PHL#3jr|g6G@R7bc1`ffa54XXZH&91`x4<60_g=@q
zN4`*6$H2=tB9Ky6$3S~rV<A-3G4MTKSWw5eYKf+2#}FANcmcs{8|;>s)-kZkk7wt%
zG5vZG(HY)zt_svKkY(b>6C+K0#nL(k{7xKiJJIN~H<!Z0GL-P!kM^O?#<BfN;9*=z
zun(|PtgB=|?O$iw&+4}}6<xEul7Y5HxN>P71FSi^YI$WMmdB*P9~c=euVh0$fyeJh
zura0p+bV437r>U~nVL=@c+rIU=h8X`{FY6yEsJhrTW3nL?Te<O3C6LF<{8GBWSa$B
zRJQIx^Rum4RmrvMcEF>X2>w9Gb5$h+d`$^++t`mY+5R|57#q#+nBTdMjo~kV%?ZA6
z!wyOKH6LSZ4u!Znud1|lMt%Ic`X=MgLx9;h!D=FvkBB$HpM-@;S>!_VzulnDtYrH-
zPN7-p*S{~S>+eL9+2M((#K}&%QNPk|<X5|W9TU^wPn80HinRgekDRR%8<!7{x)Wd8
zxX)=1kHC@ewCJ7<-UOe7wKYt~@z~jdW+kav=J-iNLz0}uz6OsW8jvJ&XY%V-$7727
zBjQ%rxD>RtJA4vW*E3nO@!Y49)V8|r5crBT8exBwXap)_T&&;6u>0qrg7`IfXn$ye
zm$FjR;BnSqU3lXSJL}g0Rtvhs0#tx2!rH@uVfLlJlaGxZv14sTaFVop2bI~G%iz)R
z#P#ruwvKzu7I>^+$lbc$1Sb*;Of8Grp%QtfK1DPIc-IdSOHnl}X&Bq3FXA4<V-~Tj
z0?Ue9^N<}9m%qPH7Cnt(_=JRAou&-t$=@j|MK1pScTsF_n1~FFV@-?9HWS#1G=;$4
z%}%__1TSPKjx`mTU^@=yrdXXOC?j*K+7AJfJcxXg=~%XTn91p)J-}NgIF<;SOfMiN
zo8YCf=9`1kZ!?X6jAKpX^7q?3b{TTo;%8ccT$cDb5q_JaXIWHB8JU{W1_!$c8_E`<
z%>*qJ5F2ag_*g@umpE4BU3hde;aB7WqNmApBHP^AWIBOu=J-r2>?eu++xo}LQitaW
zoSWO%G3_0rI+3V1!Lh^?Q<WlCWs@Hy{9R&FtX4%R*0|5F6}#tdlj%5uhk-daS0OLI
zgNkB1#c_GjTp!m6R**e&Tmx8lG-0XJzK&^J+8e6uyqo-BtbXHc{YE0N4XG%8b0q^0
zz~j=e*-UVt@F+a8A=pf#$N-o7z?_8fiCF2B;j!jexR96xkJ|&cjz{b?Kc4V!hY)Wo
zVluN;;ZMbSBXV^m1N-4|P!sB*)#ggW&WF;9%GjPcmZz|urlbo9o;7f<5L?ETzXJ=v
zK@#iP;|>x(bzCep+DAOB{ZzBte#yBeR?7HTKG8iimd~ZJ)Z;E_e=s$i97~;y2;-PD
zckAQ#?wDecujb#HeD-*ZDMk-B*5<P(tC(W+TokKz+?k3~B8`hXs%%u;3C~7-#dX=L
z#a%mWRNR@$M)8cO%ZiPPyRh4+FFM9-Iy2U3-$pTGooa0q&qTUz#Yb^}jJp|$JFmxU
z>0E82Sfedw!?8B1(G8V$^HtINavlbLS<!tp78Tt&Vo}k3mM4h!;lJnvVJpz+iszRV
z{plNB8~oJh9uzA!x{H7DiPPUUwwr!l{o>BRwtn^ykH4bZxVV{4v8ZTOc-~tDk8_vJ
ztSTB6tw-!K9PLfs88RC8Cw4<#!~DFW`#m)njoS)>cQLJWXYXH5aAm>Cco9y<HkY`|
zpN-<CtX15;#Cso}&2X2)(<e`r2-*!|sqr_<HuV!^m52@gu{&9tTimUejp9?rXYXun
zD(`!#fs>Stirw57%|?pfnrLd#=Vmtpu~bGjv2DiK9NQv*od*soa@WU#&LYGufxjD`
zk25@d?SZ#$1p=$!*TS!Z-wD49-a4k;1b-L2&0~j61i8&dc*Z>lZ{6((aGTxmEYmt(
zv6JCj!}Ing4A0qh*0n^KX<gxYr_vYRpK$MM*ln^9p9jz79hbpdN8NMa3*q@*&AR-!
zINnN5gr6Lj&N!M$6~j-1UkuN@tz#Ou;fn^|+Vioh8s0i?!?ZGZ-bp_J&ojSu+@=)%
zdia&_e15qd-a4jnTc$DZP4Lut5uVop>)2N2@jdtr@Q=c?EbCY&rrihs0DJ&DN20%j
z7!_{AylL)#H#~J7gnteGb@=`8@4{QhI#QQ9JK-~sSIfBkm<P*x8va@M7vNcE>$nZ;
z_%b}p_z3<J_%!6fyhg&G4?h8(mo4jTUi+Z?CVU>!`oRx`KPOI)b*2vMd<eb`(s(Vi
zj@z<L@56rx&oo}xtYaMO#5T2p=Phw}__^?9@YW?G%sMlU7ezj|@M>rsw`JK`@T@EA
zSO{+&%Vgfg@FnoPMlOZ7j%8-T+cq+7SzJ2Pm^U9&*k{+nuY_kEHo)Hn&&#KEEStLL
z!%u)`+THLw;2(tF1^*<xb(0Xbb(^EK-ErxRn+v}M{&slgbss!0alG<bw*X<b?Iw8k
z5%YK+-a594b>9TfyqLBJ-a594+p-L{iD@svTgSF?TejgL_?_@<3w2l*>+E1tM_dEC
z!k56$fwxyDs~1L`)!|40FL(Xn&xhv|rFEGI=fHDZCj!swDKE3u4M&*UOoL}xRq)iY
zj(JUhFNWt+lXa{UFP^+&E{cn{7gSy)m&V0Y$HuV?>v*jT;JnZ4T{3)g_*U@N*)$H^
z*fd@}t?P&IKzLrXINrev7q58M#mAi=7e5wZUe)YX%IcHx*P(r^pOcFt?f>wU=j=ZJ
z*p%nK?m1p+*ux~})?rS2o*T}B+@Z7AIke34zZ5VF9{|9d=d?_(d8Rizv#-}8vxA3e
z&6xPSFw<+D=}pV@I%IlNGQE?-?f8X&#rSGK%dmGrm{X}|X6E$8WN2iclSR%mTj8Su
zT{69<?|X{|X6JfOIho%1m|2af(ufaxTPibinK$ynX9wnFdZ%Q1Q!~9cpthwF)1vz!
zGVD#x^g0gj#?sHQdgC&^W|<x;+{S1;jSXgIdJ{6eoJ?;hV|%c^C<l3#XR;BGLj^#N
zMf|jZ*Cx#5xnXZaruV9o*)7+5xH8kr&GaT^cJz9iw$94T@pfag5n->J*%-wS&h(x{
z6dLy}OcD>X9r$v=MVaU;G&G9|?J~Vf!+pDBW_Z{;b0GDQJTUAP4)@MM_5;1n!}*1U
zDdBEjD}1CO)4S4i2kL}85T0%NAJfIrEm=%IDcsh3Z)v7?iyLNV9a$R2X9>ef&GDMz
z0}tp%YJB8O^x6)@mloFHC(h2!YR3;iActm|Sv~pF<CjDM=(&aHpk%WhC$O{Dso@@d
zym^@W9?tXTqTCF2PNyCnx@57Ndk#E%dT&g5KX~;(??-{%UPdVFl{3HY$fjFvHZsZW
zhKy(R=$tdUTW<H9?wD7PZt%_ydqakM-$QlZ!G|DD3wvP`F(lLb6}}Pyou=UcC%toq
zIc8=%vB~eB`HDmA!wknye>YODKN&vHvGcp*Kicq*PKJ;FOv7<=;^$W6VN!f_D)ql$
zD*V@;1aHnG-+aiye8}N5Q{VAr>FAFco1Pw<4c~Z!*fe--sj2dIH3lxqkn2b0{k>D<
zIahx!7JBfH4$GW>_JsKqT#!G7bDhAFw3O87`~iER{(|}PRj$`F;Ln(MzL_)6&Vuut
zG(VvKo|ED5opMGrws|zfz}J~G&zq*tpEGZc`Y)I>k6jlo5&r9ZE21a$VW*QT_7jJS
z!$n%vQg5<2OPniyTU;jID1Kk$00FnZL*zgN<wwM4#l7My;(v;7i3h~LiOqRCiG0ow
zvqV1ZGya=7^XLcI4~@lx5&L5@3Ayo{`BJ6x!Hwyal4*=hnGa;#ew}19rx@~9#q&Xs
zdOwx?xa6lv*j4^Y@vkcW50c+e`UjH#OX&eVEFk|h65F3F`3w@}be7BqGNuoZJXGm?
z7~}SQ;9|O&3k-Rd(&s9j4^zyK4_KUAxlH7@cDem6O5Y&)cBS7X-mmyaNaXW`<QJ6w
zqG;BDM}B{n-aFDeBKac{_4IJ;n|6zQKx2Fd$(dq*#Sf9p2QqFqN%2!9&lMLd{#wa5
zi5nFEBgy|kq8;~1epKndko=<f2gRE?w<z~8Wo-AM(%F}+H@`;AdbJX1=SRKHO7E@s
zvlM@h<l#ymC;3v*%&kSf<&w?X>&S1JWHYB0>ED;UMZB9tyjf!%^?95!wtHIXX6`J~
ze<%5E(ae!W{C`PK!U>k!rI5&{HHq{yB==BymgIp-A1ZmY(#K0KR{AW-<x1z24CcRF
z>ED&SPU%08e3#Pim;9*Ge=d2C(qEPQC#CO~d_?L0B{>8uQnoLZMEPw<w6BBYUP{lA
ze2&u3l{{AI7fPO{^eZGUQu@`BS1P?m@+PJKNb+{2|4j0eN`FT3OOjtBQO`dqzFzV8
z1iWbnCsH!K35j;KB+<@OBzIPNZ^`|YK1lLNrC%VqSn1Oxmr7nhqMS;_uT=cak~b>-
zHp$zS{u9YhDE&FfFDw0blJ_h9u;h=G?xHPhR~m`(PnO)CgzqA`FNyR)l82M<qa{z0
zTuef5mf|ZEf0bm;%;0t_N$Axmev{&VB>8U1J4om~qWIm4|E1*Dl>R5l^-BLh@+Xpm
z$$mbmB--1WMA~VRyDL3c@;OQ$BKdsD<4M%#BE?Tr{4B{8l5v}1t_wJ=8S);Q=QiHw
zk*&qHVkfbim@V?=jQSCAxX8CSjORN<a;Eq#u}oYb@<k~1t`%2{e0jt8ABwk$d||_Q
zbH4>XEcr3<Y4KU{*WzzQzJTZUZ-@uP_rwoH8e~zA^O{JzhD<BTZN&CsXE9UE5zi9O
z7DtLj;)SAJTZS{GSl&Ewfw)-Y)G4OlEPhYiAaXJl)9(=<5FZkME}Auvp!bsGSHwSx
ze-`USzHDH=$3#4I89BuJ8^ouGcI}u`B!|V0qFp=2tc`^2`YE0-L70zO8wosD^7*2<
z-$T6lmKb=M;%A7n#d2|>$d?YxmxJ`=cf^}TzHDGT2jR&di*_xU2PAV~p6Q&5M*c$N
zAU$Oc)RTV{|18#v?~9*`9`BE!pCV?6=DrZ|r%LW9a=@SZeZ;fGe6dipYsZX{JW-r1
zn)^lMbA@CM(lg)1BInytwrj<h`$Wi_6wldSOt;?-x=->0qPcHGx?L;gS;gD?$KObP
zRoo}ODIOO8Dt;{TT`<c{675<s9QbEEUks3^iD!u2MRT8tbWR|o-e8e01t{~y069*y
z-xMm7yg<BKyhdCht`hGQ&3z~GdqJ|f&xHJ{WX}9zd2fpQ#rMPy#E-;JM9z5RcFn}b
zYrb?>y!|H70Lg>Ikz$cpEKU<E#6{wD;*H|>#0}yd;*Z5$qFu}7Imy2g?OHCcNw#ab
z{8_SH%jJ;dzlq00PC8)w6U8*Kx!6W*Cw3C;H-OB2EVj>6Jm-lqzd_=;;s|l9I6>r`
zQtHnZuN3EtOT;Si2Jt&$<8K9-`(EVtL#1yOw~6LH80kNiZ0?64KOvcuT3Mgph_8$L
z#J9x*;``!<qPb7T_Ac)$L36(hrby;2S;n6(b{4yf*<v4YpqMY3`)F)GLbAD^hCD$s
zr`<CDSz@VJA%0t|6t5S}eKxjRBl#9_qqteTL;SILpZI{tdA=;)+<$|6B%Awi$iI{P
zpW<8MJK|ySuj0p|xj)DDoH)$<TZnDMb|UAmF}<6ZCFY3(M04K`J<dF){#fxM@e*;G
zSR&37%f-dwQgMU0Ni_HI$p22s=6)XX4#^LTkBLu<&x(7+--w(V&H9@AeDFQVABZ1`
zpNI*(FNR(dvANhvJWV`9<Xmg&=ZOPE^E`m~izRc$8}(+0v&AdL`J#CafZhtpYs6c`
zE#mFse~9;r4~dV8&x$XIzY#eHj`ev%d`mni9u_|m&GQ2EIc1#NwGi8iVX=$YL(CKT
z5eaTLSR5*j6pO?Q#fwEwMdx;<;zIG;BB!A<{U-4ialObX=uF=x-Y@=Cd{lfw<aBiE
zzbyV<{G-UJ=uAH%9uq$mIX9i@&Bas1(?m{BXL^=+rZ_+>5F;X|sZ;+Vu~?iYeoLGu
za=JS8mx(uu-xb%2>qO3Hr~Z${`@{!CP8(<XGa{#eQ+{3K9B<0+iJaO^xs}Li+LXJA
zoN`ThpvcM7lt+u4C{1~aI7_@j<RodPFB3T-n({3o=RQ;3Dsq-H<%dO1Xr}yv$hpgu
z|0r^rGUX#8XCzZj60x+rk(-O0i_G*cB4-^_?k{qFG38Mr=ND5h7CEb!@(S^0u}0h?
z-Y))!c(2Hr#N7T#k#mMA|5p5i_=flw@u0{##nk8P7m_oH$*v;j3{xH`a&|D~(IV#o
zQ=TGn#xLdhB4_qeULkU3FXdX1^LZ)XEpk3D<;TU{;`1VB^)mg4$XUIVlSIztrQAk5
zL+m7S7BAELiG#!;B4_n7eS%mnE)+Spm+7~PoW)D|r{bgH6C!8zGW|Cq=krqDFTN*Y
z0U8s}`Mpd}6jQ}!Vr#Lj*g@<f;<oBb*BHcQ&g75X+Yp->wiLr+N3pBeQ_K?c#C)+(
z943wwi^TC_u{cdE5$A}D#3f>txLjN<+VPonlFj=t^xJ01w~E`v9pZ!HPH~s`q_{_X
zNqj|oUEC+WDIOA!hz;V$Vo2i@DPo4$Qfw`@6}yT(Mf3g*?aGtfPaG%?6C01~(72ZS
z(L`~wSR&35OT`Ltk+?)$A+8cvi)+Po;zn_+xJ}$H?hqdocZ$2jC&fMDOX4fy>mm(P
z*)AHPl83}2VuSdx2n#u*7ZfwZmSStMt=M?HsH@_8idkZwm@gKJ!^DwdkvLu~7N?0N
z;vCVuH$=NCBv*;c#TDWzakaQsH189!{YJ@~#aqR#;x_R?ai_RTd{W#kJ}>SOUlR9;
zZ;JcHcf~{E5fLx${og|jiH*mhS}Hy)HXeuSsrW20PwXcS6o-i;#UgRM*m!)3hNj%F
z=7=;JrCcGJ_nVMuFv|E9;wo{qxK>;zZWOnQ+r;hS4)H;8r?^{uUfd(TB)%fPE;b&|
z+OPO`#Rl<X(T-~cgMNELVv3j{wiH{7ZN;u)Pmz=1*)N=2OVS9Iq#-OhOtj-&oS?z@
z@!~|0^R*dYEKU<k#R_qexJ0ZHmy4^#wc<K)qqteTRopJ_5FZqGio3)o#XaIn;w$3o
z;y&?B(T=mdE4e}ZSai^4wmT?>M7zdvhUAuFSnMcv6?=+VVxHJf94HPG8;{G4SNufL
zeyh7g@*J^LY&>qaMDZ)cRpM%Kt+-jdRop6W6S)Qq`(vlLOSI#AdnCUkz9POZ?ib$`
z4~a*_2JvGtq;V<pJ{oZul3R-A{WRj+O71H56dRB4^;5igZ;kDSNggQ{iRS$^(#`v8
zaGK&v#5tmQkBxLY&S&g$Ah+cG2JRtS>%QZ^Va;e5Kz*}jG`iC`+)fzR1^;;ujnk)b
zd7_2Y<NY$j_}Pr3-U=M!*4f~2MA&VZ#`Dbe7)!9urbQ5ep%^D$37fMpe;*O8AmitE
zm>=sk0p4zdpi_W-;?%eZ8{~br4O8!u3{2F3x6Y<bLqvSJhp_N)aWlVMmS@Xdh_Ky;
zdDMg*2Y*p#)5;MOpI^}k|J^U!!Die1Rw8V-LD0EBjQ+Eo8JBiF!twbPBfov>mlUMg
z{P=tjpWgudkbLK3olRSZi1_^S@gkY+Wc~2S8O?7i!rTTwgK?+#z+|IF`7!-|_;|fh
znJ2bp^iJp%`dOR*YzG~mTjJ|C4E5vB#`-mfx9$BU!l+Iu;Je-@wr2E1<oA2K4QTs?
z#4TLZ4Mcufh&&lFwp`YOb&Kl;XAU}u@9eF!`C-lIT>neg{<_g$wPrN5Pxw37`}xD;
zu<(z~uFfgwoqj(FMnaL(BF-6GikCUzs@9QD|MtnJ(~J8(;yh;FX`4-gF2BW+@(zSk
zO~mp4u#T&FZ|sK5>-<0ht^WLlS$muZ)j%ML&k^1L{0rFcId?*iSX*@>(?dK|fuz|$
zY{gdYSl&=>>3_NTTMU{nHwQvN^9DMYbQSY-Lw`2g2hD5#U~mJZ1io^{daSDvP7FSZ
z|K_{QNhmhdoJqe(yN(-SJ=V=&aCh3XMhu3Yr1*?Pe3$tS%Fm|l0h+ki;J?c+)L<-y
z|KQBWuDKp-4!?vHMod!{;N~*_b0{)LH;?&WMsYL6J``8Mr*I#=7F(veMS=PFKgPw*
zkr-r6(_D8FvZDWYSkUaoWv<)I&2E9VtXu~3@8mTF$!J8TGbm+X$_@Ex9)D3fwudvz
zNp>T`89>zWjD}gr1e37_Ni+!o<cX*;1XH={*qAy5qK?I2?ly4}e88y)kyd%^amq}=
zTy?7uw=hauvn~Fa(+BD2;fMVH%+tCF_{9R|i>?26XP(WPJFDU!|KesJH(YpH2h2+9
zJjl%ViG3Clb5WfCzE4Ab_T!eZl8!6ovr{?zX6pNyntk+HEzJL!>wkhYI;kUW22ivJ
zGrz?A`?@o9;`-ZEo&BSUMdzM>L3l`ZcDPSwUS>9?*=6_5IxG9EaM!ZwbEaQjKD}G`
z;=yA_^`3skl<Cu^O`q1QPp>IusBB5NZ2E#(<+J9^4deR-d1v*#B;4zYsipJJo;t6r
zV)~+9SDXpCqGbLRQ@|OBpHaG?Pp|UQUemJsGG@-a%PV?aK4sR~C6|{?3-_8iZQ<o*
zGkWEOdyUQw_nI+xUa#_svRPB1GH2H1<+J9_MC6S5bEj6Iz+UCk4a*TX?edDt<K-Ep
zy{68aTTyoT)QYp`&6wddo^KQFN_If`EX?wn7B(Fkn+F!1t7AG!opi<YE6S&1ixRXh
z%x&S#7eD=3VA1b>I_C}<(m&jleL8;LygB9J8S~1*=)dq#^<TKCY~IxA<>m9r%Der;
zU2ayuj-Nxr=NIdE${C!Nacyw9cU|Bn_y6m;GCYOGoV{D~W4!27fR%Yi8FQYwYl@fg
zGA+(|4qnp4InTjOeVp^0X3pu5V^<bjnBtu0G?sbC7IPjh9_=CGtZptHoGUXRmh9*I
z*+V{h{`>q1H1>dXwCDNviOHx6uXg{)oSOdJ9$hj>94Q*xPsCp;dAc}9EElg4`Ru@a
z)`*+L+r(|+{o+I7W8!P#U&ID6#LFY{JxOd!COFaW{&l2`8|A*@0O<{tJY4d4$rnkU
zD%p<VbI}Txvr<Iy{@9V2B67bl<%=CfJhGU0+{zpB7LIxaqPeAoJWBFq;#6_AI9FUC
zE*4jbtHtk&wW8S%V6S59hiFqij~>>;^at3IGIn{M8yNq!#x`&f$i(TqBJ+!O;D7%?
z4nC@27l@u^{O2A-$noZr?hJV9+2^yydQ77`(J_uJ=r%4l{yb>Uf<2*!-QCHDr+W|r
z&wzY(qz*mhaqzYd2%0s1XlHDl4UR@ce15wiOhh8{<345c<Nj*5LD2b62)h}OvuRgC
zwqYjSfeyP%I)qKT0^#^_TjMmn9dRs|@wVJ5gzYv6I<$oiGazTvmOzfrZ#VMevB3Oz
z1+e+mAZ)im(76)%QO`P?b~7U4^P{bX%@3!EXnwaLY`0+^*C4-1aS=B7L!`y$w;%c0
z-wlUjG{1Wh<~CXIbiYHzY42<u)981KR__uV`}3@l(x~^0!Zzu7=y4yij{QRS6nuRB
z4#l;%1=4K)y^JuLSPB@|fc#G6`&qm>dCP7DvTk%_T=N{-%H<=H=cg|l3*nrP0%jm*
z^TSw3pML%@i247|91AJ<lCh8kR4}C}S{i>-W-E`e5MzVyhTcGwdEgCnW9#run<?1F
z`z^!vn>OzvD}2c2uZ#;ORT0s#kZMS=v5-03_5wud>opO|9nUjc1V=-__8JR0<VSu&
z1cP@1{<mqabFV`<Iu`P9ni&gu169DcX;xDkV<Go|!AGNGArDY|EH)N0mGUl)g**!3
ztH(lEfSb$wc_D4e9OK49Sl$Vbg>aSu{WoJF=mXz<GZvDWXP#}Z%$<x|nO<|}&7IzB
zI-Wl#&zd`R&irZ9Ctq>-)RI|qr#n;oPcAK+H?!>WE5b8o&6!>v?z*U7-)@s<&Yd5w
zFi&*YJZztaC*z^{%d;)Ns@(A(*3a_`!er;ND=wQctL!rSc~SpX{~uk7=gY@J%;Rl#
z-^(hTA^j(xJF8;Y{3(<1SlX+6-i!)7c~8G=$f$AWjk~N*X5qM^xziU;HsWLmlkvPd
z8_(P2lksHBr(TnZzYfZ08)C;X@bc?~$4tynfTN+2(joJv&zMpEg?$viFiP}UJ~k}!
z&DaJ9G#Za>{C$H(W`{hn!I0=L;g`I4dc{?x)Bn}$iNs%a+u$tt%~%L-1^)jX3;B}8
zMC=Ljzke*GANC850Spy~ix-NQirATr-W;)9yhi+HECl_N;5fb6A0Thx$O6&afI|M?
zJQni5!QkVYv5;@ZLU71BH^bv`+sTKg`(`Y}AG`TC7z^pw_v?&><n-}BB_96jZ;9`~
zcn;hN+l9>MpoQ5a=(-4}tb@Q4Ok;<!5VJ0U8~Ov1FaUBkHuHYXu(b=>&%A;OhZz@4
znnFYeKq?@`20-{S-%Do(#ux+^AjU>Lm_(}(Sb)51whewn1cToJ5+>qbaIO18AThWV
z|6u|0t2CAs`UA=h?oBg8@)-44L(Lb{b^w76!B7&i4E|aoEI_#GLGY!thmhRF?Fgaq
zsK-oXXDmP%2t%zY3&00@5j3M7%+bwb{v3U6%JSSk6j#9;3y>?YK_d$g))W>X)37c5
zH=`ct1K)i!>hV>>6aV5-j~Tf+|JVY=Uq0$_+;izaH1J^tDa;H1zi(XQ?|KCHd*{my
zLB1LB_`DGhJB;+X!xx_&w!*u3^mUwd$7fYEvPCs(3o`4QaSnT;^`dWg{1{JH{#ZKR
zAjLTkZ<pfVb>g}im&$PpzKM)E&%8N{mw9&@bDnwQ7ccXTUCjOeWAou3(_doq5x0l^
z&)a;ALl<%UW0H8eSRyVEzb&p1`Fz0bz9;e{#guOq`8J92lcKqqgZzf%_r*`eMBLSI
zydYUjBk>c5#ZDx)?=3k`@;Q=+NH*)MV!N@Fkzc9eD?}7$;<>jmowu}Ph8Pw*iao^t
z!{Zv<AOGzqvi!S^YplgSjMw5PWaDua_HFBIa5N&2g_Ey@jSz+*k+u<EX5;Y;barbS
z!sd5nT$u4|@SJfXHXd){4tzWGSuX3t<BsjBg131iXx7UOGazTv8ryhq{S6+g%n!k6
zel-Z&Z4h)W#^r{3*4ebi;~KZd<%iQtG{4&rw%ag|Zy~=EvGLe}{Os?R9+%&}$}fwV
z!99hJ;2dS^SQdR_8;`S2(8goy3EFt<jB9TTlxKgB#^V}XKj}nlJf25>Ct~A~flkRs
z1Nlzo%WOP2C#wKD*4f{ncTS&dO<*}88;|U)zIp!qn6Dn!*we|B79H1U4SUXBe>pU|
z*TKMdZrHvy5?GN?QyaRW#H)^!1Z$i_XI|s>&pK^WWWZ^o->D7_JS}j@3%G|f5=Orh
zIwi0+<#0w2lSvLVNnT&rG}0_m5Lp+w;GjGFf`i_qlMV)F|Ms9W`=o<`#V;Rpx_7Sc
zJpAc{&Tzyno>G5%|LOI&&+by+WzzKeJCdi>-?2Ei{`!>__16tAt6$!|wEl+VKK0j4
zT3CO>;y(4uhxe_&ezw!yIds-FiHBQyNrziHHIZ@1|KY=K(;)|gi=D$6PR7B|V()N<
z*WzGO^33{<i^m;IoHVmOp?`~m3EjKYhufTq{L1TZ9X_)@*v31UgtYekiw-6&?p%LE
z|C#lPE4$Q(7H8Kd&hA)$N1H3_w{*`%xeMz%&n~YI^<PxKIk|Ivmz7K}MtXbraDA8l
z-oeD#9qR9xlyNW-`P?ykT78$ri|RWLzp_4@yb$eUKIQct`uC}KCiSfk4xd(k1Gc?k
zWha!`q5g*1)9aHKcdSopgE}OK(N^kndv3F!zSE>3sQa0yN72Cq)Gc9BR(-htnf0Bq
zO&4t2CAmH7G`0SY?wwGdsr6mj%tSo<vR{3Nm1XtIx@V)zzV)4Em)2jKoQ?J`K>OLJ
zl}C#2c`h<8;&gKkU0)T7)Zq7V`~B%%ck#pU=(XAC5z|BM>yyws9T&3)XV!<>AP4+v
z!Nv3IH&4n%&y?3M@4vAAy2Xd;XADR0OgdCQJ^9S~_OrLw4_UdrekyumS@&P<ee|%K
z7Cad2UwF{#pMbrm@L*t45c^Ky!GzhBN8Y+SSUWg!s(VV|#=?Z!7KglG?>$~^;$e(A
z9S){l((c}OU9%@)FG4SOUVJ_Fs+s8Bh3M@C*fS2^+dWbm8Nyb~cKfpxhv4yhp(VF3
zW`8ZLzaBL_clN=(?!awG`_0~@?T@@0_|7By58b@Ie#T-y_SwB3ynU#C+U!I1#b`%i
z|Lyg|`v36l-#3J|yS204b{;e9Z<@m==yL7T6pp2xY>!%d6oVM!`vuN-7=Rl>DUdJ|
zlE>3dbc}B^g<wK6z}wI8;3+01=_VqSa0#--+%KLdW5azPQ2SEm<<I@Pg~2TI`YsfF
z7y^b1jUlib8b&D;{G-V<cs7tQ9#I(i`zgXvd#7Ld_D-)bX>WAy7e|sX^7kw^#>n4y
znfmLPy%RqGhLOKLNN(c30l{5pI)UrL)45!*o+E#Y7~osQroX1vRm`xG;{DWGOp$ia
zIITkb_G<j+Ep7^ncduruJ0XRIyGxC5VQT3j$E{?T-IH4SEyt~*G#EN*eW`!Lqxk<O
z#Vfg;5vQSAX``YdS4T)|6ICw6RUz$hiYvG+=jx{|qOuWN;&wUhjA$xnxTo!=cq5g!
zQsip=zR3CEX<ehKoW`B@D~c<ryo%!WR5s%46njTg!?*^e@n>+q!+zk>f@x!zx{Bh>
z6d#O=3An)EH(U$#blR)^I}C#6!S1hr(*aG-YY|AsZwE0XksT423NgL2a~?0)bi8PD
zR-C<fBixbAM<$H#Nq&fq@SLl6o4`j9m_UBwhdYwoJB<=Hh`RO&VNM;vbk3S9s*9!~
zFx)7NA<j3!aRi?r@kQr~ItFg{g++A?l%XWdmLpcdL#ecmfm==d7~*{sf8~-o23Rvp
z+ap4zf{14z1s?GPD;75a4~3Z7#hT0K*J?7$@VA*v1?zbGfq8rcvk5qBM%pA>b$qy%
z6@LKUa~1^a7<kAC<)w8Dyx<EJbqsLrXwNC1R>#0>Unr?#;67iNQ}+=9DW+NDh+=qb
zv80ZH<$gT7VV4O`Ah>XhDVu>8P5e0GEfbGT893s{v!~clqt8G)(>>z||0hNpP*LMz
zZM-nn#)Uys#SD|*#RSicp7ZS`bqug4UFYIh6)%ic5u37#FB_F2f~P;vDP2;>fM3O;
zSQViktK!A6Dk8pd6$8%dk*s5P^d7=RQ$Vv|wzK-&ml2+b{25;ivWf^tY#q7nF2u2$
z5FTZ_3*qx^Wf;%8_`AXCB3u3j1o)F9y{J9PVYvvO%d+`PGCUCZPEnb=K(>|n*)}75
zTsgL(h>w=j3T1F#O>{Q#P<Cd(SHnYRDEG2<ep#dJeuema?p7Q8_z~Q_RG-4cSbYk&
zA#4^Ta#oLi9%23l*fzSGvwf}nJccswNq%?~^S;Xu4`<%*`{5C!`gbVX${!i|jVAs6
zEngDXzoX;&cXV9;4n?uX*<BEMjNtFv#xG|W%ip3f--}K5%NbS-s{C`~@*Ae?oGl3G
z_Zr6Ei}@h$Va$v9Fr1G(^n0Bf_gh5sU_H#B6Z(mLa;d-FQ0B$HKpvyWcl_}1xIP&f
zSEpznGe72o?FKWChZKGbEb`kmxHwj)5v-fqI5;l9!M2UePi-8`d?zTsyFu*(k+?RF
zh->3<dAx&sP^aO{Bh$}gB<pvRA0Em!vTe{gKdz0#<Lbl{zj3TnJv?;JV;<H1cIVZD
z=4K1=#j!SyifiL}arvF+=jLBE)W-8zzp=`XZDgJ-CqFK~xHcY_$IE`5Mw84Z;FK4$
zEgi8f@)%7PnsE6NQvDvkua35LYK1@;9+wtESBydgjpN}v16knv;KTxW4_|3E*SBg2
ziMYBX=C-M0_+5C+P$#&oyysL@)-k|u3n88e!kc&o*hPr9Jr(x}a=SBxoHd1s*==(=
znJX0UsBo4h*jk*uU2|3spbTlECPqRGF7Y9t7#=5Uw{8~#JdvZu%+s9IUx18;6Fj~>
zd=I+L9^6)s)#DElE5ZIOvD%rg!at7qBOf?(zB3{AXuOM;pM>)N^-r|=?+fsIUN&v|
zjLYZGskn@`wdI*5?8(c@E2hEZ76N*a@2sx4yrKk>>D~m>)!s43o#>^9J$$J1l(07o
zpVtg`?ChN$+JtYLn$NQ0OP^O}=HUaa+4!huAAEhYSFTrrud$kskv7Zhor5oT_V&V=
z*Y(I7?KK~s&F_oi<Edw7dc({&R?9N;`a*>p%)l2zn`HL%+Gl!~WqJ$niPlW73~{Gs
z^82s&%IH=2v}a3#pGn0RK=HNE#hE?(_VVVN55nSq5A$hNC}0DKP*{}Nr!POZYU1+v
zRZ&!+!o>5-u8WW*zCa4yCYjxGSg0@gTOy_oUtoO`tIOc4tZl+0dv?ms?$xVTUhgcF
zoXgUC=l00ymWO<L_hsg<;X|lTxtYC3jPM@B$4~dV6+h$`N%OM1;cKU9nWOM6(vdw8
zL_t%+ULW(R*X3^5yQOj>dQ=e?WO~<Cu120X++6oFpC66BwEePgj`H)2W%xQHXUfOc
zGBCF8Q|5eY2<D)F-IvP#zVz7_*#4~c<6f4R7M5eSd&T85r?Vhal^h@V`Xnp%ul_`7
zbjH1DPP9Y+S1)E@etUks)9x0=AR+pWJGMB%*ZOGam%i&Z9ji4E;+IP(9alCrZgGXi
zdGMvtKY1yH&#Z+oFz&L#tIFqoPqZMdXF^fagfYp3(}sBq+~l;L1&Kw8W70YnG#%Uz
z8C=deLXMk>V8Rf8Ws6Z~I*F-CqnZSgL(PLN-ILstz1Hq2ZX5Shx2@YQz&p^-xcIoB
zbNJJEg}>+BIp2T8T<mJfIM1wT7EARU43)&W&%R4fj!WhCd@CAr|C8Sq<?r&j-xl>x
zRiFQw-0WPuQ^DN<#ywbDz8mJiA$gK`3W<TVP9&6iDn3{2FAfq%isM8MWir3%;vBJD
zyhglUTqAB0ZxgqP_ltbAW4@1xuZe#V8^jQH8q*%}e`Fm5)Wg_mf@U2rynk8G^1w|h
zcdO+8ko;50J0(9Y`8mnIk^Guuv(_;3`-|icly24<M!CErWqGuHWP6)QZY4P^xs&AH
zlJg{=BiVd=3fpsBllhHRx_OL*%+<!2zcB=bTq=37^c#O;6hFh4+6uH*y1A=Oz~hDF
zu41;>N92ezZ4CyC=ZT}lOT{VTEb$7lQoL4NDc&UBBCZ#=h<sXLx%Y@>KZI=dLy!*)
zO#g-WocN+>9;cB0pOXJ1nny{*n@2$KZ;C%A2KYN8K2hYjHsw>quxQrvKzt9$#>NBk
zIg$&+^F(9gfpqge0K8oBC8AxM+w9j!=lgM%yG*=Z<k|>~uMszjo5edtv)@DS0m<f3
z9`fUopAugXUld;ze=nNj0Nd@Cd|3Re__4?vd)BLom@2juTZ?Ci=D2`<Psv##UjZ<m
zq2fr<3_l?LBFUGC)5H>yuM4>Sd~u0bCEg%@M_ene6YInuiQB~OqWLy2@;7g3K=ZT*
z@+p+%{z~MF63TCi`^7_|8Qwzr$CCLhM177KlYBxYTZ*m4u-H-TDQ1cN#DQX=I7}=O
z$BWa%60uaQ5SNHm;tFw<xK>;zZWeD9w~5=u2gRM@^Wq-yb#b4#Uwl_QA~uM8YGgkJ
z#l~w`w^n>xv7>0$u+Ea4Cl-o!&FUh_<HgBhu~;I`5i7(+VwJdDTqUj+*NGd&Tg9#7
zc5#RJq_|t$BfccQF76Zei+1hlBa-bJ)V%F7{U`E88RgbuShQ<R_mrF^_7ew+h2k)g
zZ`zpOWO15UB9@93;u5h+Tp`-Eq}NJbC-T)D^S5h9?~weUxJ$HaM?Wvwt|9%3<k!VF
z#r<M~_^}wo4IIl0iH+BaZmamP*j2P^Me}7Mx6c=ciFR#hyC(ER#TScqZD_kDbgAMS
zuMN$&lgxj$xK7+C-YRYtw~IT(o#HNWxA?sHy0}l=FTN`t5gSC_#<M;_(SGACLo(l&
zGQFeNQ_K?kiS`?Bg_4JfMdEmIvREwg1uXObqHnwLjV#m6x0AsQlFc`iAvgY(+fSAL
zu=s@dwD>FW*P{8RGV=L@<hR8G;``!<B3}u!KIR+C;K`Ct72AvETgyoAEjd>lEDjaT
zH<zJTB)Rdo+h!^L3b8_5Bwiz4C$1515q~7!A>wEM(r?k^>wcjn_0oOYDz^7)t?%`@
zYkTnl>)+nw(@Zr(7dh-lx;!7z|F~T+?hO2=9xj8%HP&MqT^D%#G+(L5=gh|CcD0!!
z4VMk$_#VaP&4|g+*<dRbmli=7k1I|-Jl!jJ_%DVYUrq4mW`3;K1o-&;K1AYg5oeuE
zD?x+}Gwqk?phuX2oK2esIlkO}Z5*cxLj^3C>bBg42-|HCbXH<t3^O2S)A-yRpWlNW
zeH%^Yhis$ytwh*vgP?O4^2=aA&Zb=tIX=JLarvbn&DL)t!gd>G@euOkJ*IUwZ5<-w
z^LqvPv7M}68obSKE5h6+3!ZKnObI@0lpoXioE5LP2m=%IxPctg=y!>Lar>bceMgKK
zmP@x2KE8hYP(Sty>xU{t>-S59u`87V#`S~3iP&-;LVhQ*c6kNzJCU`^Z^eGfXJG5t
zRyx>n=ALP+IQ@TLwO&_tR$jk6qx#jhoOzv05udT;OpL7G?j3RyE)MM|39O!XC_g{7
zx@<+OTRKHD3QwwTv9@KTtR!PiusY#DRp8{BmetOo*Q+uj?IX8_n%B_2v&q_4k>u(?
zr0Z#+oTSxh)ya{|+l6v&yf3}FtX;wZw}qQseV=!@W7Cv1)lSpu^bKk2#x{fo=EIL|
z2!g?Zf!b3SHLG!YIEPkOO=|1bq}GP2y&AWJyWy0GQ}g(NKyt7)X}xz~Wpb0+F%7}z
zsk!i)miIYbMjvuQurCdaerI{wxJXC0Uu1CP)kwnHUpBPfJhmZYj&~p};nxk$=8T+i
z4QcsLA4^{J?6DO0=aGjZV;kD8dh%GJJGP<ql5q{~cI`eE{P6`1?TQl)obQc~ToQTy
zSja6e{Kc`9p<^3bK0kcu)5ntB=Z_^0?Go7<*}M1m$p5)WO6{GnPE6PkIOg4zTzl=k
zZf(;Io17k}pHw)mA=vx11}Fc%!XFnri4vbU7F@J8^1)tb!_U(LKX7xrbwl16?6r(I
z)gPsM#XS}kyfZA2-_RlKo#xeqYBv@H_w-nFM#QaY6RCVVwYJ#?@4zxIwTAtax}oXe
zP}9JHYayrAhH}$t((ymNCJFzOYMR%&1De-V9vOMh$+ayv{LX1p*s?lfLz}{k>K6Fl
zqPkTr`)+;JN$XQ;R)*X|p4)QWh;~WUZvW7l+WT6puf8wXuh#L_xH(N%C)c<K0xg<U
zC)8wYz%Ml*qq^yaf`;IrKyB0NQx~P-_nN+EQrq>B)Y{R9+~mY+w<e($7PU#i+Gh_m
zal8XnPLe5YQ<Yac`kfnH3<7mRdY~%eMV#+n+Ir%|u?;CpGIH?yY#-OqY~R?1F!qSn
z&p&s}8=81vu(#`2($EPF&5F_gDKFr6Xj=I6F=wc=Zdt*;y*D~dYLg-fo4jLgRj79A
zy~!JLPe&O|TCwL(50nfmyuaXyWA4zu?fp}_yCM0on>^&5p&n{KAhFi1-Z0eL6R53e
za8_?c@207Dz1m=|hc*Or6KYb>k0~|F_O_^PWl~$zoK$;ByFl&wlBYhn*=uqC<aRAK
zV88Qjy)Pr@_O|YU#8%kbQZjNga)va7Q?PHP41q^$z}8?(uw}~q1qb#{ZQEkQscxIX
zQ}An?grleF9=Ctf)2r`u4=f9`SdYEC>5ztC`i6p|dr#R;dsA-{`)$?R{=S|X;U2#G
zttW6!^-rromt!v}XX4l%X3rw#IQRd-w)8b9dL1AJP8-1gZpe(n1`;?J;eEg;yO!Sb
z5WHTD88n0cg9%SjhpY7k1}`!(NgNvU{=)D@yc)sy)C_`#lDa`FW_-#KSudaeTJvJy
zZDB@cu|4cv2==^~u{#-?#Zf$umpQMW8ORF-`C1*;sb;v<4b@Nz1wVlX=A|zN5_mzv
zmkD^@PuRkOZ+1B*ml)(_19Q}WlsW~0&`2kETk7pdz`A@*GN^ZZ>b*t`G}(b%gLkC1
zMl8%$o8XM>1h-1Wg!KbVzB9EQl9SykB)S}Q!xE#qU2z|RLQ|Nn4q_mJloT2QxcSWR
zN{VmdpF5Z$OXg+QaSMKd|38D6%JSSorgAVim9=q)QoIeJ)awv%BNYEgu^pAqr8oh_
zr}C2Ki>KlWn99*dcUTHie+n^eQI_ML$A0)5rKwh$i+i3lyssI~D)3`PsoS`n5j!U$
zZMFnHoTah_?g;kPNqA;RH5Y6n4uY8eW7c*QGYYIJN=-qX-1AxfHPmeu6(5I~wkX?i
zN3%NFykkfV?!vYi{B{1P?NDhkns8nVejm6=s&7v!F*(y6l;Rthc1daGHh1$Azh98z
zw!jaXaGa%S3Pfv%%3e9%@RW9_ab~IMaj7UX;{?o7H=(OwWxB#;U<*9$RY~q;CIQ_P
zb-bH_Z3;2W1Sb%_>Y6GZI#D+fAsB=blT2_dQ3mfhYaXm*U@3f(vt~zSVqV)i3eVy<
zLF$gmLkMKzS2C&$aM%<UE=%edXpX93y9dp76j)!Q%D`RmsT5Sb9miF#4T^*H3~?(w
zw%%6Bz*@fw%PSf99z3j3iTiB)qX_Ks<B9QpEw@!Nz#C2E^zl*#5>YftAh>&)__)e$
ztF)ChDRC8Deq2R)bBj6<YzQrW$JIeFt|R_;hKD5*!A^zcEqkvsY5?omLXxGTkmZ#O
zw1h`~M0XqC7lGmM+<+Ww63Qy-7~t`auAf%Nz@@%WQpdmyUzk(36oJ+7+@9oMDSmrm
z9lYnjNSJ|*etcZRV{Pq;y7N4ZE+e>K1z_GwvRSZbs;W%v5M)?C=!$4R@u9Fkd<gf|
zIUVOa?dvF=1E1nla0PzPk7Z1ui7ktZWel@Tr#V=MxP%;3m)(J;*cKuPP2*n2|99Zg
zHx+dZeB=w$>KJH)-vB8kbqw$&3WPaz!x5MWj~|JcY~ss9bqtjHLa=TzezN88*rK$K
zffc?`T*rX9X7cA?V6&f6QpdpEzA&ebWA!h>!%~`f*~FIz>lom*7(YL1Xxsz%&xW|p
zB%&4SfYiP~z8_?bd8&j0U)}I9K=4xJ!fN7NK(Joe%vKNO+R7z53velFZ|cWOEworW
zbG~+p?2dqJ?m|EFcSYu=V)(}+in%8{n?g2@GB-|i#@7Tds0rE};&rSp+x7{(>r5uP
znyODE*b>AN>~-vNgx|Kwwkx5)9yOOmr-)$91Na$V1K)th&Je5iWLxZh1h@yFB?K>-
zI6MjN3IS)nA$JLsK(LF^WyOGBoAI%Zyx4Xmx`-9yYZ}-Z61z-r!YhDZnX$G8s}SJr
z2|AnLX$^<}&dPyMjhL;*5$s>rxd^Go@ett24F_>P`4T*ix_sIjGW<F`awHDHQ;pP#
zrYP=2v(=nv+Tv%zS$b<FGoaAk{Ji6c?(nG6*7$Sa)=Jx%%-XLLz88l88xU}^>&RuM
z=&Q|n+W*1E_fuP_!Z!Ik*Ce}Z;CF~+e6`Kj7##3?fZxWR7O)@iT)^EBRTybid3MZ)
zN8^bCc$k5@bqoxLZ-Sq+$@?9f9O)E25hfrC=A1SMR-A`d{9a0VF&dNT6x9UB)C6rE
z<8{7j`}d)c=v-J6oLFPlOiDBPO{xiATodHZmSbf9NZ~Qf4zv1SR^C43+Z?*sD+zzU
zEh{GTO!S3B1RjS&i9LCt`)q~VB7k24E@=MqAG<Z)#mhXO1e`OOp?eIUp~sR`2%~(*
z{R%U>|Lzrm|M^Sqz(jO<S?N5iH$43x|K`#Yj_b9A73l2n>0U<IE6wccrG&jJ!n846
z6!xw%fwFMB_Fh`J55z8^S7#QT<0U^-fbTT*ZI>0w8CBT5SMNUAeS37Lk!RU(8hJL$
z^h(2d-bI;S_i%6Tg5h5OO^dSocx7QPIoumYpJDHG=6yzI{2KzR&C}1g*jop~&cEU_
zgr6>b(_7`fANt{9ehI3#*W{r~yykCuO~T%+fnFP0w|XZTW7d@6UOFsYVTYPB&>NNM
z4P5OtsX%7@f)pD8qtX`P>>l2aDu;W&cfw#8GZD9WH&xE?K6O_2%*x(8bHs?DUfQzi
zVST--%7Nbeu=ls61J4V<hAYm>6aC#c4@)hVR+QyL7dEbd(VoAQPd_BZJ~#9gdtYyB
zTKCx>v9tuAXBs(uu1rL~K+*BPP!zT9j5i>yxV)6+ohM`wT0Z}ZEXSCIn!1|?#w|@G
z8$mzD*d^NP&8#SinXjT1esP~IlXi^knty1WCVv^}A@j>n4)QY<iJFRD**6#Yo082x
zR_1@d!D!4ZG-@g8+Yg_Qom0zgGbOgV75l|>&=(nge%`J&Ypz}VJ2%_8d@3Hv@h|(I
zZUxF4a>wB<Ha;x4BrPR1I!@0k1Fr~QU<bOw^`3+MCk#KKH@F}E{eNov$+b*kE_U@}
z+&{zivmMIGh*qF^G{k^s-bBQr_-(Ct=izHaXCQ)?Uj7!x*?wZTYjl}9-u|;uI`hSN
z1xC&M-`v;^QcnG98&K?*MvwPp)E_Di7cUff%gyvz;#~3DVwLz^ajm#TyhFTCd_>$W
z{#x88zAe^^e-%F#dC$W7q>6pSLUEjEzI6pX-tAMLv(fo(_}gM7iI+(nrX)H3K)ub9
zZ<BnF<Q<aD-8=MuF8P;Ae^D}T-I?DXB_EJ%Zs(EzN0QCAPaqo`H|VGF?hJBk60*7F
z2lFHwTQ<misGwev;*ISZ;-@Hnj^d5&8uY#`xk~9biG1c^IX{qmhvc7#=x)<rJi6F#
zJg1P{@5$DpxeJBdNpd&Q>|coQBRL|P{R{D9Bwrw!{S5KNlCKo!i%Y~R@doibqS^1T
zJs-wczuUw+MYI1Qo)4@{e@y(j_`JAB<a<Es{ZZuL17)*cg2yC(DrWF^MSM$<-^`|b
zy2wXj$~{H1-$Fi1a=vKxW5in<&oPSUPzJZ>g8(^QoF$ft3&g9%Ys8h}P2%^(TJcuV
z4D%y@j$X5zN5m(^-QsKFAH+Y4e-X|8j_r>~{#fKA3-kTDww=ASUAEX?G`7#k?_9|v
zL_ValoQdM);&kx}(b{+}lDtH`PP|cEEv^+ge$V{x6t{~zL=MC-eV6#WxJTrGKhys#
zejxr$Y=Ub8(^JLM#SUUWaiBOvJXhpEBDbF;P8Da0rDBD6wa9OIal4h`P2w%$dXZ25
z)Vp20N4#I$Dee-V5q~MZEWRfGNqk#8BpwluiJyugoS0a?wbA4&63VBGoyG2Aw%A7;
zDCUdjiX+6a;so&$@p7?5w6>b%k{62CiZ_TiiPhqI@dsjKTTQ;>VS64HpA&y2@*8PP
z|4)%`fhZpn8KzGZQ^jUtYq71^LF^)CiaFw0;@M(j+sq=xj~6c%FBAD*iuEZIuM)2o
zmy6a$bG2k^qggAtPP|>bOT1V7iMUhTCH_KuPJB^(S^T~DN0G12Sl=V!G4WF|gc~oW
zr-&`YlSRI3V|sTnN9-#Wh!Js=I7YlkyhNNX&JxSS1>&{h4dP8=wOA|GiCe{O;#b*f
zz9hX@#QzlkBpwjo6F(F`5?#C`WPc=xeBVg<6frDX+sz)5dy9M_N&O+>aPfTcLh)j8
zwm4VhJ4<eVop_75Uc61bQ{+oc>OUp^MtoKLv-lVBui{a$vF+taxJNhb75SQ!avyP^
zm@f_!t<B{)$rp;3iBm;%^OxF6+WU%@)Pwz(y?^`rZ6zB&jC^A+iLNycw>rjk!GHWb
zcqa56U!lc2tJf2e4D&anqh9>TEl%miosa)^8%Df~jGxB+f^{~H_t?0#ck-2xfghXq
zL42i*T`p=T$G1Rs8>-%i3cSUDoK2ep*@l_44*Pf+8zyJdN+8FVThaz=Um}9#Ql0G}
z`Rr)7LC{IYLq(VYIh(c+a(sTRJNnNb%r6<<=64gqb{hnp?#PeNDc0Gvm57MXuWMX>
ze7>>yZARE`gP_wNneq9`I-9l;5%Kx;Lw;-@>z4*^^V^0nx5<L1+lV29R(7X=%ryF+
zidOHwlRn>G@=56d#&tx2g;oGrF5NEp`1<8{jP)N!EvU!(?uAEnN&(|akl%^eOBNx&
zKiZ8zwt<d}>n`V3<d=m=8pGIf(WRztaoym&1clEl7xt2Uef!6-abIaKncX)l%V>VJ
zz2xd{s0a=V|Jdw`^P<1@Wiax6*-N^xmUQxyt6RcWa>|NZOEO^7)j5&@i^<s~scXFI
z!~^+(lWLm7Vsf`ECew|@WN>W=_L9Mzrm&R^=A=}=;WVqxi3D;It5Y^KU6*q-I4}&W
z$eg1AFfh=C)gP_xoI@*M9qH6GTc2E;RGqjX01L_F!rDlaYG=c9u#rq$4-2++*+&EK
zdIyFlJ6)YaQ?6-oUsZ(mW0Rav_V1j|k=~J_$m5ZOn(U*YRoAxOe$?6Zv%_u^_izZd
zjVp$}aBS7gtfPTl*+<jf-EG3no#&6;G&K8Y%BmNRRn5#j+I-h8=w%;GHtF7h0+XIm
z`10OhZNi2o>u3oXsx80Q*)aN@f|Q4j!t!YVa_sR&;S0yEnfds!WkbIQE69r@?>7x>
za&rsbIkzD2L3-enNNwa#O>?SXqc_C;f%ieW*L_jvhUQuKw++Cqu}x%Ufd_j?2iA})
z-%d96dIcV=6VWfp8v+N0AlwvIdre`r7tBqmNyPs|SVg)6(qRcX;hvLfn{TLvC1msJ
zRM<eK${w<%u}xfE)na{f)OAe=MrQp-zq8weEhMe-YBFjQsslBt8}KU(NUcuV(7qus
z$VI=Ox~K_$i<z)|Y!_*|-tCfH8>~KZYG8v?lU#^ZD672#g~108JL#kL1U8gALnF6G
zLOD*@Ipfiz&g!%SUP{i<&^Gt%oTG_51BXL_XOG?Jo^#Y&ea_Jqn^O)9NqY`*&e4>e
z1CO>?y{RzgXfmuJSK_z1(fz~TS|@Qs=$MB!FGt+Fz}a!sDRKv(b_ep%x7WEJ(zdjz
zdnW8khp-1x-vPl|r~2W7ls#^3yG35@kyCBm?%j*}qE4@(H=Dq|k-ZtH4de!3d+H7d
z)m*zb1J<LA&!}lpds#cT_QBAmlAe1qHYUR6v3(>X=X(YH9@|*Z^D(!B(;?7x?PE>{
zSP*;PzCZF#(5p@Au{RNI3my)6&KYj@xQ5VVSY?h3<*X<uXvmmc(2z3HL)ziJyPS;L
z#6qtyqvqs8UQ*JYz&RPUx!7CWL7f`{y^roa*;qhw{|!aB@9upoqt=aJ+W_+S(32zG
zv)GHwtwTe`$eg2TBRe#tfhk}Lm<%S5{L9{FupXy*?lp&W(B&9i$_)HF3BJfg#{OX;
z%?}~L{_rmZzDA5wme+yd)6O$7AzmN-ukducm@$EbN2v1v!#%DrF-a?^(~IFjG?jrd
z<vY~b&G6tgCMIbC;PE05xaddxA4>QMDkLjPk0Y60YmUQumogY;O}$?*myS~y%;&$J
z75vXp125}(26+MW`kCRbP|%DX1e0#Z_OSfi3@unvJ`N37Qu3}LVHo}euk$S_$1}Xr
zSW+f%coSBY`w^8GYy|;UmFrTMBS5Rl4Kky2ns7KQSeyC_AkZPu<W-aq+?d)QdQq#&
zA4r5%Wd_db!A+_8NKSS+QX;F$hjg}g&qu&mRWcAkrYTJkaPyfVNBUCkz(02|MGmm>
z;tZ=wR)XVEvZ`b%ho4ee8+Rzhn-NMKi+~%U$ceSGs-!p!Wyq?MVpClIQnxVYVVMv)
z8`8I`WIwdTjgoIwNof`(T2-<N&p=2m;dVwGmxwf4RWfZKgjCLP@WnB>Q%XIP;s|!#
znITv}aRkU6No879X0zR+SpMZmOzj&Le+bc7Ri4iZ9EQY8rsJ^<n-Swa^CHA_T;Ee`
z5%9(K5FOs`IbEW9&r<IkBs4R6Ms%9@Lu3n+&j_<8jDbQ6qu|Tam=pGi@yMqo_lN)O
zcAQP!3leD?+AL<@iMtiXqGJ>X!_ol6mM38I$?-Lqc2>Czm_at!e3Co{OalAYx|RsQ
z`iS7mCD_Xl#U^+G;co@=LWHBP7$Mk45p&>S2(-O2F{f=Eg<J8H!TM)=<+BJh_`;4#
z20k)E*;2DK+CJ=zzIiCNqrfU+yB(DbRQba8N(NMg<4ru<qA1v;5Ihwbdm{!o91USb
zB?A@kFzg{#+xT?|Z1CfW<|x{1%s^Xsn8-RC!TS^@cf+GF9zZYoL4uZI)Q+qD*7(}5
zh_C(D<2sNx>8KdN)*Wy6*%`52jly`M*aRoAJI&a(OtV<3X($7}jo3KieH;HV0yJ`@
z!PP`?io)bvc$8lStTMsz#P{G~m$<l&fla<pR>uGbTai*x$H3jbu%HeVGcFVVbKucM
zL@_)p;ew=oyH(NF_eJDDcv^F2cU%DLK}z}XvgS<kV;K`MvBsKHv5YB(k6Cjn!8R5~
zO>Ap1Jgx2kHW$mY2I{I1@Ebb;IT*Ja|6hZL4eR1M2Hx_8vN{Gn^o5E#1`^TzP+L&f
z5rKa2IBJLj6JNTtjsfmui03PU0`oJJEvjRn$QKsZF~A36^krEc1Jit=qK<(DzOca9
zg>t+f9ZG!9k6&810f9|^JgQ{eUHH#tzz~jj-vo<VqatCyGORBzI#7sJaT4G1v6?vG
zZEazB$hxvtuwAs3OT=Zd9KRClH`gRxN|eEekdWPR2@+ZH<$faZs0ogL0(i|2+G84(
zKn0C!juaLhZxToOA$V&x$1o4Ncpb{G#p&4m*b!_Xn*q>%4c*7LmVS#S5v(W{YK+x)
zGW(W?J2s0|@=}}WiwN-7M~B#*0KYHy1$HZ9xeNG3jo}L+_7bcv3BRaGv7#>G8&JO}
zzI!xoG5)WB$FWH81jaK;A~e}Qh>q>pMclC`!zVZkX@AHdcW&3YkSKxooQ0Kj46rGP
zuLAsCzKEzcv117T7{1bt9>c{f9*w~%WoIP=cf;cZz0+8DQg{F!6(V>pGKz60r6Qi3
z_My^9*j&lLoAAhCv&n%1Z%~l~p|jNH`19q?=t+XNoPJ+q*O8M<(H9f``TfeuItKjX
zZA<_evb$&_N^XHi>xsMIO|LM(-3IZo-<dbp#@VB&DJ(<R268$jfBI>gIv!6i!{Y}f
zcsJx>NgHzp;C+*?oZH4IGa?Tj?IXAgVx4KXjt5##_~UZ!kBDKWG8Yhw;juQiYmWPs
z5RS{45v$>mGqC~Q<jlj17pCKKwrx8u(linOc%IIO$3ai<WXeMX;AuMEDwdtj=Eom+
zlt-djiOz(YAk0#2QSmxZG46}D{{vF3b@v+x^9Qu@m*w|7bp0c4V(f?;Yl_0Z3CLwO
zJQ`!8cucag$<ALByAAqVx6Xgditg$qh%YtjQA>I59oym2$2JEZsq9|l;Mg4OxhFo(
z>hn$n>Tn$0@*TU?x?w1BIQ;qWtgv<5srhc5k6=^ar@^y^*71D58Q$*AHlB>nzXUqp
zSlPnL)_lz#9r*XI+Da?i7RJiftldh(R4icH#e;cmnlZ9v086FP&Nfwcwxf)l?VEY9
zX6@PzX03hq58|S!O^5f&&Cbs4-X}Y!M_%@bJa2T^>oU-5G4L{^c7*Y5Ti?L8T^Jj3
z<Dzb-pRwFq59`_^u&%AD-0gh_*0tHzx^@{2Xq#k?-ZGX3v#rD4Lew)Q^IXK`6&T~%
zOd8i_(aLsE518Th=<Hk8X0?Mw?Tn~pZIj`nz4^nvH=SkP%`l~<fo-Q#J9$k)+q~3J
zcv8>yJ-c{sT|IDs_lY~)YckQ4I+4q=Rtyguzp5(U#hkdktu;%Hnup@If>o%$%<6xW
zt?Xr&4IX=Lw)3@3W{qWSc3)J-*79FzJZmcQcbO-fz5lYy#tt3l{2w>I{X9!q>~L|P
z8vQ33<)X}gp;0b}u)fG9m)DOku*t1*y&d1!<oW}E(M#^<t;fpo5;H(%w3<hC8TdLj
zx%@4@*e2H;)?Z?ii+v0(5&rM7$<5_<u-WV{4iZO-#%2=fd@iEiRIyYvwvvcnCiw<&
zt+-yiUA#|xMC7d{^Zm8R+eFHL5&7&z`M<;<F7K3^ip|B7#SWrb&k}kUN}eIk7dZ`{
z`BaN$K>!T0{(v(0LlWbW_lplo?+MAjki1v&%aZp=Hnxe#|2@e^l>UiikN0dyH|tEI
z9P<zZxh>-%pP}>~lCvc9`GM(tcpxW;Q$=$xh<wT<oAp(px12KKjV&%@v+@CCV~Y!!
z_n1uQtuXnJwtr0WGm?KRzD~ku-`EmD|2@SYAt8SvIf#9mdd8*@@h4M8d2LC^U6tNT
zazCY?Et%uz)TiU`!aHn|=QfhZAK6+o_u`N{N$w_Qi#%AU&qp6}xM=os$b3F${A96M
zoGE@wTq0J9X1~XF);5@rLCj~Pc$;{qXpRG<KOp%r@#o?m@g>oW-9!J6lHU>Q#ZN_#
z`xo?*#Wc|zABeX$!hEEnURTi^FOYL34;1sobHx$jcyXdwEb<wK`Em{}$)_!Hp=fR4
zmr1@}yh$|2BlN9}aGm0}irYkMBmB7J-Qx2iU(&GLH$-bAd{DAE9+BQ4nGbN(4~lmE
z*JhGii{|)*UMI=jL~A45NAlU?V9^|}*lwicapHwyu{cd^Y%9!x0@iP-$hS_E&2bEJ
zY=APK8Ohs4KHgHc>%E%e8S*a`zgPT|__lad{4cRNk3($NN<2+GLo~-R(tAqoBc3Ii
z;~429C0`(3Byt>!`E%_7a-LW&E)lE58^rI3YsGb9o%kbho48&4nfQqKwD_#}Yw@?@
zKJiWQfcT!+Abu?JMIYOdF18Zeh-ZkM#GYc7c&0c&ED$5&C~=H9QMBv3PL(`UY-}sM
zRPoEi)#6&QR;&|m7w;196@MZ&Uf1;%#oP5<8?WQ~vC?TA#(v_vPtw{5pDx+j2zQrk
zZG`(swl>1~lC6#K2+5<x3F0J?Z&z8~6=H?BNURjE6<3NkiMNRB#m(Za;*Z69#0SKO
zM842v`M(rj5?>MbiEoMr#P>w5Gsx{f5)*I(NV$oaA+{7x6VDL4iao_#@l5d?u|VV-
zXXbyQSS;FgU9XfpUtA(qi8qSh6>kyOi(ACo#rwsdijRs<h|h_?68DL3igrEMLz4d{
z9utE}etYm~Q`4?=v4wc5c)HkG>@MbtXNu>D1tQ<Vv%fA7XNcBD_)5w1#iimh(XQwE
zeaUt`*DaENEZ!sT5}y>G6YYAguSkAfJSZL(8^n*r#<s+5LVkPNi8L!<`v!;wVniGz
zjuB~TK>g|BeDNyrI`Kx4rU=x(P5g=YGw~_$8Syvbt0IjTxcy(nk3|{)GM+{ZWDBvq
z*jc3U0@Djb+A2`KK%}h#<q~m`xJ1Nm_NBJbsE*m*-p4k+e+?_W<NsstOW><2&i2o_
z=icO!+$<1OgaDU4KnU5`0zyc_1;Qc(P{dTik`Rz3lCX#fhzpBo*;GudiFK#cB5JiR
zEmCV+6brSrepZyKpURT^C)UqK@vHymne)!QCm{%^we^$v-MP>E&hpO8Idism-kA|h
z5=<8CFE~grTQE;>oZv(qF7G)l$$#^<*!T!NXN!$Ps~irsa^3LH^Nd#l<uU~|=yW`%
zq}gZanC@Af2{ay+%8kXp&clG?NHfKePRH?^2HnuehNr7&Z4b|#4;o!o$z#1ZAgl9$
zG&sM3-_zP@axMZi&A38j-pT^R>9|tx&T=QV#rI^CZJW&U*bd?~@H!7j<9Kt!@RJay
z<CcJT%5x{#-+OEa#D?VE3R>p@X~aVnQ$#|Xj$04jDX%5utwI>(@jBG?s{yU^fHcY=
zk8@nL({cQ^bIRKad2Ao$#lmZOJ3uo}Dm>krxCjR}I&X}B65g5a0^Ag6*QFif=wA@j
z;cJmDPcuN4OSc=|S--m+#}7>k)$agkRHqD}+{=*Hlua~FQ>ZU9;SR|Ao62GTv2Juk
z$Kf)(7oM3dHrG0Cs$AG&4@gtC)%M@%Y_a=fri$tI>20wy*(h8V_O+R0T!^z*_Qd8B
zb)T3g&hNb87r8}Pw>HO9<q4Q&9RjWM0;}BH((^VOU;N{rU%0FMfu9tWJ-6VvX_P%@
z{7TIORpQ*{HXH=savX(ZeN<G0{Rhj>b~xb5o-(v{Ca(&ZdvemI^%7~lc4ieAYdAyn
z+L=_UU_=KYdhN`0WW1jBC=5oXH17;An91{D@q1qu%zTR_*b8P}%}{&6%o7Y%3ueNM
zQ+@5ZBd<d=Y&(_i#_N8KWw_n!ksh-<{@vwfN2G}0x1|yJA^uiIqH7x~A}8bj+DOh5
zULJV~Dtk@jBM4b$ct?S8Ut=Bt=cVcpHldFKnz=cM9>vu)ZvYXkR@Y>^U7ZXcKS{B=
z<^zg#`Dk~F)ir6@0y|J2H%h_knl|e-yggXL!^#dc#_WMS=1^5jP)1+=!I}IzkHrd`
zIVAiDi5+d2xh(Kf__)^)YUZ&(2F0;N+t%~9WLctZ>q#Xfo~2-iKa2mKVB^P=9m(TD
zRY`MPB1SGUv@pk6n~aDS=6F{Hn1a|%?g*Gb>1FA72-xxj)8y4n|J98j-DWhlH|H9a
zG%k!tGOXA{sNf<M0iB!oe1zCbSfboGgQ;=!6Oc`3ipH{*j#VzPpoh-EMK5EVt6Yvu
zXt2&@Y{PXf;~K7W86UQEbm4K=eBEl(Y;LBZ_!jG-5^_at%7OfZ6k~{QkZ(<Pti}5%
z9S$M<wF-F}LB}&(J3k26=MZ?C#X@`pUeyRCFw@D~s^gA>1mg*Qco%MhL_WE>q8pKN
zm~nhHDT;9{76?vFFM<65@2EO$fg^1J(`d)b1C|B^KRn8F6Qw-2v%Coo8558u<X8wS
zHdJBuq1Y6PBO&o_U0tNrPXuKLV#lXe>!X4Lr1K|&;E`sFwPO)Z=j3Uv;4+l1@O!<!
z*X;STE580BU%xfX&Kz^c8d}TpyY}o<*s&cphs9!AF0;W(SK$S%h8B#OI%ep^5mQGG
z8#^2@tf1iH0<|Y?$?SzwowFr%4IOJ>VdbETMde0F#)OemhD{waasmYAj`)(H`I8rs
zYGNzXkkpC8CQO_f7&>zFq=I3_yyAJ~#axFgH2!+>3Ra<<7|owFX4u$?(yGu}T4<JI
zIjIK06#KPTvkFyU?9j0z#|A<s3!y>v@6lRT_R3yoyytCGJuYR2ql-<-%^fxY_6eof
z)zi-tIe*c-iPOr;jZlYh+F+b|p)9qY+NoB{YHIku;X+y1wE5)TKX&+}(L-^!9-f<<
z<xk=gWfK=Hm|N~IS+LNLKH(oWZ+h{}nZ+~x;}$NMQCwcWU}1T8f1i}hlr(>ODyIJp
zNE_f!T39@{7z@O8_g{`Iy^AGFuRgt|FPt`iMyY>c@#5L#vlq<wr{g7cK;Iwm&dP5O
z=QurHzeA39+o7@XH@I)KZgOFeWN3c`{D-cQ<qy@GMED6p&I*0qk|Xc63Hi6wmr6Lu
zf^nnMSq5HQ9L};|yh0&d^QsfL_)rMmDICr+8uNT!hn<Bvm|el*fu^4E9FNZpN856n
z?pUE)|EUM*Lw8@f0m7savZGKXyaauvar-pp!yy?gI7~2KkngdKFBF_DIA8D@!PSE5
z0|M#q5T4(*%>SU^F2Uyn_X-{md|mKu!S@C01^+4N<{Ja#s_{u+yzn%!Wq6|CR~^T1
zFn$kZ$NiMo4Bys*F9`l#%6V1z*M)ya_z#4y6aEw7`Fcco9wO=+CwxmH$_q$%z95>d
z!g)0?p4U2&{gmhzWPc#vQ?R$7dci|@mheLbhY70ljQGoipDtJ;sLnUy7Ye^jaE0Jn
z!3~1^;9)(g1s@RHF8H|MQ-Z%0R9~#f_ebGh6IAvb2!BWTBZ5Ie)jtsbx$yj?V)=1`
zjmNF|jm3C9Ufoalfr9+#V*JH|mkM4ksIIrj@bO2nD!o2GBPAW*(7&>t6c2%v277!p
z^<4b!D@@zq7~yb*?(F=aa5`K9%5}g$)8WfpxyI=jN5`)pJ{3-vjvp|M%k7Ua?RYNf
zlHqZw8rkr4+i>ww{sr(%Lr<R9kgfwrHL>ktU3o_wzrvjIY9Q|rGEyG<m6kWdkq4w2
zdvE3_K$BE}XqxF>K*Q%a0yKFQ;+*BK!bkB&M6z6l>vC@Zt@D61I9BQ>Ax_7w0`HU;
zkDC$iN0i5>u9kNPXq^Y7F&6TePCFg91p!WZeuq5VB17^X2Cef@#ubo9I}z<Pc|QW2
z@=_sBpEs&obp4(H%{-~_bbE0UN_FP}&p7(sf;wG#RMUFZeUc8K+<i#LKBOJXrTaa+
zvwr;@?d4mBuHPG=QJpe?a{D2#Dg9=1#5$^NjDS4eC$-bZh3M#(n81v_jlfn2=i3a+
zMOIZer@YbVr}+riPRr|^-Zwqt->6qLPSUFuoK~;;7gXLyHRoCBRjnRqyQ}*c{<}Q1
zc@Y)sR272lq!8iuZ~?p~^{VP^;dFXcrA+nbK$Jym8msd}l037g(5ot&oRD6XcY}s{
z)!jVVksspktn{i>&|=>G1AvfT)t+BZy=tYJx=p?6F^I?f`bUut^Xq-}WJB}oeUFn3
z&#$-js`mW)7?XE!GyBwf)uB$kY7UR?rSNfog-kP-1u`g(C7OBE-103VjwRY^R=xz-
zdey+Qh~YEe)~k*<E4?Zvi1HAe)2p7-tD+aB!rQa0N%6hfG35)K)|)C+uienGIvul7
zm#VX$)2ntboHc)uzd~tA@NMkZ>W)HaMU+nDs*FN}_nN<8esQnjY13yH&YnMG?xLB+
zh2>Y5i&AN%9Rj5Wlrl|gEx+!xt{07OMz0#4DD-7@HBQznIrXZ}iBBQjWmugR3ZioC
z|GZvRO?C?DRlmxtCtI_kddT-rEvvdsNL@YQn^LZRHN7h5I-S$2@_~WZm5_5Abu`Tn
zIqX>yqDfc{-st6h(UHQ!Gt2Mb`3!Tq|Kobq(@cKSSHB)u`sVejxj5L=^NkanBsg7g
zw%|FvDvlFAiqGj)aU7u6Sj&C^+#smFFu|YGtKzue+m1R59-p&X3-}E5s{a=ZQQP3K
z@F_u^B3)yBDZZ1H>wtfz)4HC<=@>_MPOo}SugZRKKfF_Kc}}m&qhen}`kEsD4d_+-
z^l3`3ia>jfVEaEUHMMWwzJ7n7j6Ugh^3&U^%GOTbh`p+stH=f$Zu1as7QR1&T(0jL
zD#HGQy(-s?Y-q2lo@_49dpL4d8)OREtL{N2C{sDZ*XqTHq4QKo<W7Ru^GAkxBYyx0
z8>x;1XI1de-qrmRinWbY6DTNky2|YC0tV}+s@DwD`vOwIT(v7Dy4`#i3u#b&2#a_X
z@kV5SkXnOUfPiZwxzo(@NX|*TCbAMCuuSEIV_2sC37nUco!whajt4Yzw?bN2ralrg
z9|Se1J7YE?f*MpV-|Bu;6sj(@o~V0QOlPE{W$JT`eN0$drXrX7@t7WnjxnjEg$9+i
zq@%ux&g_Ovv`igJ!jBMIrsl9fr9llM)HYOA8dSA{X&wty8dR2O4kPQ(pi&R4G^nFM
z*qgbJLJDP>+6x)Zz%rFBhh=I@0R1`3)N_`p=QOCcG1%!<o&VmQXVn*SNk%%X@NngR
z)rGMdYfygx%hb6kR-13eGF7&)L@iIFJGGaKI;HZJ0z&%JhPtr^R;Wt96-sytMeA2q
zM%oAaJ89_}(!_pGRjI0fsU2CrU8U;DBL?SeQSq9g-8r4<+1R4m_n*_)qViVxt=pnr
zffGty>I}g$!6kyqCK2)K%L2&ZSEg@li~6{PKO?wD@b`lI1>X^*1qJ0On?vBo!ha^n
zCnMt{1UY?<{Dp!;1^JD_@Tr0e1o_Ft@HIr}v~CvsArT+k_Xs{BsMeH1dbNfP;`cBd
z{L2!r)|3MOSK;|>#`q(`|3BeB6<)0=g>v;8QJHwFXL>r;ha(0=m;ot_7xW9lN<xMA
z6znai2EmapOZcIJ!vy(7Lb;a<P8Tc@R623QpR+x+j}!HIu1MQPi^q-5d45Lnd?LIh
z!~b<UQeOMt`N{g<H63XME<SC;$m@}wJg*^~_K=$kY5=ZZ?Q~pY+tcNcw;z!gAR+se
zmdAUm&O;g838k4MK$EmK(=^j@Rq!*hJso|9wx?Xj$4|lHbXlvw<CbS+!_&Qqe$M+5
z+wo<#r~M(1>9o`G8rz;8bI9W@P#>3vLF+t}F#_`DIs!C#KjNJA`yBH0c>@`e_XKF>
zNrk6-94DdiS`3We4ev}B8+B&3r>l@I8F{s1JLrB7@2sC22Sp#hFS9+}0eNR)d)gAh
zj;NCCKYd(?j&5mu2zl8EJe}=n68dR=6Y^kt+P_~@I#TFEo6?b{rS|XNU!_02j`Vk3
zRe>QLsor1BI&OJ3?ZkZkyeh9}bL?$7Yi}%ViG90L0@1gf7w~S1IC_I?f4zHW+!h~p
zR_k_M%YX+vcC`=u#OvC8UZ7*Z++q%lsPlQ_)1&UF+O@CV*cpL+*369fboZ8sqgF!X
z<~i-GI$yKRyUg^>hK0SoB7Rg*A3vyhU>N=j>V1QT!H=)^0=+;t&^^dn+BU$Qzl`I1
zue0jR=!5kw4_$oR^m*&zqng!W9jB_7k9ypbYpvGS(Hq=m)#O@Nk5;vq+KwFeuX?-o
zXH$CbDhPB691j*}{leH8EN(r-1fAca);%RYeM_w|Cpxbr*kReLph|)rqY7#xTXzk*
zvZC|41S95j4gNSEX_hSs-j`oc8_^>*cwK9zUmaB*?39H(%en-+BJJW}mnkK|d**Zt
zy5_W~_4KF+cFy0G(<K<0zc_gR6y};1Tr-Dxx&=EfTa4H)!ERGJ1RtEUICyVXX3%Us
z9dy57mu0hptCuZ8d|!kyZb@*>l!vg(TO@WM8x?R>e)gzU`BS5^)t^vya^7Rd%w^qz
z_e|*){PCPEImkO_R<PT$<H6~zD}p!X9}njANDD@^-WeR;qdfRP)}r8pQ{Fl7O0ALa
zt22Gp(l>|29=+bWzSd}MEsZ_;YwOpwMwYeI!p?3CkF9gZB4kSRe$UcTAG}@rgDJV{
zDDoKc2tM_JN9|&^+VX6%mPTOTvRv!Yz<%sf7J+jcpB}l{gI(gTM{E>!H;claa1lR?
ztMXO0F%P0|w9fNw_F`W+@8)RyM{kZ*`@-F|D&|i2mi1oj1!wy1GB%HDXJ%Pjt9C`-
zg<g|U6L8g;QB{WfXjJ09dT-6@fET^aTUk)=9_Za{RptOI>y1=vbK5`!`b^1wvm5$M
zGo#9fo^q@W`%W}^iP3Y+{)Y|pAXlfr+qK=6p)V|pPiGI{xm_~_XM9SF+Q?<mc{pNo
zz|Fy#L`Vcex&|Y8hH;L%&OweTyK>l5*5I6WMK9^L?DYfd3|Hlhfa`>rSNf=_&eh+K
znRB+P^R*?XE7IbeF8la^*)NE*ck!^;{iyReqv}{2yKavj$VIKpWp88eG+wEmDjr)N
zWp|ag&h7Qpxqaq9_m<TMqN~OQVpUx9mYAyRN(<Y)@b@2D36K4tU38_19piqwD?a^^
zMDu9G`MAz}@wgIm>;1lh`b1wYd_jFHU@KrtU`yX)IY$p%nHY`p(>m`$oROBey0M2{
zRy6k8<27p@UG2hE8NDed7yq9gXs&jN)7RlY-&bp#s#}ZOd>HpWA0H}wX>05-Uh)QR
zmR5H}G+y81Hb(G~5E?Iem#N&I-!Ov9@3@A}Qz4Oe5WJo$hIu17ZV(<XX$#Kchlz}r
zR5Q0dUh*tSJznw(7>t)}rVP`26FIM&qXQT(;X8omW(3JtM}(WBAJ~oU5j9A`-Pl57
z9nBtMy3klhGi4sWE9MZZ*vZ|DudEpBuvzTJmO=jUnD+ruCMUU?Yf+|Q<jHf)<f0zj
zjcpx?0AhUagD}@00=bs#3H+HilWm8bK0K}sbHfApzZ+}}%QJ61g#TZWRi@)VB+GSh
zW4NfOxsfcFyNyxrikryN;yi|raZ|Be^fBfWvYXj*?zgUXW7|TGD;uia*cA6Sa@dV+
zE30rJY7?`L`4pQ2mb<YjW*y@uGVZo2{B!SbHC|-1N5~#!OK)cxTzxO*c!*s}_J2a`
z3uKW>6364yLG8|V2eVcvF5NH{w?lCm!W{<}<7dWgtZpJ+U}9&a8RnhLIA3wdsJPXN
zLq^5j4h|cz)uIY<>~CLvq{q3$NQ7QuB+|LWh_~SqBh4BvF%somVx++WBhd{P7(vfa
zOOs#?6Rs!{({O>2Sg>5jL}KGkv5OjBX7F}%ZD(R%oM~*9_MsxOz%YWyzN;dTDCD?K
zG8WJv>_KnBE=PnziX2B^PJ7)EEyJ<i2E|msV?`0dYIu8Rv_Xm0WY&iQ`X^SC*&GVU
zOspou^`Eir&f_argWzx|n5R~fcu_G6msgYE@~4pe)XE6tBg4w5q~ThPhq#bC9~2ff
zAv_I_q&rrU;5xY2Fp1Dn6|iD?HHp4<I3Y)eUjd>>g-;-Sq{1PG1a}jI99G3Xt_X+t
zkmEZo?DGkXw+;7otRF;2c&ze5u#ey+JOaG;!7e|KXrGVCFQbS<@C+t?2(LCYBXP`T
zW>%B<*k($rNpK-oB%52^62&LMGe40lwc>mc(&4c)*z#%;nRYnpqa0t}?TTHlPOYlg
zwd%ODL0rp5yHpT;;l0R^t~N#^mjmxJ7I9$!%MN7-WrepulL+3&*fdm&we{OIA+W-Z
zX$~JDcRjpnKZ!hC<X~o2li>Fsn9^zz>uqLkHCJAK79L^<M^t$E@@f*C6^-zJqH$_X
zDq~?;HHj$u;1yMq@Y~GHY7%{IrnH(wz-H!FbB(C!@Q_7VsKQYOiPd)aT>$P!=V;CE
z&;Ygwn;H@RsmKX@KK$6O7pwl1A}6x8?3hT)F?7}#B%zfpl$GP!QIOB74Yo<vu)ro+
zN6s!pHdgB<n_Lfgz$Q_=az{jdgmE{HzFiijyNr$41jcSP=rNSd#xb187V12tDVA}z
zRC`yZSTqA+xjbFUjskQ?l*j9i;W{m+Q`2w(VWWB0Ua{$m*<hX%7dCJsCfa3;(fMjX
z@G{3y_!E-yEe2%x9zivPa_om!s6sbo6Q{#RV7tMHw8U!CbKsGauo@m0Pqvmq+7^Ok
zt3j|l?%zesQP~Rj16VeLiS`k`G%O*Fc9hETI?I8_y?|g}Tbo9!IQ;SIe+?dWA-oQ+
z_S+(H2)-GvsAeB^ZuW7P(1q?n5H?xU5?C#EFMVoAzh)oKkz6gHqpIh|kwl&bolf5h
zaSBF$nXI>LSvd|_IbR}+ja06wdabZ!4PPCu*YGcqHT=tDU17@_H3zs}Xd<sKv}r6+
z+CJ(_%AnPWa<AY&$<8~BGT#uIc*LfiU3r*fQ!5H6&AYKNkLB|?q5M3e<QqmjW`~c}
zbzvGU;}Z~z?f85mZwxMDVG%D4olmFb-B=zY<A^&{m)Z2tN)o#iQ@*mA#8dF-SA;z(
z9ErkRbkjI3kr(R-RpQ3bg*FE~&1!fgbvm~0Ry!<o(I+Ajm4H+C5=F6(JDrn%3W?9{
z1y(%O9tFd}{Hi7o8%)z`nL;avc<l5w+i$h>TNP>(usFZ9)Fx7_GC!iNg(=o~Dc05g
zZmy2!jcSkGvc?Uze80=VZeZBxt8MSpPlgQ1?A{j}e_h1wx~%ysIVAfAS&LGvM2JbT
z+NW5T__3oGQt)?WiZv(2>g2Z;rzBf3Dcs8|CZ#9hdm~FPh9IXerDyNny{(H=tlh@s
zsmxa4&twA2=kGmy6bi@wUA?Vxl;LOb)-5aj*53{PsLQOIS8l{6>?zg)f3IHFb>`hx
zaK-PeD%0!tK8G#GQo8oGVkh^rmiQqw!-`vN`BqyMldV>&BB-QqvQ>(0$kd)=89EUA
zj}0mrGX|TPbsCPt($;zyyP3u2w;5_J8f2C4u#VwXVC%|!3mewA>o}xl)~Hd#tk~5x
z+;a?D*O(@@O3E;%&s{L%$_cZV6&qz03)2l*fC_XPqOQ!HUokdQ)(_)CUrpPBI1Ebk
za#BsE<Vc8ZQxdWUQD!4{K}N;2GL&bpH5N)hbCIuN8)A3JCT8?G_bUsnf_3t;Xbmb5
zw$Eq~{EaMsW*_m~MGH9r5$B=e>at?TdTVSy*T%|COZ(c3U-^5@n^Cstq8V5Wtaxd!
zdHujwlrEY#9aw_!lCs5pdX<;;nwi#@A#)c@tLTMEq!*P=TR79-Yu3yq(-xNWO857=
zIK$toWd4F)<rNEO&p?v7v!|8Mo<9qLC5z_IsK9Dly~>LfmLqKDw2Em?zND<zj0N*6
z7EYT{anXX35<~TXuq8-%sj|??(S3^B#GQJHvQy2XE1R%zhGSPSbo%uFfHlYX8l@ed
zCr$1RmK$4Yo$rc@?VJ-mv_De+hpt0LeNWiA)%NDw@PM|R+h9Cjur;qKqNP^I4u@Fy
zY<9Yn*Da&YAnYtP%I@SbVCHZZMr+!E=ZCHBT4+My+3Xv}^K{C6!|eObsm(xm?}LNN
z1git^OA`pqSaZSi1hI6pvL)z3L{r#Lm@Z9lupnR87@jY9so)iYGX%>7mk6#9+#slI
zJ|IWgd;lMm@W%z85!@sAd%^vJe-`{-K_B0zAV*oK18E6Oo;KmcAw&<>=oM7^9AO~x
zGV(z67L0VI!p|duUn2Z+;nhAyNUv-^5PzG*S4#YS!c%X|{K^Id>G^p|eviceR(NFt
zf_U|%f%rob9~Astuo>U?kS>;pbX3fcSNjtIdq{YugmY|}>9{5_)2V%lz!wOw_9Fs6
zP52T?UnV>kKW6@w!rvlTCHS!5BSfTA@1rP(N+_1cuS()Of;deLY#>xW#QEU$!SllL
zMWT8S26hp?yP)ca2=60&Kv4BVgpU_~l3<}=k>D)BD+Lz`UM;v*Q1ws9+akQu&4a&B
z_=g0a5d4MUi-LOvUlsg|;32{H1ZxHB1pg`M;`v5-N_7v66TY2bN5SrbYT^ab^%b70
ztS~=^42Z)7#|jn*s(z1n&dy-E5<z~ikiSY$?V|^Nh48Bd*9qPt$gf1^`>~+v|KNWr
zJk|G%|Fz&=!B+(TEcjo7e-l*u>mi@|dIKJp@OnXYeIQ(|(+5=739tqG9q@d?_JW-R
zlLeJ671H$=evqKLZV*0P_;G?01v&me`LhJ)3oaB~Cb&ZIR>94JHG=mE{#@{B!9NIc
zW(&(vS`y$}!vDA6VZnOA&jmer?lB*iIwH0ZJYTTAU?;(3!BoM1g51A=`SS!hmxlbs
zf)fM_1&ah{3(gZ<EVxYYdO^Lv*GA#>{$5qW>;1hR5}qIDEdMdVCk0;=+$(rM@Xvy8
z3Q`xu{2vJF{k=XC{u9Cf6*TeeWqPlmPcT970>O5I9R<4!_7bGlm~#3H4iU^1%oiLh
z$T2FWpC&j@@G8Np1+NvnQE;6gmjY-0+XU|sykAi7=k*KWpBMa%;6A|vf`1eIZ^2r@
zI>Ao`|5wn1vRQsJK@O#nZ!6eYFiEhtV1{6hU_g*-(lLL5AlH;5KV7i#K3|I@{AxiC
z*D?Jqf~VWpYlo!UDfpz|GlCrNqr5)|z9#sFAO`>$9~Ar_!A}J_hQ;^@!Se(!6x925
zr3ybtFk5hh;Ap{#f|CVj3YH3T$dTpg{kql)zd>-T;5NY;!TSVv3ex_GayVv5{GH&R
z1YZ|CB>0}-F+sgg*XP3XwVQG{=t*oT=ojoPm@Jqo*k5pvV4mOz!Eu5U1&ah{3UXML
z<t-IlC3u722EmPj+XU|t<UlO*?-YDW@L9nZ1b-*EU+_<YZwej~JTCaL;OBxgN@F=*
zL7yPUdKvB)OcG2M>?1fp@O1ljO_6k02y*n8@)rtn{FwYrf*e66Unz*wscfM2`y5ym
zkK2Jl>PDHqCHdyz_r0@P7vPj@t@0!1J8$Z$zE^RW)VCVoTU!r+-+GP9b?TaV4(X`C
zW;*SbBI56O-_TCS@twRGe6~c4#>eF<q~jnnx`5JfquZRcFV&Uk^L$^{PRpB%08KNF
zeR(?th|_VU;GN~Z3<ba;1h8BtXFG`3!0S99jbrGveiGtz9KT(i@^*BwzgH+P3SP^*
z6|~L+((s{w^E%K@$E`<zQ{J-<dHf#I@@hcqJRprk$m0lwb~=vV&Q5tRLmu15`cWI9
z<?R5?JgM+>uP0zX$wu-R|0KLK-5()n0W*kW9Q_M|5^UsM5I)xoW4Uy@;hpvSlcT-V
zhUoeo0FBqJGJtY7K;8h&09hs-4g=GL+<TDsw-6Uj$MlZo8M`5mBTE2v|6#d2KdhTm
zUOf6~Q|0zf@0XUTY*OvN)9p)@nVD*vu=-DL!#YkG{xsZ|s{V<HyJ@`|7g$}Cndb?#
z3q-DZ=R%`HtAM>9)%>FR=blD;>^8d1i$VLS?D{)=V+R{G^(|t0ryvTeqH+ggYZvLB
zBUMP`GJwT{>l$)7|J|Nqrr~K0*{Jc_f{mK`tn@~{2`+4-_6KklKbWk}R1;aLsE?IA
zj^r(hpN@Z+qp5Esx0<F88#VO>=5?!u=G|`ITRao-hn=FT01-a-NcRO06gd!r-J{$a
zDWj7SsV=<HDhdW^k)s(qMp#U~SEg;A+bL+Q`w*a+$xk-(B8akAjUt*mz(&C=Z7>Nx
zLZVrWIfSLK4bhZqX0rlQ$+A>)DA{eGc(G!({sZ`TZ8Bo~z+H%nHOILY<A1!F8fz9r
zRv1f+j_I9oO}c5t7iXG3K|=a($lS_lWfj@btjeoRv6`LIzACDreHG2ExLK4~P&v)5
z(D<0}22Qb#4V>b>d;=%69i8-A>UKh|H7Hm{5g3i({7@7KCWUnifwA^}Odvvz_cpOt
zq6loP<R!LO^dc`&XDkQ}?ITd7z#y(pU>cV&luoIf6y;X`{G$w~bMg~#GF=8cx$Aql
z8B%B$47C5Nj=AnJOn;KKG^I-?jIgG5o$Ycp*!M`r0@X5{YL@PqkHdv(XAk#Xm63+Q
z!_e578uB@#S>YT5QbmUc9%Zl*BK3^QFWufKR4511PBD&`n^ib`cEyNA(+e>VxmWpu
zk_rrU6;I6_GhyU}seMxNCXAb3yrfXEg<uM?A<Y~NaFrKg>zeQNc17w$hDYp9-drem
zL2*e*xnnTc?iluo2%QlbeJ!6oYd*I7Q9{4%U4i&0aqbDkn~`?B=?sl+b$!GQo*Uga
zS!@2&_XXm&UD$<hrVRTw*01FI9pCG0hnHN3JCl8Z>_?M*^XGV5Pe*<wH+(Y)-DesP
zyh%R`&AI0J{5t#pWFSB1_+|+X5gaWzUhoRR8G>bkO9WR4ZV=ogc$eUVf@=H?<vk<(
z9>L!W?ic*C;1R)31-*PMBEK510IG2~U^>G+jm9bP0zR7I!10pra^Z`FSK|?gUm*O|
z60gQ1Aa?_K$bCZMe<6tKsBrc|#`8KO@;nm#g1pAa^IQ{q3-Tq9e2(Bq!7+kU1=aCJ
zx;etn7hEj3OmMZ}O@e%lq<nS!f%gip&I5R*Pr>)Ft}mihdfgtr&oaN#r(pbzZ%pLR
zN}tliI*ZbOzw^ozeh%Rfee1fE)F#ShAJdNKk1iP=-P*{8R}L@P{C4L(jA`h}kAi1A
zw3`g#myQ5U4oA3Co)_}U5J`FLOIqHgpmiRQYJBW3B*f{s+2A$JC{7jmxuhZJxMI-G
za+gNi-~B9?;kw+VjyxcZdo9E8lMtunRe*QO>yHbU*8t@~bV%OKpmiRQ#;+ld>9o^v
zYY^a+H^Lzgw~vs#AA#0+DC1SgyVMb&$vY9}ls6gj^m)T&7?SreXy##mpzDEa^Clca
z?HEVT`>it_^~no#B8g-C^Fr$=KMK{d8OGyG$IoeJ{fZpz<r7h#k5@pWiDdxg#z9_F
zx{t;>momtEOJ@SIZgfOP^NbCUmyJN)m$a^j=ZAGexgqy50+fM@glKutxn!J;&ZSRk
zzjRwWb9$Z2hdfbGH)JZ%dx1AUZhB%4v<tYa+yQgdORZKHbq}Nlrl_52N{W&KWzSuF
z{EJlX|LsLX?Y6p2+I9HSAgG_Nxe{vsLHF{%Olx{?MS#@}f3EI1{C9bNf(VO8GBiK%
z5i)Mihm1H*TF(zu&j_z)J4(R(KtCX?dr1Ii-M~M8Kjg8vG@#56e4C`6A6N$l^8@dp
z4AaZWiBQNKRwcUE0vfKTSc!Ne@&x`?MzRO2h`bX2*G6*T#^sSMaRRT2d>$cKPmu%6
zdOgL}2*Qpu8v)IH?jdeI%%h%wEcZ}1l{(PhMB%<<xN}q#^fys|VQj9jUL#s9!|3Hx
z-JR#|4DgvWDKW=}mQd^g0d(ePh>d{`=VB6mgv7Eaa~w;$lq_YN<5>v?aYnvj7La|F
zEWBY(pbqDA__&#5C;1SY2p``LEKhQCrPFDS?YwC*678Ob$QGvg7clf+U6XTmn|C`^
zJy8u+J<(d#<8!Kd8tv8{(@@zH+fdmP*Kjgjd|27j+@b7g@#V@Mo);*4c#(%3uYM?d
z2%Qx<k&tAE5}3)JH3uT(Y$eZl0<&_rZem+SS16<$TRTLGVxTs{f5_P{^92OS=OyZV
z1=Znv1))qJaDRiS2?VBqo+zAf0s=yg!I<KrQrT_a6pHhMvg1>$bu%5)0TWeLrgrmB
zIf`&PCqD(9?)$BA`np@gylR--ZaXHQHt%gaUEYzV_&pmhYbc7R(4ue+cH0i`3UhYq
zC{^{7SAP4>?-ld4lvklc9Nv3d?GY3H!q)0GEcE`pwN4Kmr8C&_C4A)g35TP0_7>|D
zadJof_bgG!`>#_k#{0i^yfuDT_R8k>dDw+-_YC_k>BM-<&p;>E<UTIaAwxPbK9j!*
zomhX!p{{9|V7?$<{uq9R;0(bs!6kw#1UCrs`OSRleH-|o@cc$&_%nig1b;8MU+^8l
z4+VpQ9}9jah?fc_FG4Uz@It{9L8aqCxk^U{oG#&77q*N%zAKe345(~#@jbPb;lMj3
z{k_7g*^rRKu}a22De=z>|Dy2wg;zGYNdLC*?-5ash4*3}k4Ql@ONFy{GoIHjk*|V8
zzo2>}0^d{k-hzDvvjm3<4ii-86ZtL|e!5_Z;C#V_g3AQe`9;39!mINPo?ip37sm&Q
z{01Oy7u+RCeFwvL3%(%8&j*I{1AzFJpgRBH4+~!_$nOiLQ|BG1bfiFjY%rW397Mlh
zl3=o61oJ~LppPe5m0ln3f2A()+&(Kj+P1^#P>$d6UU;p?u=NOb9RGE?RH1qP=$I~9
zQT89tA05MRIU3pUbTv?PQT_$+OhZq86ug!V(kO!W;TqIV#|=k-Q{F?6_d7&V9_ymz
z@w(D^KpJx)i}xt)blhwNXqs^)X!t-!fF_F(=Pb7j_lP1yvRsDia+iYEc|aQXAi_^V
zoQ|si@07P6-|V~wC=X2v$-5b}&I8hT9`cw@I~}(M0Zw^`9P&`rkh~v()_Ev{Hqci%
z0yNoJ7kC`<^m+R-U0`pVgs!^tNLiHmxX|o3bdyloGtmXUfOJjutLGrY+1`3bd%sK<
zcpRC|L>CAnlQYr<CP$%fqk(*fYXQ%G!1KepISzv{7bi6xVcO~A3|(NKCUt>*nqEUN
zGox>RzjCM71t#&tpQH<P|HuuitJOs?8(P&WFsGH#;fsI#^NW(Avgdw=O4*m3+iVZo
zHx}GWy2cLVWIMyvhS$7hM&uxsWqNt%uv{J!oa-va_nfFgB6-PLZV&hAa9z)cq4QKo
zWFLap(;P)v-bnTk(fwKO$Sq9Rnh9EVCz-%P)Y@RK&LoxY&+@vtLIslZv4c8r#tZ_N
zGoRbt0pPh6f9_REZwI@pKDOOeG;+E7X}w*f>M;F7c2|jv9njeBs)mBH+=l?o%qjRc
zvrw9CVna0V0ZY59fh7D0iDoh8AU=`@lcikqA{ts<NtUIWgUN0K<%5Tj)&uyb-4*-O
zgNSn2UEu=M##VC>OMeO#oh)1hb0-{!&Zx)WXbabeTS#2To(5}MIW=(qk;YcGQmLW-
zjaM1;P6S3{NgMo!TuV?~N(jJPstfC(5Sj91!z*66FuWp2Vy`oCLt`t(K#8UkoW|IS
z1v;IRSMR<?Z=B`ttFcwTueYVg5YwO2$y(;`dU+!&E2Yok+6toef>jK;rq)R~Ba^9y
z3W$DZWF&P}Kc{&X?Q+6Wv;wH#zr=d#d#h7A1FNZ!@tZpDUuG?JcA8N3<bSt)6`vW}
z@jmli(IfFe7<PPv3cGJZkHoPUK1OWUur_C6TXi8a;wG*hF4QCOg+)6hH+<n!UBs@^
zlxbDyw!(+jSJ5H$KtAd&`U&!-gZwbTe8EcvuMkAfRq4tEmk6#9+#vXMbx8kdc2#Q7
z8OP@lK7oOB)K#zt68TC-<T)hz1v?A&6x6yNb-a--N5V%6juD(Bc$pyI0x6f@LBz#^
zTF0|m_?razn#go_3EnICpdi10zf6}hi0wpv_Aj;0g5>)q?5g^mo1=!KX*=Ev==ep%
zZ)S@OT&4}7f1NHBA*6Z!=$Ov=o~ZAL{0`=KWi~wB>tOUZIn&US=XI`SgH-!|bFB{T
zG#NmEQ{EvkP1#jlf^<3$Wl%@@7ZT!hTq$@>Gm7*2sb|zq$IV25v)pmfP1{xRKBV(d
z2ItZHNr=;N<=~z2;&I{fn!NxXqC>}JJ!qW=q_Gq7m`*z#$Lq~0&+m}O+k`&Oybg69
z%GeEg;~W8+<aO(mmkN3Myg|(nlJ^j3=3#%Ji^sLP3dc}8#?e0}sMBqXY+9GHThak+
zheFwhv|~Hyo`rYT&uN#&r=f1|KG0}l89+JC$2}8W3hmMk>P$d=T!@b58KsbyjX=J~
ze3>rgAyihkono~-=u-M+*vb+0ADYW{N?l5yzIO7{>rxW!=R*U#sxz6(b{{Hdx6y5~
zqP{qAJ6P*R4)#>kQNn;J2{ACDI)>DidPL~CY$F)q_9%VJwWNnmS0Ryo30}`f3L<X<
zgpH`yg0ucfS@r}r4m4P)m#U=hB9`cmJWS5?9%Nm;ZuJ;)yE`J#^A3Wrvig&tp*@-4
zHo-@J!oW%H8<|VbTDwF=an>3~PTZFY%UNr`q@Ym@o$THVx|!J=|BYv@-43B@)*1;v
z5=65Ya|lb}gEg9R&1_bH_Q^79jVv!O^f1J#J!bW+wYw1I(4I7!wHAq3%v$5Ei2f9c
zl(6o^a_UsRyNZ;~XzICHYqJ8fre3)*Bdf4%;euHUr_J-1%${3Z?oV3Uzi;=#S@Re9
zD;6x6TkglZyT5qefAU7D_@=NIO5>$5v$$m1qPZ1Qx#D4YN-6I>uzQ$^4_z?0dGk|b
z-n5ERaJ;RnwS{m)*khc@thEN;F<h76D=Sn&pW$b+$LPO&y4m+uVbatRk*Az+c2)`z
zyGMqUEa9FbsxS5)6?<-;8ZSfT+(z9OnkIggJwy3z7k26r53%2dE`{&h@u3pWUYEil
zAKb^3h3V;Sa_nB#gffNQD`b<yZ>g`MPvN^V^#U1!S%O0ZM+;66oGe%@I9IS-@H#<$
zUr?^rr`#?4{en9L9}|39@K=I=5`0%sz4t+$vb_MFhXY9YjcqSza!%WrzJeU*W;(Tw
z9>Vj5pD6K{2|q*lQsEa9J+LtmUfJM44jseU>xe!<_6PEQLG=;>zNheKsz2d-ALYyt
zoFh12P`$V!{$Hg(`4`%vu)m(0mxl95hi;|Z*U_J_k7=jxg2@O#H#f2+;!QC4<WzbB
zrlBW43SQR%q`~X@AxD5Fha=o6?>#U@h~zzxx*RQ!A6q&PNOa<+^(V6%rQ;lrrt~Mp
zNarj!4@!>R2xGYn*X1q+?JV~ey#M(Trk#$fK!8)88y7CGS;~Xxki45g>pUQhpF&>v
zULTHIgE*(WmJWHmP3ZbHwncdk@-B50pvgNM$?FVx`n);yCl4bX^Q6MlwZy$(DUP9b
zjH7>CP^aU1Xw<=Kr_();0MgoV-7=krVQdFoV_TGDM|%?xuiN_yXf&~mdFakme=-R2
z-m<f(e_bb{qj_hgKS^&w9`q*z&PIQdmYR`aPfR<#{^YLCs=$!`MDJ%A5%~4aMWvZ*
z2XDlxK-s+mL$>(y`rlUNeWEn-=qe*?)1a*bH)q~9VB<wwjN|*R+YpFPy*+TRx7Ws^
zK<hwva2Z?Lm?;}0>*9^%jb-4|H{N%2wQ*5ppN+jY?``EC*mrZkEh*c2{b(F^uXF{H
z@8m9)<FJF}J=mi!<1X%HIZpPn#Qub8FU#>rF}~iHY;3_Um&c$mJAUvwqf2I0_pN4~
z5Bu|BPs2mWf!hN~fgXXREf*iha#?pa-y9j3P#>RsNg#6T^?`l$t!nn1FlS|8PtJYy
zNj2El(3enW1Pbf@*by<iW_X<uxv$<|v#&n2#&gHM`gl+yY7QQbSa<Mn)Ua1hxYlI{
zo<HFl)+rEQXN(wGXEa0Z?1P8nGl$g~rt3%h>N{`z%?Vd#QsutGhRHbW%bA>qIP<Q9
zhrR1!w(dFMS(mUW7bPYp9z5)ug)}3KO^`V&H9&cg8#s8_J&ZNkb0QWcQ3|CWJlrC4
z-{BsnUDuf#(T+^U?W-@UVF^8}5HtF`O-XmQzXQi7d0+j~n!@^4$Ktl^tM6aKx{X6?
zO5s<*Pe!X+p;hf>?K$CImm5IaPy^QH;NjRzT@%zclQpr+nY)qYbhu;RVHaxCGSj$|
zb+9TKd%<SLB~=#Iw;YZ0mE3ldYpZeRzWOqh)B2KwhyCl2_L8K)3pj>pJbHP7z|cBa
zyP!n2h$SYY<%zS#1kmnTXz8qjhtEgt%vtGyfr#lb3uyzaO$(Hl%hIZ{u!CjyJL5CV
z0ZCiBZ(8}W=V$$@76y{<9uPQ)zF-}V@E)vxeRm)1jd}6@b^)UbyQ;3*8Hf!eZA2S>
z@@`;j0KKHy!TOq-%dsb;QQ2wh=s>sICI!%fHoH$)!@Atw6@6yy#@+#AGfL0dSHE%N
zzWQw&Q48zf;f})&9_~Er<rBuRmT1o_CyZH1TX3e>Ce*iUC)PC?{l(~n8s`iSpw8A)
zb*8s%U`F8Mz^#GZ2lgFKtxVd6+M+hSs<Msr%9%!d#z<qHk%Jv4du>Un%BlB_j?c)c
z_a<U@&cc)}$yM<g$y*Wv@fqn`dShSE-q;tk@R5tE2B>`}2W-y5ZlGD4`{Td==7IPh
zxOqrb!f`9M-~Itri_sSEq4w?jZ#!7Ozvf{5@tp_jKRk4>{@Cs->fM)L9vB~R1&q$a
z>)lh6Za40@hsVZ?BXK!)tsE5yT#R$);W@}dyFBK=<Us9#q`T+hWz(H%4jzp(e?8E@
z%0BM5TK%^Su9{Lh2sMn{@6PIfCwIOy2civepB~6nJ74;7j`r{F66g>}`QWFxS=#qY
zx5;;0AC1TU%W)&rBy_P#rD}RdAPBnH*+^(n&lp-)jPIIOJBH|W#W?TO+Rl)n^Z4(M
zoXIq_KXYBSlK);$0HtD@>mG1n4eb+5b`5je8rmfC_7Y<o7;2lk@j++x=c5`b+Pe{s
z0{T&$=}jZ&b>GW4x0_EWPY(XD+Smi6vysaELz7y5wer{i@R8-ngO$gWxj1yVeAK%~
zyBS3t?hT9`BP?~eM<}Qx1&wvP0L{$pNMa5Fi3gfI2+jKuMjdW8i2!1vpJA$@6w9Yx
z^g8^RIb=J)V_7b+xsT$Xk9{92VGd&~zc75Pgc%_F3$o|q&m2znzu;q*rW)o5R_lb~
z(uDf~GQ}*#&X6i@m*O&n>xGAJ%nalk$$T@&l`S>Qe9C-VanlWR6uCmQ$hVv2k7m+m
z$o?k84nw_tdqeCNvPdO~x$3Qthu0j#mQ4d2gH1Qbl3B&LA26w650bqk#J0lw1&%dm
zPsgewYc@B##3sOYuTAWvh~{R2iJg=U*MF2!y5a0v?p*2EsxtNzTUGMq4O-~V#3CG9
z>`1xOMPepABZ%x(Dguc@j>AGQ`XiJo@)81*V!G-GkRg`?3I>3LJVlNp*qI6md^^T=
zl51B+V53ShH-!TFCsvc;rE90ahLdC}(Mhn2<l2=lgE($8Ppu@u-4?MGB*ET$6I)7>
z7z~eawx>jq;|O-sAO|u-E*lh#5D9iIuW*#|tSTi>i6}&hkfUw`)`$c-3Zr#gR}i+O
zOC6GSIwXx70f7bZXw=S?B(6{;jMpN1ghWiDB&l~zsNT#!PGu<|P=W{NA)*rq+tmOb
zfkzz)>IR5yBTI0RZH31fBD{$%kMpjuvpSR$iU2beSxBg`Lv_c1I7m~j2LF5DaqI|c
zM!j(b;RrlJ36y3Ug#=po<CG9=p@m_g1rVUzefa++JQ5OKfOi>JEhTn@I2^CnuO$&s
zMNA^hROCd$EAT1_36=>lgfc~rC-96&$KX)~3DL^EhyP>nE@OEakupFRwQMNBu6u)A
zIqHBGa65z)WJ1#k94^GJhR0V#^iL$c(T*ZK9*W9LB+Z3bv8&=-B8#=N<t2UsdcLag
zI0B1y8P_aV)x}>8JdcdpMwDsYNDzV3iGHBA(rl&j77*;b7`;TJ-Kyc^2(gMRAmqVg
z2hZizJT3DTgWX9<@Ic{uT%|UEMS04-fPdB<5ols|Vl^vnpZP)p>th<16L<<N)VrF5
zef%zGJzBt{BNFVwQJzRQZU@04Fh#wZ_&GdoKm_(-)3}ttu|}Nm&sV$*LORHs*M@5{
zjy1_r#iN$G?Uc#J+vQIrbcHvK%h+_bmMKt@a!uD{A}7kRRODiLpR49hB#gGpdvnE^
zNc$toK!+i)ZD`Ea72G$1d#m8s5O|ak{=$lIyT-F!K9mD1Xu>6Sk?);Rk@lgSbQ3Bc
zuS&U;z(P^V%c>Mm5Iu=dWQ#u5r0DQ{YNEbR;dzjahA8&}{-yRGuOP8Ul{cQi#-O~9
zSFkBpsPZNg?DCeH)jV6B;c?3$@C;c-Il{&99yl6a?;J|H03PWHli`tmWi<(&3CFFA
zb=_*WYr{$s+u_lXH>~6qq-3~7BQg+p$3R6lsE5xV!Jxp=5!mFD^f7qcLkMnF#wCPQ
zcw{-gf<(Gv7Ozwr{pNweIb(g;&y-x<phOTj7I26W$3#x&<aud*UsrG_nN|*q&Wtpe
zbfO!7)zQ~q<Fzx18x_X-vC(0B1%9iI-zvdwihgd*i1i(o_&bt`^?P3$)vLGFIv=sU
zM_KXty?b@cw3>Zn`3G4=epth2S_yt@o?rcAm&QTXm6N%(V|0pDlwu{Mr1rF8v6W#;
zYVzQ$(G0~_i})|c3KD9oNE8JYJ3C_M$VDmbQrj`S+@F}4oH`=4XBu)>utu>e7xU&L
z8TNPdQxG<lJkM`kiT@OA5t&B$sXcqMDDL1Glagv(m14!E@Sjp`+MjAgO|};Mx!2=j
ze|o2$ecN>I&<mN82e(6s$sKyPA5l7UN;_+e-x}~9Q#E_dT9%*IxqYX$ZPQZQb?DW$
zQ)+K)BiU;d()RAvtK-NH+-%a9G8B75T8XQB_wLYk)J46mRVz1IH=EuRZzt>R6)Dzs
zlSj2vTYNQ{IF5w(`PYtr9n;gSnSSd+zcnkx>Q<3C1zSAwG#psLbvD|&T+p^O+Uya7
z?0qxClMcdbydpv^xM~lVJD22aY7y7d?cCVJ{)=UK<rUabQdi*LyLhW}^Tm_KeYwPJ
zXt@2Vz8N@NY8W^)Qv82^U&b>XM|a#?zV^fheIB$-OpN*W@8HOfX6HH>)LdxC2TYUu
zH|E6dbXm#v298KPv_Jm-L-%lOsT-rP;S==R*rSp9l=x5`_{|)4XR=459*gI>;8=WU
z0+a4Vc<MDAd)E<sIl)VT7cYlI4Ei(|JWudKA_kYb5RoWZ!ZQR<HP+5gQ_ACq4{?Sd
z)l1|T39c5T#);u~2;L?5px`b+j^QxfUcm!`uM55{_`cv#!G8$)@c3u`HiA6_vjxWp
zs<Cw_j3$!@77{U7Heaw@(p@Y3YT-8sze)Hi;cJ9fa~U8<&EZ8oej)K(Pm}ffo$#*-
zs`W0A{v+Y}#>aZZ3MLBn5bRBa9JTi%(hU}#9|p`fMtHUNBKSh#OC<hE;TH+NT5yeo
zZxa4?;cJA);Z?_pS5H$m1+64py|m(Zs{RD*F5zi{eFOu7`GTrHA^jxb3k8b=Rlh>K
zQoI7Mk?@s*Hwms6+$4CL;Ex3#5PVGVNx>Hce<!H=9m@H$@NWseBY0S_R`3(S&je`@
z%j4t`RQ(csyztb!GQNvovS6y9QYj-|*@gh~Bz%M*6}8NNx!`m`eg!jJ+lJ`%TdtGv
z8wGC_+$?yf;Ex0!5LEpc@>D+tJ}2QX2&(>!@c$D2prGp42>(#{6M|m|MzCKYK1#5K
z;Q4}W1v?0K7gV#?kuOttex_2+5J7GcLOx$`tRVH#3|D)R0!xKgw%*{WC}#W;LA|G<
zx;_xTPQq^y+$y+Duv+k5L2A4y@8^PCGn4%Dg1;BsC-|Bm=V~zB-vs|#@R;Cn!A}MM
zSCFb6=JN{12_^`(7HlU-9X!*g2@VjvNN||oNWpP}69uWYXZ~4&)JKtDD0sEtwSwye
zZxQ5IHq&!2W#WB;dJo2(!apv!Tkr+JmjwSH$Z-S8c~_8M;N*`BelEzzC&MEJqXo})
zuSF`ADJM%%@3A;sc#d2!zDTg~-iqAUit)<@uNPb+xKVJcV3lCC-~)o&1vxZAdA}0;
zt>8<7e-wO8@Sxz|1dj*?1^*#<LXfiQBLw3F69n4`wioOw$Tf+XFHNwIAjfVPK2mVJ
z;3UC9!6Ly~f>#PI6kII0Qt)~~4hB*F9fH+@_X=(od_=JE-iv!A{6#^%2ji>4>pd9X
z68^sh4-0-I_=%w2gE1<?u2&1e^99=qb`VSw)O$4c5q^MRwqTy%7{T#^9PVQKiv{Nj
zmI<yByg~35!A*jCkH))%zhCfS!Nz+vJ}2SN3+g=^UlyK2Y^=}U1ZxHB1nUL$o{b)i
z!7+U^L5|6hPZaDT*j=!%V3y!e!C``91q%eP5S%VJTX3FW<GmZNlkgh_Zx!4uc&Ffx
z1ks!?odbH2JO}x0@|EX+HrT5$^v-|Iei6r%4u@E|ZurM15VWhd%M{e0)A8GfG|wF!
z(>WEaxD_fl9RE5G1MWk_qj(N$r{i)FfLCxMTO#7|lFaw?^TDGlE441`#UV7E2c$6x
zeTeU&+UdAr1ZbLZZISsAq}5KxO+$dQ+{yTWOho|8WqE7|k?+zv4@l!B*f#h{h|_U=
z_jbx#+sXc(rMxJ3EpH8Iod=|G6!OB~z2Ug)5$BY*%^{E9sahWG4W05%K;CCf9B01c
zJLNqDd2Ao+7YncD-4B}bQsL?T2cP2H16w=B(eD)0>0UUmX}d&zt2*nKi30NwrX9<r
z`vttSemfoQr8Yp<kKeo&x*R~crI0s3GeBKdbI?c^a=Rh#jSv@3$MlZo8IMCAzb~kd
z(B;O1X5F0f-a~?(2-8lN+dI8~+F98pW~8O3`sq$@m$<68D(xh@L{DJL&IQMf(Q`}V
zHyUfZ2BNm!khi0>`Iahgw?M?!h@+$3zD=<kV>U-`je}+4o>g4}?!YRqH{E^Qa+`JD
zsOJr9bL7_KKt!F_<=W!Syrz|Bqp`KwCUdiQOV+2}L0G`@t`4v~%=$E9&;x-E^%0=l
zgF3(lG3!$o&^5?&=frw%;lz6PXnf2bPq;3&&TB<%TN}7%SL=X#i_yub^ZITNL}4wj
zR)O|`hhgjIP3&^QT+;c3S@L#$-mWW<yV;TG=$s?bu8t>~8yoW5e|F=i9kWLsagk3e
zL|L6rSW94)HM+|QtEA(J1mo>`-{v3h@*HW_EC;^(iG&1NlKD^)N{@Z{fLYn>&ZxZG
z1K!HWJMVn7d8saM5oF)+d5`STwru07{9o1^<2q*d$VEvRM&&075r2=1@TUKK*IyH&
zaCD5#UnICIcPChXkF(6pfg@JHs*L=5T%-$a{M9bw?{S8;W%v;z+Xc%suTNQY&2_;B
zZTipRs-i3ZYP8Oa-t2?jnQwCp{$n;r;Xi6~bK0Oq4cZ@Fbt!DnjGBAvT)qg{ilx?A
zu=b1vmAUicBNLiMRe_JiaqgKHC<}}U7@d;qUA;3ubtjt_rGDz3>#l<p)u*mR0~>%x
zoN#4iej1T%0&5SLLoPn@ZbodKE0#6yS??P7*8@?IYt&dr^R1{Yu~k#s#aBJ&y`nUE
zf7G^!x_HYKh)=&gr~j|E<s|>g>|}Iu_1gL?qmy;qw6;8E1u}B0B2y0FOuEodEEq+l
z71Voa+353T+>(=9A3r*`-si(nan&8DHKM9g@_Ob)ZMopMWkv3H4UVcz|J2pS9N4wq
z)&A213Ci9rE)WgNLvH}*%Z#XWZ|d<uR2BPR_kcGe<5L{V0TxQ4#E!82%lI_b*Rehp
z=mYwIQNSqQ;RC<@!1xulvp?tik-9|Orn1VK0PYw9id10u4>ofzBMRnd1qig-@UMFg
z{$W0M6C$jiFhs2h=W<1^BGZL`LrU<ES<U=#wRmT<hAvehk@E>&PbqE#u$iMmBy2PH
zJ0={27`MGO1V4w}YI!)TKNBXaY0eKbG<BYm<K7JhHgi)c&h*kS4K{N>XPny|0C=+b
zcca>&(=(d%dh=00gwHcXS;9rqWWqDl{Qv@8u$jYC0fu%eiZ*liFg91%kj)(RC!Rdp
zW{$TS*X{^qiDyv}61AW#jUmq>0(82A&d_vpcUE|hN&_QOR{JRtaUdk(DTjy<4G}hN
zi+I`=;WH~yn#p5l58V^ZM{t_C-^4{Ecr;>PM@i=30Z7K@LM(3KF!v+tg~uKXV6$28
z!C>QfC~UjFACTptFmsvs7+K!?%{;OfAR>;c1#{RZ$TF4ekq}!$_Wy-gswOB{68rF|
zh%bYMo-zrXtT<TjDT}}z<dj7q#V*5xEq*C20?F|$DPCCwlH+$^JZ%6~+yroOJgw$P
zw&ixRvp|^nWOtJ-3b8YAXqxl1J&mAWGWdouD7OW-N!gFM7CS(^OQHtEKR_htlr5>Y
zlHAO>hq>3>taC@<WlH64OM<!6KqTmtlKZ?-h+s}SbL(%Idl7=TJ$#GVATA}r6Tr=;
z&u6NZRKKBI=6nal`|#%77LJI@$%zjtXSL4x7>ER&Qs-uyk057|x$hgw+-&oU%)~bT
z7YWw7mbrCGXPZAlP9A-8`%0agZ%Qh60tx2s1|mVH)VW!6=KPGgfBKxRc@{IV&0|Qg
z&C{4$r_?oPZszm>%_pf-Q0=bJx!362Rm`nZ>fCHM_4p~wy>|e5gKGD)%*1y8fdp&*
zE_3UYy5`Kyoayl9OG|X_Pjv2Pc>Phi+k!~YDRpkvoH><E*XvI(H_tU+r&YUiNwD41
znOmpSHD_+-EPyxP`Mb`2z0Q5R&iycR>y(oF0_K_me*wC1tIH@N$Qxm+Ej$N`G%my^
zh0*Uz;`t6c74dN@|54_D31#7B2{IJ>7FgrL5%{~lVLHCs+hwVAMgqqolHgk_S?$$b
zIRS}UD`7U@6+G@u?#Cgk&9`qntF{;Rbn}f&@JE{oxSPwKG#)O&87)S#ifOQuO>?t_
znH_OQj*ofHZXcV5mbT5?nrR7?HaYq-Re=^BBQ3#&gOLyoE8-S7iI_=|hEmRB$^vsz
zgid*WG#H$0I~^<1O6sfD5517l3~e251?9Fm1KZxGaMEDHd)y%LEIe&{iM*Gq2%a?U
z_-P=vy?qrqiNK_=<r=3`5d-irN+T4()6|PN7v3_KEvqK6*k+bjlUQLhE2>Fw$ig(H
z5O^Cyj-}Nk-iN0s;t_bHAtb9tEL%}cg6e;Svkf#H0||j4HwYAr=m<sd5SHf<oJYY~
zDi_~QLarSs*mx17u@iON`5;=W=!t|PMP8z1!fNZOm3a`j3|=ucAhv6U1cw1oBi2<t
z(2a3~ci>@@wyc^2pTA%hR+IS1W-6*l@S7Jgi$kVv9Z`N)Rfma$B1K+Guutfwhd3;z
zTnhe+;JwCjBdzmdqhqzMD9p}S&4=JY66_i;b}7?MyPB6MA^5uq{&9F(LJ~Wx6LTqV
zmnAm&3Ba#}P0**sX*SukfN{L%%~1lzoq4WHc%S76E-HQ|x!y;Gab^kX31o~X*iD!)
z4kTCJMuIPsh4cE*O17L*EMxidY7#9~#zF$cA$)0d5{OL2EOb|Ekt#bfD7OLs8{x55
zE@6ivuOP4hB;Be?VkP6qM4;%1#N|du7{oJ>#l@%ygsHe{2DMh{m#YXn80i`4hi_?Y
zdVFOB(?eb;mNBe&jIj_MBoxeZ>BG6SjItHgBxn%|W?85`4nt|Sh9?9Dq68jK7p`>O
za>wrLdysN3d>m9yQD1z~dXdq5)vD#KJ5)39O-IDlI^rD!@^t{$4uMrYDKiUYH##YT
zfvinDY7@coDzsRLQjSNTS20dRxVjT1Qk@K*WLSMK)h8SDa(%WzSLl=N!U5z-XL-0K
zY7relWWnQpO2}5^M1tI6_}o>FXWs6dlL_(gma%kYH3_??PUczp93DrM(8|Rmi%iEA
zJ*fs^_rZINB?e4VN%E>j-zMyYS2nOD*kFW*Z%LDQ$-kvS#}n+^&Q)Ox+agr)b`*>b
zx@{$iyH#Z-5O@?-IEi1v!zy+ntzt?45gxZ_LZXs?DZ##>FEK-XO66Av1AkA${}LXS
z-Hn5IJ{pHPdKq)=Q8`0*FCFB}slyx#R<j$vrgDZJb2`YGQ-|pe7wWCZs@yyHXNSSz
zwFAO${Z2XIWc*ZD?g;+X>wUP@ItV$JORDf!KzOlj{lbo0qE4lQoH=!v<9L07^t`yx
zM|Dme<jkqVa4G6!%w_l4P>0t+&YU_-AFt45ujS}hcE`EaLA<WC(_xOf>(_Nht96hw
zrw((RYkk*nw3<P@hV`|~`-kIN);Uhu41K?Goc3@~=m_bcQ{R<nv$0B*9qRhLt?)U^
z>v~AnYLZOlIAAw`U9W;dXOZvfsql{av<B;k_Za1rLz1Z+DH3tC5dw#=G;zFFX}1T&
zi}3m)(BXwBdnWuG_%e9y7)I66V)zw~aE3AMD)^fm;mqeOZy_q<GA1F#Suf6R8+hVB
zcfrEq-XrJFn7e3Z@ppfvF?*m-?^ZZtUis|usk3IxkVVECFFb}*7hZS_r<4|`vhWx_
zN6{11$+mW5^TODCSc11tvaVJp=oS8UR$ISS4Ab`%7@8;1rW|(haenVjvo0HDU6^kz
z@uy{aySiQ0Q@%k3Fx}o)o&x4EUkd0ym6w3t;VS`sNQG}x;YSsHn=hp=BAzbaVRhPJ
zb@cZ^+K;0B6tcbIqmdnk4;k3A!^jQ;t&d?IzQOb>{2{Oo{DY>qg?F~q4EEoC+h#mA
z1<FGcdN#M&hJT~@H<Ew7`8U>@<F{J-t&-JN&x)R1+H~<gV#Rp<v?Ncm?p=}JzI~px
z+bl^<p3-~Ns9_joKFOk7mah++cdLyA!-nNkr%o6%dT8EcLtB_*bG*<x_ur6h`P8XH
z3x=mPvi-!?N&j9W^M%FbSmsXF_s?Cl5X<Z17@T^a#i>&ZhD``to_~*Q&d<)=+}_c%
zbiu+3KaQty%EjP93;2Z$_h*z&TX@PP-ITex^i~7YCQ|u_PBmjj`nSGpzOqSn+MOr!
zek6{MfK%9=msyj|sMyXq(cdMTbB?*vHqUn9M=Sa7k_|e~OA|KeP3+02A5*qH1#Odk
zXsat$Y|w!iR#&{TK}Td4@~~}YKVZ5HL5?JmA10VD$hRYg7Yfc6oG++sgb}}5_;rGJ
z2;L?5px`b+WrL1<e8r*s1A?y$zAdP}4H2(w(1HJuaJ~{VUmHQbx025m94)w7@P~rG
z5qwqf4I&=WZwbCbjKU;$!B2^htM*DnxR<X=;9C&EbCidC2jRO4&v!z`_Yq#%&Vr|A
zi0PHhEO-tvl2^8~;HL{emk9nU;kjl8`BlQN7k-=I1A>nW?h)KC$d66tf0u~zYK5on
zi~Q%po9KJwqlrl0l8EEO`OL&_5}qokY+8|Su*ByG76@{dEb|o;kxtpL0+$HCT;f*=
zZWL6utLU%yO1d3_PY6CuMEqVN<i8?#P~zVg{C|QUOMJbc7q<uI^9i;gqF$W^dkJzT
zDbs0N)PV5$f|p6U>4H}Z(x!>|Dg<v3Tq}475#`kgJ}mf%#P1T^Blx1=pNYu#mf#11
z$0Yu^Aih3S`EJ1kBJw2)b`jLJqbZVZuwag$vKd9bDUyDMV5!8<6<jX3O7Mq7<l82A
zkKh9muWdu07XFul`y}0Kf^Q4HC-EN&ek@ooXhxts^jn``D<b+w2jP{CC*u1{_)rNS
zMMOQv2|q>nA|mq7mhf^3Un;z|>0C=5bx^jQkiSjR{YcV1Bs^|g_W2NmXvN11a*T;`
z)Tbe^i}2kA(**kn1_bj3`RU92lLXcM8hnxPWr7ug>b{M5DzTYwjo{6KTLrfX-XnOw
z;3I<SevbUKzoHy<UkAP@{9eI73ce<IQ1EYpM+Ad{|0DRRpqKYy$W`}!V1n=$2(}mO
zB-m3>?Kp<?gN3JNfO19(s<}$wIlRd5X@dN8CO=nD%~b-wM0kEuGoC5|;w^$|&Jy@a
z;qMl_U+`hUoq~@GJ}3CR;9kL31pgxVSHWX~#|8f(sONyVct1xyA_UcQ3Va*k&vvfI
zXvsHDkmd}OKSNN>c>=#c_{D-8u3@_C1aB1FAh=PmMv&T6rr#mBQ}9VaWy^wi^?U=q
zDB+FgcDy6u?+dEu9n#kcUoWVhdkE({7t4(o)X%#_;X4Vc=O5Cg2%j$4cy33YgpUxU
z4F}~H3aaNJ_}RkiIUS3I*K<0q6Mntmt%7$5Rtc)-BjoKA{z<`S1osHOD5&Rjyej;M
zg2x2E5TyMC>)lE)QBXe*_1ugx5<XsViXa!+Vg6Zy>iGzsb}I~DA$X(UI>AkXw+Yg+
zh3Ov>q;&-O=LPkgi#LSVb1wc{_|F9YDX5-@$bSJm<>)yRw0t0+Etn@r>lub$DmYb8
zJr6<aITH&coHh_le~qA?GqFZ^n%^+KQcyh~LEkU@4#Ay*y9Hkmd`VExnRs3JHwE7n
z{6H`$sOL<a5dI6n#&ajm<8upf7Yh0XI}7#_OcPYkRiqyze6HYd!Lfn`f;2Fq{8@r}
z&P0Xq*9fi@)X&)s!mH;j^6R-1_e%JKg0$_T{9S_22>wctMof(Vli<689|+Q<iSZ`{
zX|_Z@R*=?9<U0t`h>3h3K^iKNA0bG4CGwXG(rk(R0zsN5k>~z4L|Q2k?-iu668R?u
zX^=#IuORJ`$R8A>c@p_LL7E_ucMH-IiTnkEG)N-fQ;<eS<Od7V_K5s=L7E_uFBYVk
z5&5Npv^FAtvmlL*$X5%}u!#I_LE0CQe^roXM&v&bq$v^k&je{vL_S84hDGE%2-0|n
ze5N36h{z8YyjXC8AWe%HUm{5JA@XYkX+=c7Qjo?(<bNtigCFvL5TwNq`F8|s1?vQ9
z_``U&AZ>ieUm!>uAM!l}`v?vYM7M-ZC&yjwbO2kPAfgnn-!mJ(U-~7!vtX)VreJ@;
zL4qR$M+=S<oG4f%I8$)CypOabk4ozD&uag*Cg$Fp+s7UUR2&Yma^3LH^NmNgay*Al
zr_&`PkTm-a9n<l>M>{+kl^c$KoreM0Nb|JL<cP}!jqYq@!_$4<)-Y<&XU_)>Fes1p
z;sC8v-e<@(%MqZ-;zsGFMdSX7{;r))Hw^*Ka_{Pd?>D4lxhzkYTLD_<0cku8Wtg9Y
zI2~68-YM@`FZ;TpJQlCztpTm`fHZy&dCaSwj=LTKPI;e0-bRE`9<N6&?@rJ<4@hGG
z67aoQI~{i$0-W+Tq}c7GJbZG7<lPUNc~ar&euj(g<3{orzZ2e>?%p<MHut6_K2Ecd
zS39<Yj^BRH`fWx1;t|IBwSd>{-3uCBsSKdpM93SU8K7=&bI?c^a`!>r8zC;7j_DoE
zGd8k*2&5huMtrJV)`N9(%G-~A+7n^g>2gC0$7H0ZEa>gW$XowD12WSxQ~NZ%KRssN
z4CsrQH)k~W#xC%rxi=AkUbXQzuiKfq_O*KVZns()+_UAcUVolz>udGiRlcLEFh2xa
zx*tD!-Ni@#)a>qn`*>uOQRk1m_{hivv(6t8xv6=;d(<-A1ATRVx2w+Y!J6E=3j#L;
z)(1ue?hIT~?;q5meRb{s%Nh>qlKR9!!{INfZv|`xYzb@$j0eU8eLx@33-kirK=+`Q
zwchm;Ya@HKtc~a~vDVYNWv#pQ#9Aw=Wi7NPNyhO{uG<;Rt@PIUP2hHSU7~dyczpoe
z)1aOP?uE}EU+c|!rp}C>0C}jr*(td8v+=cY`7?q)K9W!yxxQ0y^^xYau~TLQ?|EZ<
zZOoKT!Ry{=UhA7PBUrO{d~GyvRb}(qsAV&P4`q$7ZMJMk(4BA9`K`{uAAdHXHnzv$
z;D)^`f<2#}2|1mE_Z+z>c=OZO277Fu2|1mEHE#?GuHQZ&xUO<$aMj+@;C+=D!RxbT
z2G{0O4)b;ix;{&&jp<Pw>~N$aczr%)QAU@bd89b#e}l3pqf5|uqcnKqUdk#BdMdjF
zJ5CA9xCeFdwJr``ccf3S^OUfR8pv1`l93d=A2PZq8PkLJR~83XPoZqeSroi+O4p!?
zx<t3`7>t;r+f@?uAL$x2LhULI-t<ONFyf8r!JCwvuE7p-bUnHTYfz7<sFL8SBYlHi
z=CB^qf)7kd3O?Y--}Q}-!3W-09$de-Pq0~K$6(j(CBf_Fu$_I-HZ7}L&_G?9MU@8E
z9MSDb3Pv889$bU`k#8&uChuJwylGB{;F|5-g8r-y!N@tK!3Wou2D?q^7<_Qb^kBFA
zi-J8=x@o}&w|5A3+uk>5pFe-_!Ajje9_x%?*Q{B=Rm=JZZ^-Y1bFv8a&P4dK;4Ry;
zg2_04k(K>$-d2A6`XkMby3Kb3KYlDB@XRrDjybUIm^q~+=v`kD?3h&&bmilCfH&uK
z4f>ar1dU}~aU6CAr?1ZpCgmRw=JXg8?1X+ft;aRN`_NB^wjLPtpsyCSUKV^{`|)6Q
zR8}x@`_5o-)PP_&^p%LLmk#{0&W!ccdh<QCk$WR?9S*CFcsc^tp{LgKv>R98uv+(a
z53WK_ZS;0eZB(VFwi#+V=n<=`AYg90+&qY@GxE+>d3WVqnAbYb+~~nfuE^Mq`_1ab
zfnu(*UW1jrt0n~U0&my4<|GAh^;MaNc(2-d%v@#;{22eUg58!a4n8>Ne-4;~-$A=Q
zb#BkQ2Yg3w^|`7pYv-=I)mvEFcE7tW-i7t}tyHepUugEXI7bU%IraX+3H6DEIq(ze
zTLD`ETLN1a9zKv^CZcZ5G4Cp3e@D!;b7R&ORvB;e>49cDpF0+R^K%~_|KYEBU01^6
z80F&lG`z<9VLsIdxG~%JX1AG-8?5g_G~g|^qLIUlB))H8O4Sx-F}-TU$>q5Sob@Bd
z^c=^3SLBTZx4l03&qxoQtwJKp30@DU`C#(YZ^4BpPdyFJx|p&$4<lJbGW80Om=UEG
z<Z(x4Fe8@AWBFe9Lx}TafW}^s-9d-<f*j7kN$w5Ij5$%=$cFcVoJ{tly&!2?6WR-s
zgH`5o{NZ^f4^Q)LB;Y#Y*ODkgOmsB}bA^dyRK`Yc!=Jg5EXTB>$B<pc;WerpeXNAJ
znz28Hk6|Uu>&cpveccE*kV!>wEZ6_OksQqwV>!D>aUMJxeN?-dH_=>=3M3yVli4iS
z^zc0rVh5qxe1(x%uB_qngxF`v@{P&P>qm@_vzlynBUyeA*eo^qv7E=WhQ;2E_sdw$
zV^Z8+#bIT0#c`kK*riz6Tyb1|Aa-e{a0?aJN4V{Z>nq$lit8s_SG*d=Vldv8QUK1!
z6KbyIu}sH1LM&D;Uq_|@jBhS0s@R2Oi$m;rY@pZ8nO$+*S@XNFoo0BF1E(`^<?`69
z=z*B?z@d*=u#Sby<4!Tzfz9Te1|quv<}|#g2o6<&S!<H`xy`(%h^N6Y3y~dOr9#$_
z<5wY!0|@~|UP7>wHd-<~U&W6nl)x(kZW4USw~WOzt4S=knbK+!H`vVFY7)F?k*utm
z#8#WBs3vij%`B}Zai7gBuO`7UMHoF2BHSu_Q8fwbKw+~;7^}knKYM2aUsZ9p|8wrS
zNiNAvKsFH~UI_aV5(qnL5|S$flt2Qql^q0&fDjN7A)-}KR3K=PpqE;!R(&llwc5JZ
ztraa;+t+HfZWRIH#XS+*{-0;gGdDL8#oFcHh52OecYd><Ide|VnfaX=tf5Q?SG|S5
zJ=z3)No3~mo&&v3g7rp3=EZqL_!53zSPYtuS-w9a#!V(%P$DGMLhIw7An-AJnhBpw
zumC6rW4-sRAWPxsEtUi)%8hd@$7Rp<eF;ueLTkAqMhCBI2(w~zaN-ie+!!6}ePMoV
z8yq}NWQwAU>4D#J*sxPUg%huL2PnJ8=rawriCN1!D<OowtY?dQA*yrxSX~9nS=ddc
zuySGttcM!Mkl2_f@cUa>G%4{BEW%gDI0wyfcdXSNjL~r)EF$F~gFIODJfa*HdiN`1
zbtjIqX~r<GATDxbF)K#LT3;xN(eaEg42#hb#ti|{MjBoIa$hKo(XrVV%42lA=nLax
zbZ~Y7X(q=?;9zyJdN;upnat|lbnpbipS2!joaKaHYaFF&YI-=Uo9x_xV80nEkv!mR
z7{=KFW<xjgVPd#Xw?}N#d{tg+{k+B}<Td`UNpEKMoegIuq(AeoNx#J}e_TTPaeqzv
z?PzZt^Vmm0GwTC)E99By=R1+y?z_h(lri?NDWjENMme=S%*>Xvp`5Jo{U@-z0e%@1
z$Xk7Pc|v*Re@%I2w#?ZuW*71g`+1p_=ZE<2Gf18HF@H_I?9XVcsO{Hq4`=`G;U7l{
zSq_`woIC83VAqd}ySDv!cvoEQ@LTT389{D_ZG~%saf-UOtrxj{{Bl6<Bkk1y_vySU
zRO{%M)p`fIYIDDqrE9^J{t=hj_{fKkjmF%I-*P{0F^}jHKW;I}3yg6S(iJP2b3Yv0
z{B%V;`t^R?B2wv!6VesgbPvMux}R<+TV%7JZYZgAMG5JK+H{Y?K}~Vgr;shT%}-ZI
zD&5e8bcHtE6L8G+(-p8CZ}QU>kV;pWkgmX{dj^hs{dD<kbM``%olh!V0m<7Y{6{3@
zk#F<BoymFI&to*n8yU7$$RD4O&c>~QBj0bA(@35->@<;2uJ`?ilRQW8FCusO{v{;O
z0sM!N&HXY*kmbJrNOHXIKa$++`<Ig2eE-wQ7k&S7GUy-M86?{P`Hv?fzW*rF%;DlL
z%{%jQ-+v_Ow@cmL5FK!Q<*@hyf_ND>Sv;mx#{Wt4&dYgI{1Yb%O?blU`n-F8ZqiR8
z@=*l-3ApB;!x<35%xrU@e`|hc6{Al%EOH}wqVRv(P58$-j{n&gnF31*|G)Pl*ZlY1
z4v!?~Tz<hsr~m)8jJORJIjxS-!E=rhP#t6V51Xo2_%w~6mX(K34$NZ_RjK?1{rk6$
zQShHSrVvq+%{an;%vt6p{JZ5dkujP0#YurdL>V??qDhpEwwYseJ>0_?>5dD7xUlX~
zRDu5kK2g9Z<=?atf2Hf51NHu%TxlOG$U}L5aimQfE;*0&?icezgwR7?_aWZcY^dye
zElNg=7;$<pWBP_Bb<aE9YnAPNJ6pf)v%TrrUaxGgJlh+R?VXnGJp&zypRLaJegobK
zz6q`a+m>)S{PEej-U->gym?>?@Eq_s5R2tE$@b2N3oGX%9xAphyDKGzSt3rauNA3B
z*S`Ij&G}sAzZVXy7e2Evq~l0MVJm=c2_><_obEYT20x)jst9Y8gFJJ3qS4SW3CR%O
zYsu#6)vLEk@te;35MNhRx+PwVNN)E|xxOckg{_NL#%=`5P|~7o@1a!@?;V#-KVk&3
zu0pa;+}~DtA6=O3T@#4l#C6AL2-fnSLttr@pld$Vn8yz>PKaPZ|7@?zkRJFFW3K<r
zh1a-bB)-Pz?ET@w@%a3tr!fH!*9<h%`%pbSk3W6+(~m#>ougbsy%Gn^XFC3h|1;(<
zocZmtc`If+@vZEQw){6=>7VNN=3@tKpYDH*VKy0v7eW2~y6+t7c@G^l`LuZz!<NpN
zTrlSJo=X<asW@-?;@MM&o?bS*Y--=^qO#Hjv(KAs#K{mQmo8p-_UxGzOD3N-bZFg|
zAlS1wajpOOvi^02vI_sv3;OE=9dkC#xi+WZ8!gvwJI=fXODd)>m^phY_k=c0sdJpT
zZ^XaC^8IF@Bk?<mOA`Ji@jucLzoQtMF)OL`grw1}lExgLRMs-7yhYO3=1Jq4C7szc
zY5Z|X6PhGVY@9SHBWZGa(zn7%Q__;ArWRzZb-gky`9G^Lc}nus<jKk3N}iZJDS3SI
zgyeC_XC{{?k4+wvT$Ws#Jer?p{7df%z@fi76Et&yJ>vh(gZP*nBa;boU0gm@V0bXW
zczCo(G@hC1t@H8BOl_jfF{(P_nVHf=xrwO{=LdbmA(T4vb@mLv^e-PZ%!6M2?={T7
z<_6mZpohaG!*bA#wd0zkoa-c+7s+9AexK2i#N;kVRp{SG93&QqQISt*j5kr7D$W<p
z7&*dMNM0*mDQ*#eAl@O~BXS&_`9C7QD840rAcoK&jMqZUBylPuVh0lQ`u)VgB;prK
z=3D_~^S*|7Tn2~oOoh*tyjZf)$3?i&!v(LBzj<#%`r9O%y#f&afaHfs$mU%G@t%`x
z^lTyjUh+GNzhCmll0TCi<humoHzJW=Gs&$ax0lQjc*Z+L94Sr|&HEd|jovJHiTpQ-
z+r=M{DCb9#9~2*x|Fe=gBEWbrOUCJ`rypecAI=N=KhF<`U`g`?4tA8x84&uj^OF6<
zQ^ld;2yv7+O`IiuTU;nE6HR|azE?=TTD(@=Dt=$QMdbTG>vOO8kocJROYwQ}f5lhC
zx5anG_r;IJKZ^mLXOz=OOcz^<t;Kd?N0DE{n|2ciiYJSl%VBt_c&0c>wE9#03Z3!J
z5ziG@h^xdaMXP_lMY6dLkp6!p-z9Ph3FiBtXs!duJ0+X%qad5>0ensVZ;E@x1L7y5
zxh@djd@lv2u>XNg#OC6OqWNwL;pX}P^W+~DOT=m7EOE7Xv1q=BLi(#DbBAJ<d!5KR
zFUp+CB7ZDCAU4z||CRiIEt=~H>CAUjAg6zr&tB1dM+Ny4$(&VVcq6f?*it-6w0h+|
zB<F|?^~t01H{&bFw@mVx;xuuVc#e3kXvQs&Zl&b!i0ec%I*ahllC55OOfshhc|06u
zARiT<5O<2Z#Fxb1i*Jio&-`=Ae9>oq94{c7h#WMaoGEq?yNE-?d~u{$DvlQ?i?hVJ
z;!3enTrX}Aw}{(B4verqR{#7#$&ZRV#a-e{;_t<`#dpO+;z#1=A|HELPDteJD&>gS
zLCg{J#35q7I7}QVmW$)XY2qw#zPLzSF52(9IC;x@Y!<hRH;H$MJH-3N2Suy5{*2^Z
z;)^0@gPH$(VvYE@7{r5<X&14H*j&sMBVwLt_0sbt7l|{(IpP9wvA9B9C0;6CE^@w_
z^|?{JO|*LFW-VESQ*V;-IHOHIFaB11S$tD`M?5HgAaV|z>61mPhu&0jYq71^N$e)t
zHTzGI92HAMyJr75$qm=;=R7;hUnZ^+*NB&kSBck(TSd;yGyR?7ed15W$Hk|_=fxL9
z&gC=xJK{m{1MxHQ&tfv>_ZdG`Y$~=CsSUvJZenk-pJ?^o3nf!ufbqwPQ^XnK+2R6m
znYcn+BVH<AC2kV8iZ_Tii?@k)i}#5Si;s)H6rUG=E50ngDZV2f6h9EHUj3gXCqwDM
zw4c~iY$>)C+ly47VElgK$zp*>oeI-_;<v=<B9$x{zD&GOyhyxUyh_|I-Xz{G{z$xE
zd{F$k__X-E_=5O~_y=*Hcu@RUtQGkV$NDCV)C!?|f*290E<yjEVy<|KSSSt`PZ!I@
z@#1uGwusw;6F^<;^E*US4*rc84$$*hbIN$hw9of{gZ@2UVE^s6y>OuFY~I<~el&SL
z;=g!&Go~GW(S#U>@J+*b45R4`i%aIH@%SFkG>PT%*}xj>EQE*6n_*4RclO&#C4`*<
zH%`Bk4@=VpFK(Q1Z3#D$@UhC&>kKe4zr(mc@?FRp8#WCd*3GaNa8MQKYu4DX$?!-l
zcY9mR(cyiS<+2@YxqQ#FY2b9C%^W8}hl~y5dtqXJi@N!Jn)$JKo8KC^Z5lY8ImoYW
z?4~Yk6~Yqpt4zp`@4Pm@&2T5?w+#958QU5gwgDcA`E5XcJWkdR!!z;xw!_UdIj}Sj
zBEmfl&KtvThfR#P5CcAJD{B}=d%tM?Uq?KS(OARdpt%<|v3^?;j+Y}^_IRI!8;7?D
zFlKq{ucv!|EAsn|O$4%TG-SfzIrkzzzRMmD|K_kPm*<CdOK4Unh<@4*e%9Fhu<u2m
zK9M?eG~N6D{d(v5v5&s*MF@3+`GW3!((;9e@<&!h3)imOv8yKZdS!HTQU2VNO&R;w
zhl3mLIsEZwKYbsAl!vxgR)vDmz#$L2TeNY#P03YnwMwe$9=!v5CZtBOgTV-QaDGj2
zRPFBnaRSwM6m>0fx{ulw+=}&MJD(VZ#%(a;{U%QD=-}x4QFmi`O_TZV$)z<-Rzg2F
zSYDHfy%(A|PaRIlDy_+!UtZH{<zt7F;cf+Y^Y@-M?&kBK2jAFzQZ%``W%T)|dtIab
zUQ*IFuX^TPt)k2sduM#x9Wb^gcmZ?zbazYalkq|0Ej4%oecw$j+;>_aV}E7Fh?-#c
zlwI&GjqM3;TN-5zf4}FYnoxcU^oFkr`8va>?KjXFzQO7YpM+gDe4SzJ)Bv4f=nGdw
zn?;}Bvlbo3?=wM{<8k5Fa8?Rz4>0G*|A8_vwP8Io7<%GhctSn5j0hy%z<|f-w)-nw
z1i{OqkKJG4myGjk`q=#yc!_yGq0fZN`5Q|59?FHbaC@LmTbQGk9*1hYR=kkC9n8qz
zYT<JF`dck<tj#l9EqJMnHGnhx&>S{n1;La}h>7~HM=W^mWSFnxoJ8H-;N@mdgrsW3
z3SRBL059meKuEzWa5{&5LZ>^yK>E#0m*q6N71;#6^t+50XvFb~U@*NE%g72gGM9Lg
z#E_G89ZN_~Z;Rkmmt%I?{Gb9JG;Sr*r*ZQGI->9i^S_IG3NxHV(cBnMrN|*Q-ZC9G
z|7rYk<Sd=#xrGd6Q>C*u?of&sQsiKiTSV~|Sfkuq%tPBliK@3o%0wcgj2vZ54tyGA
z<kKkK3n{%P3mF!M$ek3^*#hoxR$&!HYU!3xpzc)qTt+owf824>r^m%hC~~7!Ka^?=
zXy;4e(U@)gcT(DI?4+56!&92MX=%`?P2%F=p>$uL7E7QHK>uh2k=nKrQ?uPu!@l}$
z=Wx9>(bKe!I@NOVm=K0&wR9mSD(yo2no7I81yci;JR8Ri4cuppV*vyPkn9{L0FmN`
z_e>~A5)5~p@$n!yN=&HH#`T{t#t`g4o&ycm&)^7{RHF%=O5;yQbKl<<41G*QjvM|@
zg+46d7dt5)1P3olXrmBJA9Ox+%VKnKIsgF#llcKQCI26-Fe#@HPZ{R~qP<Brh3Ekb
zt(S@z9eKVmD@Ml<Uzi)CqsSNL$I9VgQ3;DQw?~eJCi7B)^}@2~!|IN-6u!oE!mr<i
zlRtseZ>q^`ou($s$pmW^zz5ZJ>G|+w%q95c(*V{cB_1@+aRiSl;4GT|GWfRfJ`=yj
z@X^Rz-Ojk}aNYrn^u)u)Ifd}kSImDA?l+D1ID%OPpi>JNGX=kDQl?;OSTUA(4HhdV
zuZ+<FPx|xtcyMT|x?>#6a2n>b78W|Y6)`$kNeHuydiHi-m>Z*ml|{(>7z<?;p=w3=
zg+dvY4!<?aSyB^IXgNHMnSx)Img?{|+c%V%Te35zDp*z(q<fc<$5jQ-tP0Z2qqpJq
zSQ7I<urclN+Yc5Um{12OuRDQbOf>uy!TKGbj9|wwDpzz&ghgL&j=FP}fl6AvJI3f_
zkAPM=(Zx7R3BOB1t&3f9Jgn5Z=$s6TyoedFrVKh*CHSKxW7r6lusB!5y|8B0YugxU
zSZI24ppUP3#uoW4Ebb13-}WdTZeu#(_aH1*qb5Fq#l8b>EPyioUNEt)MR>5rFcq&F
zq&h-qCPD%xUeNsVhgV;sNt9ngSioOs_`gmuY}V|V^RW8t?5S83^>5P<dlU=SHp=!I
zMZ5)OZQ6D{y`~XwQKXZX3S@VN?$ht^aO0lApB(<QH7;m8g<5p)<b|<*ZAo5UcmCyi
zlcD>y25Z|+g5HyNUbfeK$cf$$p%C`6lifYnyBV&gC7rz`5$_dePS!FhEoB&`CGUTs
zka^dtAx2%PPQwT)H~sRk2COtwe8r#v@TglgcFEFnu>L02<DD~a@zlhYk-E~~Y2jG2
zYV8+_iL1Au6u(ZUx?j1P?AO(~N<0>v<$5YlbxKL~ys1dV*7=(>q7t>Bke{yu1a+^9
z^B2u_&h6I+`PUWyAFmT-l%W<bttgCZy?rBnsIOFga-fJdDAI+xW#tPO&R-Ilvv6?)
zx@?i+b7st*HEZ^)2vpW)&R());o>D-BYm^;vU4N7b8`FT49p!E>9TnC{Mpl&%<dYQ
zge1LYD@o73J!dS2=GEND;@QjQEt$7)L8NzHPTs(N-@+Z05B-U{PCXLtvb@P2QP(M&
zF)Z*uX35xpX`Q523CF_c#6<JY&^hAxW0QEHe4VN@Uq|PtEu!=P9?wHPoudZ#gZj!x
ziGh5S!9Pbl0P#Fi*9gPIhDHYovU%;sm|jQvBNER)<K>E{h{YnGU>MFPO>(k0Ph22g
zAXbW3ikrn7#aqO?MWfq+e4mkQ-s~a2E_sj0rwx{GbU47zCA)kWfSfM&75U&q|1#0&
z7(ren`8*PXsTYW=NepNi9SiVU#oI1_v&J9N8(kxW->dM475;O{&q;nk^6w?TA=&5}
zA$_g<jSdCm7I*?;`B`EY66N)l++T8m<TJ!F`I|Lnk$#5c`3g5{%pxDN#w@~Vc-*`?
zNYhV1_FKxlhDh^J26mL(RW$ts{(U7!Mbl5<KUy;10GQ7#ajwY08u~90`E*Kom3WzW
zg}6z)R^*c?<9}bgO}tZVs4Hap72@wyI7d2|{tx0i;y&>su}1uh=<$3Z9fwB96U2zv
zL2S4-Wk2~35{HVXiB?CbTyn#;D*0m1^7!0Lax8|tNL(wf7dMMrL=M(4{_W!3;(g*n
z;$vb%U7;7{Zyvgl4~Ki0pXtZo2a-P#|0KHXe+W0ab6~n;4iM2lB6b$Li>ALLyq{z)
z6~OqW--E*?pDvb*=G!2IbI6JDP5%d%NIp+oC9V;#5U&=m6}O7t6OC>j^5Y;D^S@tw
zOng#&UVK4(MdX+#)4eOcCw?e?D&lp@#N#(hjBnOz1{+J}s2Tm+i@n8uVxeetiuhd<
z<Bt<(h;u{^yD@x?Xmy6JlzfeNooK#lM11o-8F-KU?V6O2O18Q~&q}syQobztHSv$)
zUh$Clk@zRk#SM$~#6YTH6Y+S_tnrNS4w9`d5r+<$Zm`G?vncaxC32KlCe9MAF402C
zOGJ)6GTmD7YOzY(CT<sR5pNecSjqGci%*Kb5Y7MZl)C#dZa*eIf(;9FeKn`txbA-a
z&F6mWJwN>0PXhB93{6yTE*4_k;4(9&9ex=P-OHFf(Sl(#oni4fb<}u#j%rwLh0O$E
zJbyGJU=zHZTOn{Z!5SNO8a(*#I$r@fc#z{gvn6D7ACn*J#pg1c22S(s`~T7*W5eb_
zwr&PtK-!@mn>99UHarr`Ep6t+*L`DoOhPV)wQ1mV-a?`X9Wpko0&-%0hwy;GXAK@l
zDy+?q|L<)YI33Qu)ICerh4J|yF+V=g+Whz|WAnQn?!^4K1|y%vtg%i`swC#u1o`p!
zSicNdo8J%NW||yWn*YNy^q~gljp6sgCdT^%GC9&5@MDSx7*mRCIbUvq<<jtZCb534
z5{{Q|7`A@T!;QYY2ry;?@*8LckaeO#H;VUV%3Y8jNBOL=@yLY3b9N%X9C#iNe_Jlw
zoprO<5S-5E@a#i}jLi>oz<v8i>devRfOGMVn`fdQeGYhYS5w#*=759IjXREyrf+J$
zJg~7{bk^G4Sbu5w+)hy!E3rBG>CvQ(IYk+p?>YRzhZ91n`}5PjzrVn1yfIkibaf6r
zQ5lNf6G}ehxs9q`aZ)!9jE1ZBw+iMaZ%C_3*%;W8_I}U{ba10h4+lRE=3Y@e;E^qb
zJsxqhoUCxq&5t-)-XZL^(A_z7b!Gm(H1E2U{6m*l2C^0&a^2v7W`_e!Cq$jBF(J3N
z+ou$>%UcTzFw<P~l3RU_6WH2j`RzsBiW<cxIe|@~s<I-l%IW1Cns8ClR;Pp05&Pb|
z*!Mm;_5G03KH5FnuQs&aJvFB`^j<Q2b8AD}9E3c7cx_frZN|=iwHfa{b9h~GZf){5
z7b$lhz6$=~_5EtYJD)fH;cd?xUZ2&kHub%n+SK(sjbG}{XAtlC!|RKGwL84UyJ1aH
z|5j-?q+U1Su70(FG<V>j+Q75@YXkdt9<I!K^zc>1AMOrqc>#x6xNm5oTa>aT@L}VC
zcjD#IH_{?C!5%49$<+n>iVNHi8@uk{NKGI!xhj2^Tits3#67paA8@-z16zAD-@)x_
z0*z~TU$7^=y75+T{~9m7Dp<`{TvwS<eSOF~<RvFnkJ|TSs8=*_y|+Kq2&>^$zFL!4
z`CLtS1I|dG`-$##*AxzTq`J7#a-5C!PW!ZIxGT;_`@kVQk#=(q-B>wdUs7Nb&d2qY
zSG4VM()g&;ep1NoGiu+^@C{M7H|E+;U0jSA|G_oCo?h(j>RX$c)4e7$XSj1kQF;;2
z!-mSF>LF1l;<Uq=2;eMuy=y}|-64I@@;EPn-e_@zc)vKj-tAMHv8^{+`WJ_<f;$X%
z>U+L_>Q0;q_l@1j)!x?B{a!G7SDz@_V81&!4{gh^Pj~-3&D}b5U%}9(%e@a9dtGV*
zgH!hxreejg!NID_c4t&iZR=J)6uMz<w_VAY)lbFhU)SQ;w-)>TFp$s>3wA~KrFzvV
zC+|idF?Dv@xw&OEp^;@Z!EmVem4$^hO-2^hgu|@)`@0V~*+sV%9dFhN3!H+p-Q6AB
zsV2~?cK2~+&L3yZ>Bjm(I|Anu+7Y&WR)4hUM@d`DP5W%#!~S|wH0cKR(?7g}whEwp
zuPai9!tOw}7R$@3X%a@Og|lihz%UpFQ^C~m-re`_G3%w9OFZa4jT=h%bqIX1A8$PC
zegZ)==MNPF-jk$aP>66$*-rz!EV{dv^EZ%mAMS7Xf*J1abBs^QRe;x%?o;{y4GWTS
z0^K_vMFk2jH$EvV8RuELCv4+yDCq$Phf?wYX&ZPW;PzVeXVh(UMuyY*3^VI6iO!My
z>2VH!-=uHOYC8E3(HpQ4zfdmt2>v)A^O2Jqx`|RK7{+ly<A5_ONj!|;cYKY5dsz6@
z?z`|x4z`2<jf0QF%i*BL!KdN7m?tz29z{06n()&`3^d}G55Zb&<;_rO9DF7b8V9$s
zgu`JTS*pvUadTa`@iwhnzPl6-svPt-E)E8So59QN<1$Y+YxpVrxOqnAlpX&`J8ob1
zRp4>RzS=>56aE%u*2x`U<PmVDZ-A#e(8$Xm8|{KYM%-sataUcnh}}`J(MuTOvIX8V
zB32#q#YOl}Y4j9)@j8g<+(5!T*=-Lr#`92mD^~p!BafndVx4?7WE2fOhf_^q+`9xa
zviIdkGUD%M)$`4vollvq?H2fl3YqE+g+_XVp$pg$zWn19$V=;FYA&b$kg5If&mrR<
zFox?;qx73t?fZ>-NhkdOZSp-P^kt`U1Oi|B{8$f|SVi$zzU&+~0I~cStphK>JtH2&
zm)VUjKrT($h5i*3DzGR05fv(+d6B44A<-&SNVEzS5*ypC;G5KK1&=2qfB*QVU$R6R
z&VWOu3UVS^21*t08pjj}3?O-3m;gkIoAz*FK9%spH*VwA9yffPf~Ev<D=d~3*}j^?
zH+(fP0v$VGkqL3HagHH4`UvHVRc4o94#k-Gba4CxGrq%sQrJ|pefd(SeO4gG3ye1%
z1hdYwVBsX@8s`{--x8Ue<JE*C16B$gQ;hRW;!+fcwL!2uc3x(T!c}pP-kC9bB&a-(
zgEfvvrtnKxgb`*e$=NuP{H>|rc!KrCR?e#uDn6bSztq%rJi#xU;<=(qagz-f=E4cK
zeSO^#yozYQ>4~iNT2qtJM0=C<#3JAZ-$`)n18uS*Mh8Edg0MJ7$Nj!g5u@W#U#Qz|
zz7xvfdjppz1N^2NOQ=8G5$_Lq@MI^znqX`=|Ey19JNYMcQvDNpLHvYrJPC;izw+Z)
z`H`?tDyTcnlh{)JA&o;Z#*9On`6l^9>cl;4oaMyhuu#cZ6{ExNGUdyVf#34+>HU4k
zrUn*k@U4i^(FFB{u-I(A-NhFw%)ahJd|{c<XP68DwIevZi4?1h!Vmii{OfwhI96|k
zsSH}54k~+@)~92WFI2?nFgk?J;$<-&3rFeDVF~|OaH-J2|HSY&hmW6+V14Zcqr<}L
zL(gUr$#GpQgh%i|;Jug}V7$i@JS2EmkmbHNwJ;VL=j3H5=|)r91cH@9c5K`ye5b7g
zCp7X+nhAuT)8skvoY-BAIf!4@3|d<RYXjXIf;B+qbrqR189shRN*AFxHWnh-HbXMo
zV(?|d`PG}k_VTM2FV%LEMAaCcl{aCNozkk{=&GRY8i{dKX*0jWev%kQxdJt`>NoaE
zPK<N3^tYPy<yFD4RYBWfk{w_EI{85*g-y*f1}EWn#T9;6<b47DHYYf3g`S6l2Y|Z^
zGvJAW#uedba9(0xKGRkWQJB{zb6u7ZydZJczA1hS7=lcre#V4<_uF{uYC2wn#eMG9
z)ycV;F$!#c)PT^v<kombyzTh+nsR%ufy!Dbe2tlpU;kD!mW{Z>9KcxOK3JnoL<eh*
z5>ioue+wFIZ$ZgWURvp7#_H}lV|mXR2Fq=>vG^37{w=7C;A4r&mk!>OkZ;|sX*B->
zoo%Dg!T&*sQg_Q5%RARi#&<OFC@hv(tW!_o?Xv_HcUr<f`ci^-Q#A7q^PhFAJwQ6l
z)09(2@K{YGIv#~Z=>-2d8GqXkjDTE?u{{Bca+W4Tn~S~T5G>9$G0Y@BuTF&v3RhUR
zObS=y5jq7HH75MNgCpYgHW}7t%4=;gER^Din_+QhcFkRma}xD3rN>WUQGMcZShPD9
zp+<YLQEjI7aI9<&2S5CG$tOglC)j@JRLA_Z>tg5Au5CVbV(>AB*T>DK`eWE;kNZv=
z%0_43!oe}r|5rcShO$Hd-mj(g%7g<xFn0XQ@7Kl)KZ}tI?-<KqSHP}<y#&@8R%b2j
z23Qtu4R2;o!ScSp6PB|yFTf@mUO(29AncfmncX5Cx>a+gW0&fw)B{?gebSdy%z_3G
z1T-6!qqHZwId4g(X}uo@uof0JKd-<R=#i7WWszP~H(MI<j*DP9EiMAKBGL{@XqkO_
zwrd|c6)(1KAgiU9Hiv(RmNx!(-8+pqy>IvKea%m9?_8|C)i<{n7b5F09@$`-tzHn9
zW_!&dSPiRd$Kp;WdDpHU;_Zh{*)^+6#O(8W=d{i7-gVZ5=CPE}yUA;ky`~jE>fWjJ
zw0b&hsMQdz-9;U?7Lm*j-8w{#9^1Q4376Z##^>P={FSyYUOm18Gi_4hoj=5=wrxPU
zjfUVby<Kiadu@guz#3d%SE;SRrs!W#Im4#tN8BJit_b!`7vpNMHF|tTs7}WXCD(1<
z-cZr)uUBg`J?qQX`Z8*Lb$Vv;qocyvKSIq-&0cR`^<&CzSQh$AH&6H1dpo0#vuNnT
z*>mPBF{j073!2l$6ZK_UZ(0Ma!Mb1nbTzoI)Pv)Hf+Om|6=ux!e)zAycX})PZ_Kdn
zKPkn3Cp|cxhcD5CJHmeH@w*mplX%3ze{hV|aJZ3rRGjxBTZowUGHW(<BoV2H{5f~U
zczo_5i$y+8Qa)3hEY1@bh+n1$w@KlAa$-I=i+77gZwda-NdC3>nz&c|MEsK&#8VFQ
zOB0)lX3QG?S&}&-&3F^VdE)sZpPU$e6^XIUP2#mA1_#aFw&0zLX9m3?^SO@cexZ2J
zOa7hY*Cd-Yg%JOs<XVOQS+da+LU=1ad4WbR2;@5l<zlg1oIs-7S(4{Tu8@4b<Vz%P
z7H<+cxXSc=RA&DC+Kn=w6e;uRko;fy^9_sg9?2g_HhMcq7eHTScnXQR;U*;f+sHp6
zxu?SWNiI-$RI*w72kFO4o~iJ;l5yJ2`QcT~^JMxr*hDg~efpaxX|SW@u41l;OT@(E
zD<<Qc{tfc!obp(4j(E0suDDcOC9V;#5U&=m6}O7t6MrDyDVpm5<^D|aBjQuyFU6Nd
zb6p_*A0_V<`NqZib4Z6gEdE7o!u|&T=3*Ps?lIj-ayPNRI9TM{9Mg{!jeaTQGbPUw
z=ZXu(C1O2&Q=~K39eBCItHke$H;6Zi<~l@tyXF_)xLBX3M5BKSdADRvsW9B??V0Nj
zGRIiyZ>~eo>g@&DuOWxT#$q$Eq5fW1`S%pf^@{X^By$Rf`Hd3!UQ2nRI9;4AE)!RX
z7m42y*NYp(?~2vp?c$Hb`^2A$4fXZ-Hpu$y63z7v+3M|aj)~z1#gD~Wk*_}t4~psH
zaU!Rb7@jF|l8SOKaez2PEEb2094cY_apF|b+!x@_aT10v5YH1ic|-p-B470>TfM%G
zlDCQ+Sz-7s;_c$SA_uk^{+Rfr$p6vw-zEM|d{ul;JS2W99v1B$)G4^3F`o>vsn}X<
zD|QsSin(H6afp~No+geE$B5&^Z;8`IP7|^o72*ZrYVlI>a*^|hjDNj&lX$E6Bk>;b
zX!?J<6z@gx74Z+^JK{bO%M_UMKNcIVHO6^O*3a&Voh7-m*hlOya^92i?Vi{(C7&fO
z5$zt>oEK&MD)IZ`E#f`mPsE>#Pm7#KW%{?oeWKmd`eVtpA}9M8KUqu{j}s%J-OIYW
z<X&PwagaDv{Ib2QCn)?|;w*8l$a!AY=R)xk(e7!zQSvq7jpEJX|A=>qkBd)<&xyN5
z&K$G6KZ@^(hs1_^TL&?-%=jU(vDi#(Ew&ZAiP@sv^Ln7<hI?O+l7E>vS)3-GCE7i)
z8?H6BTHzOq4c8jGM*i1{+r^ti&Ybi39uOZDpAerFe<i*o{$Bi}xK}(RekA@$bnz}>
z+EEOPEyNQ<&fGIzwm3*UMJyJFi(^E)_SjjHzb!5n?V4k&C0{IFEmnzJMScX$dfX!3
zE;iho`)T<<E50bcB)%=aD^e4I`BL$ZOcB#WDkRXqo0u#16{(8A@L}T7_UcBrcDO#C
zeZGZg(&Kh#i0T+Nd=73d|A^Q@>>`@?J=DXz=YgDcVZHLjB5{~FQXDUu_dmoh&~ub2
z4=Nh=`TOsok9}-EY&5nEn%S7n_~kjr<AX7r@kul`9?vh`>_0S&$7dC5*nen7z}hs%
z0|6H$#Is?iArM{G^bf|%YYqKrJOj3b8{HtThs*H+n+8tjBJ|yl=#a5t^B`L{gO=i;
zma+gD8#WtqV!7cHF}alLm&<nGagfVlZ5lY8eHieF&>>^PDj+B3_c<Dr*A|Zh*~atZ
zdz?)Jr<2+g>LGN<*s#kWC*~LKa^(H6uSYzahFL5|e*A{b8XI;UJQDNUhWvPZtX~GK
zJ>DO}%``c%G><m-6(4-b4`cYfu!-^BJpSwHW0&JX&bOI?w!d(kCb51up?<dga7gj`
zJr6g!(IUW@&B*WT=wsiD{P=Ebjcpe)p}Cx0$S((;IGnH4$9B+9zeFE<KyIBn_EGo4
z?%O9P$B%w=ee9iV5L^~{23??{-_oi1aZ2nbhd=lzaJYHJ<_E5dwv1wZuEM0~;-Yz#
zL#MTi4k}9CvdQ_&r+@xSa&`8iNc8q;H4i~s+NpWSd1N3C+&}i9`x_i{cnmV0XIsV;
z;{QPLljAN%k1}A_mNFv`fuvs{2QP#~@wKIXibP&F{KVImI?On&8ON?Ibt{8INz^)p
zif0K>x1iL?ki6;q@fVbOgQ@)mrOXVvzn~Nciu?topuTC|5`!sb(98{)F{e<l88Z(C
zuR>8tZdd#UmlzeqWNL{xDO`1Ybqcz-vnpjUelJY989pmhIC6AB%5(5p;e<Gx6uiLQ
z2Pw1}KUj(CE}&5`8*x*)`V^;0vB4}>pQ=UxbV0+vL-tsG>SiMb!hF-k>QjRd54xb?
zyD26~3^}2<m}_!+K7!L-zRg1Mu{{KuK|UO}I}&9;9W<Yg2z(o}5VwG3@XnZVIy4$t
zK5b)`=niFpPg7)xZV|-~DZ*k=sR!}P27;;{#M4+}AK2q~-g1$ksaxu8bdsC8qXQN2
zY82#gHuLw2a^d{ux{E<9`!u|nUHB=vi{oWvVqh-CI54soY6%~I?I)CLSBpwbTrDcC
z{%TR-`m05yC$1JXyjeZ<#*F&wMd2+jalI(3x2V;mj$4OKf{$}^o1r-_U*kG~)QyF>
zmp99HP7MzUUzVTY@y<zu27|rOkS7gp+(+t62RNaON0|0@#u5X3UxJCKL{}Qu0Dy-R
zfyEp@!KBcJ3Xtr}0cUA|WIjwdIz|_>K?3~74R7#J$s%mrF$r;b$;S;dgl<A&zGVq<
z%i<B?U}jKzG4v04V`8uk587%WZqP=^j;GIw*`r7E*kCipYJ_--_@!Xuut;lWqCW<l
zf&BgNUASi6f_W8x`|34MI&P$cmr>!ZD9Os2m({)vcl>IV9dPSSx7RHigY_|{o?cKs
zZ0gA3Gfo4F$BY>@CUGg5is=<gmpJigWy2>HPd$Bj8PW_L_O<uQicdi$9HhT<){&N?
zF;k@VX1Dz**Lq&@8kHB9l~0Wp3?DgmOz{^Ny{Vh2$7(d^%sywyY%Y}Z6}xN2^DP*2
z+St>J&nQ=u)GPcSISC)Hz!?Q+3_l|pS8Vui-+e3IE@fkf4lOP#`>J{Pzkd4t3pypX
zr<yK>4Z9j#1!tT#c4PtWz5ncGYQ8W(&wH&kyr&jqw7NL?lBDkhFZC`9T;={tuS<hh
zwggl6zk;4#{0-HQ^2NQc8YQG<d_03B7!R6xiN^CEoZ?;{X1*hk{6}(n<0&D*cwdnD
z7E@<D%$R3E#6K<bzm4<pC)Wl0`F?4y%AV<TsBk*WI?@fx|2JT7R-KS%Dyqi!^=~q7
zpUZS;ic`d5u|(w4C&SIS4LDEo0`UTIjkr$yuDDISMZ8<&`yliErMO#sN&JKOj#wl9
zS+w)_seCFxK4yLrY$-WYwDb7<WQp<2d?PqV@>20TqM5%(`1O=AK=D1%tYd>N^%KhA
zgNkqF4<Y|r{x8Y@P042d5c$0?`4ffXfyU%Rl|R<Y%oie`=9E!xp8N-hIBet3tAODR
z$L%8W?;v&;dx`x-^C*Y(1(J(JbDrTpN%9PFj%dy|!WT<kA+8eFit9zbsIZ=V-X(7q
zZxino?-%(d!+6h%FNnVtUl-pNKNLR|?L4)|_C-GC<q$kxvYn?k{Q>@b8DhNt;;G_L
z(Ogd{{`JpzG^B0+sNyxJ|2G}K#5!cz6|<LDWPj<6;NO0Cfi`F#G*$d=&DVuQgYIoi
zJNz;pUXYDx7>{8zonb?;M~jz(I1S4k0zYeb9%(q<iObH(hovdUg~j}jhh-dE%H^=O
z4se<QDz33(jSb^VPGWwOk>BeGWPa>ZHos|b+ca=G|AV|5C3sjTuQ%&vy!&wAV-h^9
zlh<crxkEDiFIZSE{cX7y!EMvPY4%i#&>>^PE`*$z-yP`V{9nlY_@C6~w;67m22Q67
zu93R`nRQ_s5SEzVg9-WJ_7~5O_ld;(1|Yw)5<IN)#s>LuodtW|;Ed<T|2IsN14|Rb
zNuaKfH4LNW|D(isAE2@eZ6t*;od2&#Yi6a^<xM}f3(ZroiO2h5!twG+!nWW4!j0-I
z0*u*={Jze3=iA6{k4*&HI*|$8(%FUl^5NME{!L+7F3%6^me34N6ZF#}_*rA~>(zT;
zt_Cp8Fy_(LpZG_NcRCHmJI8#D@y_dT0O8Nj5<Tsa*dqfm-uWVe>W_C$L4ZH3+4XeB
z2_#i9&Q7|!Pc=R%=D%Gq=@ACJMlU<wIiEr(=?WBv@y-mOZoHGjX&y%-HQu>`&PX9r
zct2o99e8i?sBjY>@8tIu_=X*0QmAX_LQ0_^y9&lT#{>1pJJ%rGN!g2^`s1BvBe@;#
z{1HMMjCYQK7ruk%6&D}x{5WjKJ3kGZf8iMKydK%(+xNQ=FOU@o-$}7HY{xsPcoh6h
zBE~y8N`!CU+2_*T*Aa*hyW2ycv4cAC@y>$ycqa>S3t7gQupI9k%JOL&vqXP@lTQha
zS)yB9f4npLAVT;*-yiQB&Jy`A{;1=fPa+-dvGLAh<DIy19vknRJ$=T!$@3P>oWFF|
z?8)a$pE-Blg4xc@L6a9PUU=5x>E}e|%$q-ZNu<m20sXp8K5N0!NQGH`7Z0!zyN>Q;
zEVpYG+da3>Wcc@7uyDcbp7pX_a{dyH4G#AU@;`;Dw;Z)U!1A|#O7)cEMmqj|#yidD
zE?*q!NgVHl20fN~_D3$`1A^w`qOUb(d4#tBZ3R!&{P+M@y%EiS*D*`KHSHSNbpxjV
z@vCENU3Swe;-~bVIc7=inCxEoD_gj9@yyx1qVwig%w9Zi!CBFz3uabe)$1j_j?fV~
z>SQiPhJEoWI5yttyw4$sxbfmo<i3}Oe=do}tM~McM?XB7pO_dS{w875<HaSx{3nff
ze$_`w_TRuiYP@qO+LYsOrK0(M1M&>X^TcE0oqjtV8}CFrU`%2y`vtgOG%rh#kBxUO
znY*N7amDl*jv3l?vS&@NnC@iHSb|5sqm6g|2Pkf~L4V-euDx3~9LKc(1==Z|9fN5Y
zk9p7>8}B?e-pPJ&BW&V$;<52gwu*nP*=vgO-(kG7&p<QM>Hi#cyt8-S06*r@^*gt4
z;PvmQ-)Z)|Fj)rO3vt5;KaQ3-!QMGcfd7N>&Oall{&?qHgkg}A9}0SA7S8S+YW}qa
zlQ<*cakx8Ba1MWiDa(jZlKC_<l=2y*x<SqZki6qiwgx%P*r~77$xny9oEau@(0o@I
zOfl21ZfH7!FtYh`h6RI+5+B**x?;&(e9KAs4Swv%<_NeiOc{s3l_`C2^SmI1|9LU8
znF;}#oG(HO%|Wu@X7@R`8wFb-E;KpQ(igx%P0sZ64G5qn=M{{XA;r!>cpJsW=^YS{
znw<R9GT1~SMmAfpgyYh?AvoRbhAg1T$y(CHM>e@1iP7YwBZ82|EW|BfE$zr=A<L&n
zW0vR+Wr1d7lO?)E6gj<#5q^lp9G^8Kn;f2ZPh*Mkk<B(p@C8jy9w#(8IhIO$Y-ID;
z$mX$;&4xpe|G!5z=k)0fB_CX=-*l0vzmF#8kw<z^Iqdq{P^T?%r1Kk(amI(d{{2TW
z|JyY#O&>6;7sXHN-)$W8n~hNV7uAw^XDz@6fM$d>VYKoHU0tK=?Cy1kF#On9=CQHN
zZ>qcL_rR~x-DGFeq)jJ0oc%L&H>ugcG0vIdBJn)YXf+_*jAenG!e{)3x|{dP|7YUk
z;xEKq;+x{T;z98vk#7#npa1^IWHDXjD-8V$#8PppXkI`NzEbjKB*xy1_62w~WxOnZ
zPrO<2c1V6md|duJCGVE}isaWN@00w0l4~WKHJDIdTRerczU@UEnW+zTZCJ0c*hGwo
z9mHe0ntnU|JL_ulvi^791gs7EBf9p#&DdoQF02shdps<!HCoE$usjZHc)#PiXx7-U
zQg|eesSQAWyAa6yIDTvMn+CT{1E<5alfI6w=5`Did>viQ(AU(}`~Ve-umUo+P7QT6
zmnY~NewD6fQ{0<)PqN15w*elB?Xor@KiuZx?ZS}>n}&I`M}A*NS91&Uv*(S29JZYs
z>T0gTN#MFp*03zvhPs;1qp}NaB*kGo4qheJFCV&)ISKJtF3nT0iO0J=;dsAFS91~a
z`#QRsJCNVk(bc>I`Q@X+N7L1O4=1(A)ZG8E#|T}`ej1E4Ly|`uyUfiQIIy>gdGxW%
z98N?ej9s?E_bom59vXGmjwF7OUet0!i;Zs7S$+<83wym+boks>n}!r+L|bpn*ndf|
z%Qg2LK7`%Ens4S_VO=+#VD<`ov+`%5a5U6A1-pfHsA}W3+5Azob5$_<VXKZCpWEAQ
z-NtCAs^-<RoYp5rqAjYi<5C-UKw(Yrq}ts#InB4WtZrY_A=YMj^G(%Gi>;BW_C+&`
zT5LMr?D@6wqSjlR^l_ul)r{N_c)v+<7<)X8I^?8Y5%o5>r;e*>l35-dgWZ$9g&3jj
z*aa&2vBOSr8GPJpJnRYeT#d6G=>p?wGT(cyrpb2fm$iLdO{>Yz)pUV72kz!0pR0*%
ze|2wQ-J^%ybz^EWGoPzzzTwrq&bsFzml-(|a&X;ahcgh~3gJB<C$D?bgj4PSIThha
z>z=F0+fY{1JabG<^U1I74Z|<EZg}+7y`goX=o1JZ9*ynpy!H5Pui|(%7v0>d)Ab#z
z``mLCYJbUwW>wGaZGXGd{-WsEn&1T=Mkk}4Hbuu_U$iFCrw_Zg505U1Za^+6ZYbL9
zy4Rxaz-Alw?4A&PZg1OluOj8E$m6-anOVnI4|gJ4^PS-}q0C0_hZ;328jk&>wnf`u
z->f!Ofn6=DGne<@)2jNNXjkkp_PF;d&QPnW6U;tiS66n~iZ*+F)V@urfkR%n_101Q
zQk$XG9%btV_Iqies#o`B7o+`lw5)Esym@s_wDn2#&*^<m^XlMreTte_wW#h>)WY<T
z&6TaIuZrS~1f1$7eV*GJD8^X~UBq*j`SAO02G3Yg^mMet0PJO!U&(XEGuil>vYK!v
z&m_*wNVNXWSNCR&d*ZM=?zn5qa4!6IZgSSn!|qvZ_h=Mn<*WhGU+s3PLt9gCh_%9*
zEl#e!;;s|WPJwk!hl|*vgWZ8=)&#q6k0wQbemJmhSoDM4>;bLNYAvhVEJxo=YqiPQ
z8rXla=b&ZW!6#t9u~*S9U8*OvZCQO)XxrQqcLh<$4Ad+qirP<h2e6i`cVSIrGWyNr
zLRi!hYy~z4n@`@myN{b$bVJc`W@oYXCr#nCFxbBqa?Q?Sp=j$HoY)Wcw2cmow!VHq
z^x!+rBU~ij|F;)(FU3tFd>JGThc`4B+kX#!m?ki*F0`ln#6sf}G6*CsMN;p_^y)r|
zzk!rRfY*cWQ_taVFzHps;XrnvV72i{;hTqdJKYn^OGPMYIf{pdbS?bsreFMYOPhZE
zoH=wTWvc1)?J<K+qpO`$K_~8z*y-z1{9@YR9mGb}xuONMq-RnJ1s`QtFv#znlK8;~
zR&=0laMEJL!cJc=z?~fAzXj~{<)qJmgFAf%w48&}Xf?9I>JA(^hqiMgu5*ah9oTBz
z>5Gp@Slz)FvD4R;l#|ojA~@CL4Q*$5nXO_-m+Lriqpt!wqVNfGCdMsf4(C!_%UDAx
zzCsZeQvhtlA@E8!k7QAXev2Y&<DNz_0$2K2INV_rM?f@tcn#;F-AZXD_S`a35&ngm
z-M>m0^Vde2;kY9xwZ#9x^ov>MNG80SB3r;comKb{A~)YUgF-X>cTeXOhA-}<$TQ`O
zT!$@vE>oJw{Zk<FdjoeA(@uw&!A-wPS;}n;^iU6XG{yZCLvgVXj|TpZVPjast9%h@
zjrc1*I3x#o-oE+7M&b$-$#w;bl*AP%LiJamXjFd%iqymvDC(_0f$d?v5Ei%43KQY_
z>rdG2wG?W%*OG`MLT7^IN)sfSl<p4XTC@*$$a3je56b|O3s9N>M2ef{aACm(qOEa`
zCj6)y5Al6JZp=yYchRDb6L#o$ZxtPjVX;;OQ3;EEFjmIiL8}+y9GggVM0vuUGGdJJ
zN2Io@poxT(aWf1qtW-hFf<<`EDmpk{<vHgsH+vZIo!)a6EsrH5zn13M5RG|i!<U*>
zc3%^d2I=F5&vvK{!9%UTX;o|ZvNUYoLo7!**t~~F^saH15iAtGL_g!4La=n66EXse
zGKg;SCi9K=6ruzctyK}DLtD4ZiqYY3f3{?9jE)(8wE3~caPUN;Vg!$lh1sJ-bx>Vn
zI^nlBELH#^{G%C1@Nm(dmAvg5lZW3ZEVex%bY|aOm2d{%HLaTGr+jx69sW_2vqmdm
zk(l5TsMs?lNYy4|9>?#Cu;^jLo3H_A@gkC6zQ8?=<V_J(C9-|*S>!3cH^FIK#GY%W
zbB*`dt-!6uIhuGLHsGvWc_~iAc32ciyl$MMYXEcOsN0f?_xg8WQ82;DS~M)dvaw$q
z!T$x^5C-7KI00wb{LLT>!{#%qkSohW7R0r%sAL6sukW5kJ`9VKL-^Gh%YUAJb;?k*
zF;n1G0n0PWSgbLMAh`0i=bX1PMhE*4{1ZEX&EiftcEVztuSGFBcmxop#dxi--Z(1a
zKI6Z1WsDAXVfeFb9t8IMs)*U6fv`Mg4+p~B7>|c5{X&=@V?B8&*h-A>>$xnkp5tuY
z>JBd_W{bipve_XAX2u-gTX%3d@vhVfIr;r~Y(hW2Ki-e$BAlHUXN#zS#ob|bj1D#o
zvONVQ@LmKbF$~s3p@VgTe_h`mmyfz|&2ab<Ghh+hHCN#>2ub*_j2)Qh^e=%jqS8cL
zvN}eGf3cPkSHU7DUaQ-DC+cL(wfJQPvFp_RtGT-o1*%!#EEDt1$-?eNJc;XJ!;Bc;
z-iSW_`P}&SDmw0mMP6^O;tp069)?8^CD?Cq^}oH!o{o5-JpMJN4W<w;z<SvH$DCrW
zB2~Xo`g{b7YzhCwV^1X>Deo}xY*Bw>^6)zn772*)##v7AWTHwBuBL-G9SE1Krh|j2
z$mkNY6&Hm=u(+cVAHkZ4bbR9b6YR{!pAD^h-6iop!u$OISY$%5MD4n?sKKsFd>$<F
zV-mcdBiql-jj+9cfS;QNrr=+aWrT|SJpPaKaio43HsCB-L}r+}mW~6a8Ruw%rxr2h
zZwLK*OF7~ivl+ka5dkO1^bFp%(24}}#*T!ok%(8i>rAj+1QBe%z&*{j1+zdBV;W}b
z=T%yF`!jjnXtFIO*tJl?SLKC!94o*ZGn@nydAKQ?8x7AX{A~_!+RE?}*ba;HLhx|W
z+8?c|%WWKU;>pF0qAr8@%`+1z5C{`Azx?5;NHmEuUvK{F*NK`leaYWpov0_U{jZ1Z
zrWR&npQ)bS`H{ZZbE++U&W&&bs`IkjVTY>Bj@*Fibi8l5XYeP7KW&Yx$V<)ku%%P#
z2Cv0WPxj7^WO+@q{lx8t_d<>p{k-F|z4_QK3b~c^^X6q2_vtx;e)F<R5x3`vp1r2`
z%saE!NnY6yuWf~QA~IXk&RZVoo7wxs-Y4}sshzj9#7m8^lx9E8I<dn^r*-J&eRp-l
z`_TCybRKJQc7sZJO@??)LruMNhjh>523t)_yago#PtWa6S4AW*@3dTRa*5Y=h}XEp
zYcw94W|=Lm#(T|&bk7}#4XsMNJ<c3%Xf@a0rpn7G@prYVT3yoFTZ{1XBY`7tU8TK$
zdOP|6sBVp|sZ;UMlbJ{V@-?sg)K10pMMLc-LGcgF_{r1}R=_gbL7B~`zI^5z%WL_I
zc{SXcO4|)3Y&G?TOl(JU>Q$ufORjp}|A_skOq0cxFplj!b%YhK{%SP}ds3mB6ki1G
zuU{?e|MM<YVf=&m3k+6tT$zEzBl&<}4gX&pagVBkjCWn{F@KXPL@wZ?#B_eO>bTi(
zCJn`|UbC0?JiWh@oSt%eqd;n?X|TE5!ad$=<(}ZScH6j_Zreb6{6qVKN%RZ;!*we#
zE|Xw9JZvSJFMc=1A+<W=`9n}~56`R~92fB)yonQm*d*@NH149qGpkJ0d2t=BMB_Ql
z<GK|*7f0TwDxn*Gi7thW!Mu}UzscHHeV7gtT0GTcvB+mx%A>_8;!JUoX!i0!yfu<9
z6ZsUz^wr`m;@u+WuNeM}_-pZXagTUV{8;>4bkU)h-s(&Am0Tp2i8IAT;&~*xN4>pt
zF!8mK{@}HWw_UPX^9tqsNb<c3=Q{`E|6H=!I|uR$l7Fx8Hze<uZ1pBm_?(9LRFNi)
z9y{2DGRo^M|NfE-By-(s#xIlqw<OPyJYVv;k}r^4Dfx2ATSTro!SZgAe23)wBtI#>
zD5CjI`|)Y?NO~Qu<Zqr^(as$ucNKHRzG74?5lw$Xy0Mb^B+YWBiRX%@-@$*S<Vta!
zc%^9iA>wV3{5|mpqIm&9xapVR1M)Zh6Y^7%e<^Z+n)UgE_>Q<w{80Q<#AChRUZUx*
zNYBp%m=9lZ$hKl<vAZ}#%ok4+M~EB}XL?Q*kaI=8TT@;l+J3)E@)~iSc%{fe6sFrE
zn(F}aO_FaH&Gi8PpGf|h__+9#_$%?(qPZ@R?sds~#RK9e;%B1EeuwyGjW{q}@^NBB
z>>zS66~^x+_7ew*oFriQC~=&~&kpEsW>CPhB=hSF`g0V4yinvPBb3*Q>qUO^L4WE;
zkhhBFx`KR<<e!LKMu+h@>q9;({!09<__Fw>_>Oo$d|#{;|0LSIr8p+X{2PnSM6<^n
z{7;hHN#rX(<L8QfMNXv9f0#H*<a$!{pD0cdXN&X1MPh}xQmhm&6R!|AiPwt!f5~!g
z6mJvn6n`u}AU-NSA#&=6>Hk;!gZP%XPdq3#+;b{`8z0kS{>+e*N0jYeQ(2Nbi#cMR
zI9NPY943ww%fvIqY2qyL9PwOng}6$*OuRzeBwj1V#P5ro?PC4!6CV~I7k?o>C)&NG
zUXpD0mU>Gvr^}e%r{bSQ`q6R*jXYj#E4CNAi@n5t;vlg=EEdlY$A}ZeZ;7+Sx#B``
ziMUd%6t58N-c;90-YPcSqv}ri-z`2MJ|uFAkjJ}Ad{ulyd{=x=Y`AAt8XoMJzOmR!
z%oMwdJ;gk6fLI_Fi(|xbqTQQny5zIP1!ARW_oli+^3~!NahquOqWZDq2gOIlr^RQ*
z7sZ#vhI>?fApcLqKZ!0L>Dex+Vusj4JV9(Pb`m)$%XEXqLNO|GmX_hO#rfhQ@qF<@
z@o0Naah{j?-6`HD{#1NSd{W#g?h+gBImL-$=J$W%r{ZCe?*I%>7SqM!#8zUam?d@=
z?cP(pC37a4`9;MuM7#IY1j*kLXNhygh2j!%g}6%O)Hd_qBwi<8FWw~HD&8gjSZuf_
z73ap8->=1&#n;3=;(qZ1@e}b+qKjv2(~f+OL)-FQk1`F3+nQli&ne9*L&wcN|Nb5J
zaEia)9n-00t8;|hH=O~TCcJ0+CQr1m@p{06Zrn1AVZ7}&5!^h7G^MaM4doXR=XE?k
zS!2WaPK<8h<SXDoob0)X*Ag<j2J>UR_|9U}!0FtJ3hbgo#)d6`Y~2jHg#C;K$k?#6
zAt#pG0U9xfQvGsSo-LO;ur>{|*o;map+m-ooew!Nzvi9%{>|e+w(<Nnz-`mO>D-I_
z@E12WY(0Du^Xrh1Ul?JwemBBx(=d}Kkl7VSXy+RcmY822^5b!`ei^VfKfb#$zZ_Va
zQO)pvkZ^t(M$31)#CVgD(UEjzpHe))n4O4MWCf7r(mW2ESid0&$IFo*TR)CzpgM~H
zW12vzdY~0R)`{jg*o103Baz=*CdB`-@yLYcaz-M*9C!j>xvuF-^wX1%kRNnq2lkKD
znWO5;B7(15dvsmdNLN!}d><#PE1ML(ddIcV)J;92-Il*t6MFQVwX^01HuQr2tdrj<
z>TMoSlm<Q74?dh63h&PkeSd$E7v7v+g(Zp){S2D2k!Z&I!A8)P4JKE;;-qYDRP|x2
z;D%6D=>4D<Ix*0pvUtEF*A+HB9Q>rmBW{+H70%xLh?C_Vay_TJb7);<!M>2UB_;pR
zC6$3J?hq9|soCK`AV2D4jS0EE-9F_t!Kqsd^J{{WYF-LdFLRQ&v{}BRD7R>mlT<ac
zsCCq>a=JK&#$4oWL*DO)k^}FDl7jDtQZ9{VM*G)>!qms?R~zb)0>8esp*xZhr+;n6
zgMq_Np>sHOP`}!Yk$r2E!%0ZjzcxH1csQ+n+F@sVzuGYT!*>J^d+qzzrasuOHg%+T
zIMwM}o60yH(hhsx^Sc{uaj(CmD7#hY`jo8`@9J9{NOK1bsSWJ!R~xt><1o7F;gmif
z?sm7n(kyAq+s(WW8+%=A0z(2t!Rkh6wcv-1gYMw2HKCE4qrs~5U4iP>%V+Gl6)%o`
zqN&l|wSf`t;7CniRPFAI_M}#aq2Id3ORd7f0BE_jm1$eAi+(o*z19p5daX~VJy#Qa
z{Z(i=2ll6>LhE-2bzEPCW-!h~Ann8(YA~W!IN*^j#a<L=qP^2T+y!T%ec%w@=es$F
zZm1l#&kbzCnYga<;<o806-Ax)lR|EvQTv9bxxJyoyRfRTs3!RBnwKsv_IBmgw#n&I
z(<Ue1sVs7foL<hMD=WQfw14mv=*5PToGi3;*gYk$HuNA{wr_1l51f@CTDDIfS|2SN
zPCFccI}CSf58ppE?7;7h-AP-6Tf+M>Q?_-`T{*RZN$#M$+Q7Gy4=45cbT^J8^1%CU
zqfz_b>J#2y7-pMxs|gIgVs~2g)V6`@he9{Z?Y0ZL(;l^}uf-8>EB1R{pl4mrJ7rgN
zU)ZZo8MGVyA%J>&PCGZZ3}*uR+~H8~D+>#2nv5)jrZJAjdw=%<C%fp5qT`L8Yv2@|
z;qLC>PBnpEwYwV|Jy)EwpgCic+`%1c0#j>u+m>1V(UKo|TV_QEN58wLWi%M|uJ@wv
zzJn42DB0_Zvy65ch+Z3DNm<Yw?p>P^&Z@}(!(bRp1yjR&cmHh9Ox%?G`%Tcj9QT><
z`H(W<7?yA|p%V(I`w2JsFNopseiqlA9S*^x3TL2eIe!C5KW3bJ>Fz$q_@tZ%cpd3J
zbvb{7NmRq|cs~vlTyA_)W)q>Ll_(y%vwwnQb!VHyOS-eO>5P~npJomnCLx~Ji$6Wi
z;qM#t&7s-^)MP(|fU27zGB;#Kd_uuT7#0ljewoxCKUf|3F1m-(eYyKI5Z9gkI6MOd
zQg`;#@XZJaWI2sEpo5iyA2ed15mjEXQgAC)8@jXR-|J@*p*y>gxgHL4^e@%j4Z+QG
z;dY!IXnPuW5*$>X?Q2|7c!ks8<@R%#CmS&QBgX4*<c}!BI_?0Yip$}^bQbCkGT|KV
zOJ|+j!A5QhXZi$qx<ib7GGwDCd$JMlG9naZPcb4@p^Sztb_zh6dr%Lf(dvr>@PE%}
z-1=fQ#B|&T9H;|_5&J|uBBgVSJ-5Kf!zgn-5y|Ty`#P_Mrm)}mGL&9@xn(lq??MgS
zq2|zLP-bhpMMmBMnToo_M*0;)&t&Po{CzxIrE?NPavB~e(m7Zz`Blhxe8)dh)Tqfh
zY>@}e$!@~_C%4nM6$Ea(o^E3N%*5a}wtg&Mc8=o%i65hFfE}h|Jcci`3r$BZP1$|^
z6;ybWI){&_!kaX_SpW@bRd^*@6<&!}g;!$ZG<R&Wi$^iL(;WQqj6+`>aVLk8F?>v-
zPN02Ug1ZAB^Eku^ZQj?7!;CW`faEn{0{ry;Zv=q)8R3U-yp@-C+-!#nN<+MVZR1&W
zMibkOa}04CEOh=>#pvk79^s500OZ4_Iu|&(9nN*yX9Z%vgd9c<5X{P);X8>j#yN(V
z18Xu{4#yhfKRR9&IPk=a48{->jdKdYL3wEMu8h&ani{oU4#oSGLkP8m-iF2U%)`i?
zrlJ#BlLe-ji3CeE86nfS=>Zq?j|jF<eU;$m@Z~!!be34~CgU7KuxR)acly4><EGrn
zPsJN!ayIhxk90CYMLD#<3ZpScg(e7#V{}kE5JE+aj+=a8S<F_m1030~&~haF))`0W
zwB8Xvt-ay79oBWmv(El$9nXsTr*C}y)3@B5KGv9n=}1KQXL1}X-wzhbS9K?KeBH?#
zhhmJ0A`RyV&>}Yg9L`5gi5;*|4PF(a!#^$M(~zZqTKFz#%xm~P2n%)B6)`#js4s-Y
zF*-O61fe2EM{i$P7At{c3@nsbiCM;f>8cnV>>cpuQL}Hr$?EZS)N_`uh|$403kZvi
zT56>)RK)05?+eRfJeHebaRm|nu`EhFmQquD{Op7MGc39<k&Hs2G`xuPb@a*!)*apz
z<RDly5;4s8UN#<_W4x!#LU|iZ(UXX+##u_RQURx88C&;m;~hT@AE0Emmy44Dq{3pC
z$mJwk4u?Us_q`XB{fzfS;uPa7BZ^>=aM@(guMhuM81p86{US;UKU<@U$Ya8VMDWZ&
zL2(S=Coi>nr>Fwkz0%Zs48g{RFTq(?v>)Lg<kDqqcK;wb<!OxVYt(AwNqyL)Dx0QG
zm8k6aQzT%|q95s>pmKuEj<Sda##wIf5MPynf8=F#M?R4a;I~{Uakj~;?5py^HNy7c
zxrUSQd+tiV=U(pn+Z+%DwKe7m{PHMJZDzoegA0@JGgy|`^~c=?f4}RGtIKPQpOe2D
zS)s|RjCdQ7aqlcAe`?xu0`U|qZkTSY?nXMnX2$3?H{PB6Thds2OG5BS8$2J5?XcA0
zL;?OCX&iAQEWU(T9ixLaMhE%?=w#|pYVTCZ7$vyC$&A(An#N}1boYi$a?YbRHl6;R
zs*D%{Yx1Rol}EmHcd*hk;8Sj+(7}I9h*EcF8_S#ZTH`yK@NdY_bhgLDyDSe7S1{op
zeJQ~c2rbqftLfO_9}~gDGyZhk;rkOjNygu{tPzlrG4`Y<qdlo4&JOSnEYy1m_Bo@k
zT>{4$uxW@F*Ab^jIV^e%;dhh8Zj6`ENLZUGFQaLu$;T0!Ve$EZYwmwHLa3K1JveWR
zObP#{h)k!Unb?jtQ+qg8Hiv_s9<cpj(cT1`Ov>1c8z^J50sR|!Ior(d&GAmh&bian
zqYPOXlZjvWzy!@NfB65=8b0rz4a+NjF|0LI2cX|7*fk0MyasrC;lFhjmuM36Wm_Io
zD>iDyf9rM(_Xpe(D&8*5rh4#s&?ruebn?#4rb_XONIU2nXZE2=aV}m%-Owjq+8i$p
zu_IpEnrFM`jTqgnS6(mkliNEN+PQsmdwJ#AUWf5eOwR4zsTV}#+zeT+h;(d+J#M{f
zr~~iA4ddF?*<hqAJ<jW$(>BN3>#PY?nPOf}UX$!Kt@vK|PNk>i<#p#D)PS?Swy4$+
zWSa|ZXKFtG5P7`fWOwWB{Q!!-?>Z4G0*CJO!XNlLz!$F`-+?(dffn$P&fb!Uw*~Re
zi+H=-IqiLY;Xr-e;3KO7o2?P*l!C2taN_0?N7@$m8>k3Ror+y-bC0yiWWv4^Muqq*
z_r(1Y)nKgVTu%qsC?x+A^@G)pV~VjC?0?}#6K4Ihg-a_6=P#W3?J_jLU%%~xKMQ9r
zdSAhus^$xpo>M-3(ULm-U}?7ZasJ&Dg~PbxC+Z3Ff0s4<2XI6^;lhk*-VMH*@G%`>
zzqS66I>I~;U!^1bReML+?#o(Y`~}0F{s19$K98dewh&Jsv93x-5*>qmf#H3`0b;RO
zBJ$OV@%S81&J!1i7l@VOmEvZxTD(QPTYN}-M*Ow-y0}L)Z__CEW67V397$z;(#5Z<
zBfOmPll1KxSV<W}cva#S<@bHbw@SW8^8J#HZZOh4BiZOcLVii|TZ;d#<PRm|Kcp$|
zI58p`okpZTMe<M*$JbCNc#6V}E+fJhNM0pgB^q5tgx?_f`y}K$B|j)WCVxJQvK@9y
zHfw7@=Ab&$y{GW^N%W)7<e!ZG%W$J}2>(pUok^tcA$cH)@KYoYS2$m0n4Tt4_k#B>
z${bB2IXFw2hh(s$<gQ|_*jJ2-rXM3dN9vfKFXH4J@oe#2ajCdctQ0R3uMkcDMm}34
z^VN#^eqX#t{E7Im__+8B@j3BD@g?yM@sHw1VvYD0(PO_txv64?XxEx+Be{dvMa&h=
zb%XRLOD+(Hi6g}_@l0{9$d?b6zeKdU$VbyXjw!ym&XAt3NX+L>@yFr=;-lgd;<KXF
zLH@1emql~^A-_G6F(GX7|496kh&fB+&&d*&-%>nLY$tXRdx)G&Vf+Gdm}p+6;9n;B
zOwnAo@Sh=hvA9gUP`pT7E3OyK^^EjZ_t;$5kZ)A@T_PvoSTA#ZgO5t)lo|c44)TkV
zUlRWyz9oJjej;-6kLkIr3CS^5vWa+tc%s-z{4!l*b00wZLd7%p1IVXK=C}s)A1`uB
zg|gK-=KDG2#o`6xYLUYp4CjzFStWi~+%9rxgyEd;B7Y)2EIuy&QhZ+gjrcq94e^iS
zd*UInM*Lj#@Q%;&Qp60gsd$2TqS#UFDsn=O>4%6z#nZ%5qSZN`D0zxFM?71!I>$>T
zuM{iAwc>h_Gk`4L>KxxJ`8M$`@yFtW;-liz;<Mrl;%~)Q#W%!v#rMRc=_041ZmeI1
z$Qeq??ZmEPPccvAe$0%=8BB7dST2qir;0Phv&9ACQt^C|GoZ}xO7R-;I&r&rlX$!M
zBk?}*r{ZJclOktSng8#^*TuKR{o?<LHR9)@hX+WePZ2pIOS!e!PV6Z55Oc(V;>lu>
zI7}QRmWiC<W&U%-bHsDS^Ti8AtE0SD@<#C*(dsB~m&_Ss=1=`R@@L{BBIl6l|7-DO
z@ip;};$HD+y2_yxKfkcpO3W0q#Li-Gv7dOdSRj^&XNY6P3F0(ymUxbMuDD!WDPAmI
zCSE0O5;=#?_P9l~I?Z=Wen5Okd`kSKxLf><_?q~pxK}(Nej<J*a?YORHx}E7CyAZJ
zZeky?zc@@BDVB+6iqk}^!@Njxg?NFuT3jox7p>0n_as}L<vS!>o#h84KPmn~qz(d)
z?+x)?@ja1>1`JOVn~E((su?i6tB7v-mAcEw*2K5Z(G8!UBMR>z=7@RX0C9*oOdKgj
z_59SFGL$Q9{(m>!=wo}Op=Eu8rZ%QCetBN;2w@D*Rid%+_-;=(`v?u=ah$;#{0lXP
z)4w(iJ>Eu~vl8OjFrIUCJ0~BO=3WdY@VT-j+~|^Kx`OqZ3~STC>5Ra&{Sh59HjHBj
z*3F<(k$3<Lkg;KWH%lzH0xy3#c!y-UERV-QUI=T`!0DWa!H)<XGB)gd$cg#gga+mN
zCG$&#wfSv;+oplj`7ZJsPlt>RTMs!gzk8A2BKR@CFs#k*M!0PnIGz7Pex+zXYi!sJ
z@JP(BLl^(}m|q60&F@aQnI;F8=2TpSts9&-hCcwC7;nPyUr#ss8N|y+T5DJ?&Ev3%
z_3MH9+4gISFk3&4<)Auj3S&aJISjM{Xpa}o5bw(j9)kSdqC>{UBNLj-DMEfZ@I*Dg
zQa8E+{gk?X*4X@d^~veouTC{Oa&+D3fxYug{G;nezu3)`_66PO;PQ*3SMJDP`$|o)
z6zd5Ozcw1$6u72a^p%>>w2O)wZAjj~uF*Y*Kl<=`=tY0WOT8wo%IWDGs;Rs<<lq&e
z7gm66vLgv=2q$mA+N!Coi>jl;qTY8?HbGZ+!%a?VGz)9S2B9-b{pQ-;!Rniwq*zsr
zQ`xS_tsb>+Z76o&XRWh}lJ|!)+^UTIp>TMAs1dbor(YDPK6J2P;tp8ox(4Ac!HTU(
zD8-@PYa{5tjy(`O+dZ`zev=T={6Mh8L1^iLP;0F98XR*V*sasSOG@S({9fx82U1qd
zIe25Y@&hS@<{Z5A>?Q|Nx-~oCon3LTLrK#E-k{ur-<i1h;14E_J&?TOtb<vDnjc6m
z>3lHIt@J>0>&^$gL1PXCx-C0+5z-~4c0QQAqS=AK*-H-IG^oXaq}FGlj4=n?)ZPb^
zx-~zLgmmAVSa!f|-REG(L0n(<tb;dB<XW?59lUf!|AU=Y<Q@F}+0zdOOO_rC4C;IE
z;*xd;or%*AMkbzj@Uj){4z_Duaq!ZTz6Y}=E<Je3#N30OTVJtzO3`aYzb|UEKg~(m
znq2+LU3b6dp6w3)1iufz=dSo1cFw_0XYY8=E$MWS$Ju#Br-MNp+s())1^L{9e3Dzg
zwcD$1v_F(wf_6&9xpD`m9!Qy3av*tPDvrXd@^%HQ-7T5Rv-X6lQ@6f~^XKgkG<y~2
zH&m4djqK^W8g1PYeYGaC{Tk|Irv#vrozyn4KO<aS<Kz$ff9$;pcojvy{@;E2WIu!u
z76AbdiwXiE3m_^=2;qQ;0$~vp*~6j;AqmJJ5;g^wtB{~V0vyH#N9DSpGcs<2>o9I3
z>L{+mxS`+z>S!>I{@=Iyt&;=7WtRJ!=icZ3`$^^V{np-9)!o&7YQcE!_K~lU7x#?a
z_|LVXe_7bJ(CIo4qrN*v{``601t<lK3C7yMthZjMw*@SpOyq*)GxduV7c@paWqzJ`
z@rlTH<IfWpAnz9!eV%Xu&g<gFpC>>+32rME%tJX|hVy)LXX3u}z=X*8_n#5jZ%PGa
zgR@@&*A)x?x)V9e-gdxE-V58reajN>+?i5?mYqMQ%?-)^ioncIuYYJo;4`oya2vZK
zFjpt`R|G!(;LZkSq;z0yF3vV_!Gn7SMgrAnx26rV{f75AzvESinE|?Q1l`TJ_(Ppw
z$uTpB9~dZXzMHv;{QT*i0QcA!=Q1jRgi1ObplsI%W)c|9{5T!VSGd0A#wO_oB00f)
zNls4U2RJ*LnWKv|n%Qg`=&uB9#!P3=Frk9W;04*afpC+TA#x06{=q~Xyc9^_hav6#
zml%8vHdyC3&1~AovC6T%|5Db|Uu^Hc6z+D2z5jMICX7|)a9Hg9=c^d2{7dSM8hi|-
zy6@n>y97D#2OW|w=bm$@@=^*B*o5AN;4a$@k<Y=<8~Eogr^-*07*z`O%FX!Ca%jNx
z+!ed=pC9xZFgNZ>s{G#8fFBLrtEm=2HDi>op|;Iv7@}-6rrh8aSi9HqyzfQrngPq#
zQLCfIC4r50IUYp~SOV^UFbkZR%;Ce=Q^|$WU?l`!<qLCzB{8)o5$c4PT1%DBU$>HB
zIpfqH$6U1=DkqLY#V}^0-tViqQor)mJgIzRX~55L?iyy8FB<-O$3}gF>iaR*Zg|c%
zfG>Go0o9DgzL7!q84bx8tv$Lf>GP3_(WXJe2xNY)Yj_HZ^?$+$<g}xVK>lYI5pH;t
zLB>374l*V=SQlf7cNt+66grR`A!QukDR!`@h9P{!C?j4-@H;PtGHt7%FahB>w05W&
zCgjHgCwPk;Qz2pWFmbUFi-<>IFf4XqG#Rn5ZNm#O%7{gTKadk%zJl_Du^+~~a<K&y
zl!;HV3gU|$=nW&jB4UCO#}OQW<~a*Wq7;7gmHAN$K|~Ih=}`*I5R{owp5H(i4n8Ko
zfWZh%f;oa8KWpFk_RQJ@7<eK4vOsD`Id*h`gz-@X-47j<9EL4F_G365bC_!48bvgL
zF$)V*;O|IKrbH=p@RjLN3j9S0E;FOOAuxW#ggDI+#{Us895M#bKHyv)BqzXNFc%gp
zZ6BnpTD&h-i_9(^uv{d;nnVNGQo)i^YuI91gI|wh>g#I^tIa==5zJJf$<zp9D9j;i
z3v*=bd{dO8IOv?8-;r5jH;k!p3Vvx9)t7ec6t^Q^FPXf}Ess(#4;5$blqiLHFc=m*
zJxZa{S7t^ZgzzW~QX;-E_GoexTKPF(p04t9;4h@R*;l4SDg4G)rbj85Cmt8l<q5n3
zgR6(|PoQL>S$)+%fuYEsIqYdCIvdT~1e0UL0cX_^l5s*lmt;`d+mp9pY+O%6;6OqQ
zBQCK63gLg?$FO4=z<vTx^GPGmTS%Ipf1G*qnXdVX6bqY@H~DFuNBa3GoA453RtOeF
zUP$t;40(Qh`rn)MSDj1xY0jNMvUh>JoJX<>Fb;VNtKlZ!zJO$Hz<wt4_?~Y+nDp~l
zx{!Ii%1^U|^z*gqT;_}A9B@h&l77BQV)+UqF9k5D4uTClejMv0*!g#<5yVUwGsu)e
zISj7YBE&ix#@JK17zXxi-#@}|@nDSNr06&I^N9=?q)GVKCYBrKWsnb}<%TKxSH*B*
z5R6HK!UPzkfgG4)E&gwZu>&tDKMR9(g$efKFqqyoZJIyEA2Pa=7LUUqKEiM4Wp1>-
z`T65eS;UKAkZs~g7_&+;TQrOLkVt9q8Vn*OcEcd^Zj|klg=}+*+?gW_|0lp;*goOk
zX;(jJZX}t0JVbL759}$l^z8}VYaXnap!jhYdhn3D6i4qOGXxXR_|x*k#-H|t(^)X^
zN$4Iwg4}CT8%=x#<6*UUb2dy7b0}=W@q?rnA&TuLwoz=qyryv9CHz9h`q>n|_3dp8
zaku8{V-bvF1kW0e;|M>3MScW4dyEdQk6;|anPUz9Z->E{az^l+iC`?@M}YNuDfkhL
zt&d==35|cYW#I<T2wpJ}3?=*saOa}X#N=QoYsHUiXnkB`Y+SZD?7e9_910K^*Z$e$
z0$(0LR{Qc`k}=Ycjnanyui`E8!w({t`f?$;(U%91ig(aI67M8G{5j-Rz8oQM@#TS}
z;yvddi8t2|UqJfzz*XmxmA?IX<Yr$ULMn}dqou+7{p&Ee@0E~#{3Yfd|E!5;(L&O{
ze=dsM4;jw)TUtU+HGWIWNk3nuQ+N+%6XF{Dq#wt^Bg9c=;yBCrT{W1TW#qDQ(vPpq
z#P^D^$2}VK<Ey_%v$KXKfWtfnjl_FM{1LC4pW~hGjM1%2Z{WB%;1|X{#@eUO<kQEN
zl+K=3I`Pu*)EP62%fcP!_v+bc?6g^P!{xJQ&nydLSZlcW(n-ZrrW8*Z+as%cI5#_|
z=bXH;u<tr+_Wz&_rTtAuanAqjUeZ^(Zci?(e7x5<%ey2iyQ|kE%PS3g>0z%d%ge}W
z8(Zc%A1~i-+%nHxf4M;x$2vEd>Xr3Avm3^1C-=d6%HaX$oYSRS-YIk~&%*y~Zx%*T
zXL%)A-I&S(Gv>QA?*HU0uXC0+#n`|rmW75N1eloRwMK5N+;Gr2959YS<QOwvipbJo
zOgx>tb?fH!&GPc5dQCAL+zW-fb?cJTrCT@SfG}$@82l$Eoa6ntXppzeg|k<;D9gLn
z{pwAg*4V?(4FkDTHgfQHO4v)mNN%WH4%^sd@pO)lld-xreP)@F<5)l%L42FAciB`s
zeEcmZtFswLzQ+l-$!<UIkX59;UD#dZ$wmIq@gEoUZjY6%yLQDKRM(w2d2*gJDK?N-
z<Hj}cwmX(^w(Bb&qtSQ!`A}`M5BVX(gpahh_pt_-|191av*I>a{>N6Q=2n{j<#_W$
zMwS1&29%q0v@G`j+2Q2%TYmo+<H3(U3>?ik+rhsa49KtFquZ_)jsDtze*I1lcN}ou
z$nXer3!XZ=G>o0O!~Jy|4i7DzJ-N87Y<6i`r!a2GSvlsWoPAo(Y2l8g#WRa1mKApj
zUx*;x?47%7kFJwSC(fEYJzQEmZ${aS*|WmA-Lt!&*7G9s8`ROpfAb-8#PQ$#(nou@
z{m&o&-8}w@iH9jyp(u|%Nb4W2^yZmgDeD9LzgRPx>GQWR|H!n0;oq}nbQ}2Olb!W)
zl=0x^PIk2AqH#~biwL?2_%;|K(=`ShY$_c;hncb8CzANO$S)rBmnZfT`-_9cVIsTY
z^j|FU3m5gvM0Sd)Un#B@*Nb<E4~mb7Pl|sKUl#u){!I*_fEd3S(+Zk(birP-$J!KT
z%tJrXtfz|)f?NY50FIMCGj<g^*Lg7cm-|BLS4qEC`i;^}M;__jCjCyiKOp@H(Tqt&
z{IALVJ=uRIelPwc_Y}Sqz<)FGcoONHDE$=a-KC!<y`OaRY6t&(eP=uq#S*bXyk0b8
zN#TEk^jk>iTcn$@q|hIczFqEoJ7)a5#E->qL{yV0e_nkYt76(A$m@bSuUXP`g25A|
zcM@~N9%4isB${@Ja3iJj&5rR+5NC*&il$w{{c`EoiL1n$#TxMzakF@@_<;DZ__+9t
zXxc5(c}2Q;S%Lnp^uLIE#V^F4MDyzr{HL-#fazjWv4z-9JW1>(=83(<eDQ4YTydmm
zt_P$uK{{vFGF@{$fODkJ7tM76d-K~AxI*@8#r5K?;vFJ?>S4T(iFWMv4(WF6_N&t0
z5qFE9il2+$ist%3ydK*fm?WC(2Rgr^(B6*SHrEmKuCmV&4<EyAt{?atCHIR&b3MWS
zV(GKQ%S5vdJKUE_Hy`hy|A+L|;#zUNc&m7axJ`Uid`h%qxA`H8=k<#CwrIz0o9hwo
z{H{ZP{K1U;n`q{0K<7t0+M78W;BnH!Vh6FSXxEAEC7mDl7{0$~$8PguH|_1%?Te(_
zvD+6*w_~?2lWxauFPCn|Zr>o?j@@1_eUr#v0GXa0yZt-qPl?Zqe-z&k-xfa*_lW!r
zk@5W`+OgSbxS`R$v3Q(#g4kZ{EOrx5745pv#~P!3q5O{*r-_${{8f|rs1R3(*NRo*
z&7vKfeXI1l#e2nv#7D%ZL_0S7kJ4Wi-xmKY?h*HihmXnrN%kJ{Y|2kO+WOG^WtRTz
zy3l7z?<)=x?Yht-rH>IOiBrW(#W~{P>p`!Oy<Hc&Qo3CiIx5|+3w^Bhpr4ih=R`Xe
z+pY`!sq8-&zY*<NY!@9ko_~UPtTEVG@|P=~B^HQhi|2}?#0$hr#M$CJae=r@Tp{we
zapo^7ZWiwn9}piB9~Yk#?Yhu*?Dgxiw_~qAkiJLckMB(H2hqb1>eQ1&{u)o+uK(Os
zdX9LSXvbC;N*^c=6YbdQvC{3>YP&9Ux$G|&E5xfryH0eK^qa+v;w>V_2Qa_C79SP2
zi@z727he<YI?;cY{(;B=28_>+rT&|A7h?%%pDc#NreX^*EOKQo`agV3^;xpF>qMU|
z{akUBc!4-kEEZ>qcC57>Ta7VoCcPWPDzQe4ig$>2iw}qoiN6z{5;=x~=kd09_<GP^
z%l<p@C(%ps!`ZRd4W%C^9xrlGhAAhpkJwK<M;s!aFJ3547N?1`#WInjJQ)AA;>}`>
zc&m7ac(3??_=xyB@%Q5M;;Z5t;y&?9@jJ0j<Zk55Pm<VBY%Fr*3EfW?yNP+?8DbxC
zfOw8LTs&Xo*cHZiiC89HCRT{c#B0SH#GAz$@mBE;5w{VHrmBA*fojsjW6H3v`j<_p
z<E6#Eul#q6X~+Bd|MsQ6%{LYlk@?O5m~rK#J<!cGM_c@-KXjwa(OtBl8;_G=P#wqg
z$L|z}ryKtx3G0u?IWRVE>RXV31e=LCw*ipR#GQN?9_w2=W=*eVkkS0iPczKd`7rVE
zasPuiU}q2OHUkz`rrS!~haW<lvxjvnhDCh3ty(+ICcGpwU8cwLAm_u_Fc6(S_?#4`
zpu@VALywQ|(N2EbW_(QE#>Y9!HVi~(JmTX!xjn4g3RuL)_d;BJe3!TJZGddUFpk-X
zZ;!3~IJb3><Kue=@$vkaKYU(@#djxU#+MDlV-!AE9UdRu`Q0eq-<h~TXET5fy3sr#
z%G%iifB9AcZF_kPa(w<iME+PV%pXoEmcN%EqZyR|=J*Wpon{q~Y4T_U6W83FZxG*m
z#>M|<{gH9S<#fb{xqMh22m8h_%pdc?yv4^i9qp9g>g-|T!+7={+2Q)*nB&=d=A4#m
zydQf!`{FZ9YCjv#zOLZL`_d~zRf((GRBzuuWa;xQgW<rwWgga+UX@Vg=3tC_e&a|+
z;WaH=MBFnPR;E{HR0Z}eb}oAP-P-1xHXR6t-mPu2c*uS?eFWBrcG_PXX|vyRlU~Lu
z-Iuth4aF$-XX+B$f46gI!*r~>Jt5L}Z$J0z{$9<FS|?*|VfUBE??vxwf5}peu;w^*
zx3`JqK*YIuXl=$!xA(BxjIm~vdTpzPF5DU0u-aB*ht@Wq`Al6B<mQl@eCFFX8T(9K
zdi%fZbfPas`nak4l7b;@#<2ytd|*$@NW!{|nn0b`IH4+3<8_|6tD#vpd-0Nx;b%(%
zoil2j{h_5?P5YZA4QmqC581mclvwj_ZD@Dv*3Bc{zEEO%P15u+({Wzime#pfx0sG~
zu)Ez?@I+nG)$67|Q5U#+$lhJ01$)m9w3|>~_~}lsI$>SInktL}&)?0I->vPnDWPg@
zB(Y|4A<jG$sLJ0zVhPKQrS@7Ru>QqQo%Z?r7cF`BQ^yU|aINwodtWZ~uy%UE-oAlA
z70NBVt1y3mk0njb=;>$AX;^)0T_Ce4xlyIFf9aCY+QbcRq)X)1I=AsKr%Cq<ldowW
zSd*~6(n+fF_Vx3EYnnyU*Ee3BS=lyH?L5^ol#^VAwZ&JrjWo$?R2VvaU-Jg5(<)P{
zoc2zKz}hyElOrhIE?41yM(^%8kB*zp#Q#?JA)nJOs105B$N@L)g4*O(sRu%-<FGdM
zj=I3Kr|OdXKT+pR!#T8nqR#1mL2bqh+v}3suZpaTyin&%Yx8NyNk0%ue-b5_A2}O#
zf&Nd`g<QnxzP2-MU0|)d&j}^3yYv2Jq}6@#O%cR&_h^nB?=`kI*!hXNbfn?--xxs*
zcQ=k4*olyL2dckr7|QLpcYqhDe7|9EeZk)TfpDb#1caS-prN<X*%$Ga4hvNG-8;a|
zE6lHLmJzH<si`iwdS~Xk#C?%K;`&Bw+ZHyiX%O)W-3W$#W7YYD%7$xa4RRy5)VV0(
zz`laO(w0e;Q(q3Pb#pz`P2##Cdsn44F2vl9lyu~JnP;wsy{X3sB3O!K-}UJi6r%Nd
z!OB3DbCPp1=3O{}bt59VSp9no%k=MW;S1|qcoJH8aim$~gvdpOzdhhIOndq4NN_D$
zqJPDm^R&6*=>AnhuVyaS<4-TxJ0QTev$oKw+1P*E&V+SIHD0xUH6+$F<Vx}mT7Tz0
z-@JMc&tW4<K6D@3YhV>yYM*bm+!LsA+Tl8NizAqS5OmtJt&XV8Sm>UKt8^ykkc_Bp
z72;L;thq8<%^XqNeBrZo4zE(kP1gJNO=dn@mtsQydFPP5p;mz!wtie)!Pg4=e6#c(
z|K5R`zK|`5=gpM9-dX-}Xk&6D?VQB*d4=g4($~z!9s_BGi8p#{aw6uQwJH!vsJiW=
z#*xGg?J#%X?z`@~>&Ksd>eC|9usWf}TkD?QVuDv#hjVWjJNLzV64%3ZT@dH*ZAjmU
zv^(cbUtX}RE--({-ZyY94-BME=v4UC&dA5!1Bc!d%pD;iy*hDvBi<4ETvg{z8#evQ
z0<_I(L-xL2#<tiV_kk~Ve*ckwcl_-~^{J(AU|OB0Z(>^0Jk0KS9jOgKYAp&6>}>e4
z^Se!WxcJYPpnC-#5}`ue!xQb(!ahAfEVlk7-~|)7@D-MLHzD2R<#Y=q%x64-qz=%6
zrcd0*`~nnA;Km+7_Jjg``B21s1%4V2-bZ=NQvOd)n2q${@ID>*!P)CFoFc!GdfDs=
z@hRtcy)MIlOmSEPdw8G9P;PQDwdA1rK_VDre<*=JE(Nb~S5ZC>zJfQnn;~lsgv-7L
z78A#RXCwP?I9$H}I&Qzu@IL~R%<s2uA;0!lQ)L&#?N8TlsXjp02wk}rO7h)w9YEJI
zs44s{#66E{71a^==MJHo1c#J~REJXKZ#1bG@8b@m_81=DsU^Q~+#+g2(0@#61Hm0m
zwJ)-libdlbcf@X}ZSc5H+0JB)x)Ku|Q=W;buTkX>FurR>2w~@Ay2HrV5OkH%Fb%<I
ze>57V2N(^5hMZJRj4)a+Y8N~1D4yqXDwjz4GnAB4CScsIX$Z9vo_w_!{gISYV`@uu
zbyE8Aq>bl1su#q<4yO7-%rmEBrp}l(*>TTj?L7<?0UNm|rZ-OW(vMFcnb^oJax+jk
zfeubu+F7tf!;pwF3N~}R^wZPMz;prBy%e+Xcw$5Nr)^S}+b86EikoYIT1<!q#W)iu
zrTZajD%4~@V!E1xt@20<mv6_(V(LJxL&5xzfjI>vTbprE1P16JqE|SSXa|E4oSP~r
za7R9WA^|1t%LiY?4jAK$0;BYOAxP|CcuXH4I`|@y4dXd;Dx!>V8w`ef5?oIM5pJuX
zz(qCuQTUX0!5~=#j2)<5Sed2E89xSo=ErBZ$i%)K;pjrzEEXLy@Sh!Lq)#xoNuT+8
z!K65hI6~rnX|6V<%6O3m0{aJVJ8^|M3aTk43g5$E8Un#Yj6H?;eEP|aBxah5LPbz0
zhe24vuRz!%9&<2F#=~<Ze^xhi@V)x|baP2NMTAPvP?=p{QJ>k-NYt!ajm)mE=n3Uw
z7_7oeEHdIS;&CI6egWY4eB+w}e*uEBwt~V}FsW1$SFfo^Y!^3y#0=OD;NBB*=#<le
zp4vre6NEt(5&W6QMAjVwf0HrEP)NpEV;nHi5yse4U}?af;9ikvF$CKb>#V+Q4QF}p
zhcO{3`~ZVw6H(qxV2nM5Y#20Zf-9~VdkU;06ia<ojb>FXwq7W(-VoGQM0W^>G>-|e
zKorEqFqnn0FiK%54D2@oTa0~4d6dF7Uzrl6@U*W?k5YKqS7t`p)L3cA<|b2ny^K;4
zj8ZtuSCXR?_=v)g@?ez01nWY9^~-VRz;a{1dR4_*2oD?k5yaz09L@_v)xW8N!YMFG
z4*VzPw~A89k6H9?W!5|9Ply;GO*{+ZVOVRF0;?YOtm(x@97$XcgG`o3DOCH)lqiMG
zzA`;ZVXLpqj6MzF6&Q?cC*Cpka~DP_eB#@qe`neZ&X6r88wRDds-h4=kx|OaqZGIh
z5$a@0lmb^Ff-*fyVV<wdjIM#O9tO2V+~eCXj8gEM;)uA0wy7enb#1C(>uPS=OL;I#
z!Eb6K;+oo~3O2Q&#uI9a!Uz~-otSRzDfsPiXj~)QRKZ5L+;~C?6#N!B0*%BRz43o4
z4B{jFMu<V?6v}=3rNAm*B-kcVOJ4x~&21>bw#8cx$<~DV2KkBYlVdH**F(_>aGNB*
zY*74J9``uHZ(Cz+gJNuKI$VSR6THf!6xahZ)5Gq8uoZ?^I^egX`F=a%eFygTj=_jt
zLdEYgl|Pj58wF02!u!6xZ4~s*O1%XJ=SldLidI@*sbg)W(z~rw%C<@|tAG{S#gzTL
zV3dMiyQ6IF(mN}cKN;dSMX*jWzbY85uiVn)Xno}t)!%Gl^~`8&HKWn9lDSzdW>^KI
z6#N?JcocK6#(57yjoW*E1LtxM!SixE;9T07I|#4*M*d8+c&9^d2#4JTSb#?eV$1dL
zi_Jdnju6D2<YD<@!{*5xA%uTw{)sJzlIRpw1&3D!DYL<*Ivd%~HV5@jV5}du<o$6v
zZ=P(%@nLMU&cHab@3Oz^gmOwG+n5H<j&?H#YpeS%?UQ}Czb1ET7o{5;e4;bDDmbPp
z$P#43kB^=DUB-`}Ys$R6vX93{-C~${|I~S#vu8k=Ej-Z~RTVtHDoB~F+Pd>5$9r3R
z9MpMNV;bZl80&v2<h5}+Wj1~KwU>bPyPy70De-ah8fbZ#9rZ9wx>IJ#$uF%oQQGl>
zNOX{K6cH~7HvahdsE;y!{PUwc7A6x@y;$acjBWm!i1MaA+m9^^+m_<v<JEE%OuQZS
z>tGJgAMM!aY<y@a=HR0)A0|Ey>Z4(--?5M<#OW&`?~T)s71wm*cSKciWL2;n@_TXm
zvBJ_n>x*1&!ujowd01uip;f_QRpy<xI!>p|o2#j7kT=sr=Yp!>g=klh*&(BwJ@|y@
z%r)G=HUbO^k>G?i%#z}*d4~~)6O044Hh4DFg}y7n++pey!Eoq}5q_8=;uYW424@Lh
zWvqr0cfkalMbp`}P$28G5LTrycrXxt@hq55`iTxBcnY}b+cODZjxrxFeq6C`96R65
zU=q>(%CKn$<#sU1&^dXx)j$8DlYwY>Tjmxi<OMJZ&LVEWL2(ic`jdqJsK$O7%b~1<
zp*Ku?r074R&nIq!LEnVf1%nQZYj$~BYVJ3y2Xe;?%9SuUbKZ*lXY#OoocKT(Y%@cw
zf$^Nn-RM0K9yInt309Dqm$(=$<0=@WMm!8-Qsdp|HDf=F@SnZNH}6VaV3co)yeT0Q
z#2_P%BzQZ*(+p<{;d&Sq2*r&sC=h~oCcI_3rttZ6VHw)n6J_3lc&njoZ!-ZWH_F=y
zZxgh)w+qbVTnsDT73hWJU4ULtisrDL`GAuXT?!k&(8m#cyr3BqejjNZ!3PT?;Cs|c
zBd;DvZic}nLGY1kHXEt$1!YIsk>Mm%Tn)q&82G7(CgU7gi0A+eB>nE@IG#FBn@J@i
z&%7H`uJ3llpXRu7IP+BFPYp>ax2p^Je)keg0v>QVCq^lL0)va3XocEG`h%Iro-o`;
zrWBV1WiFozZv>xW=wjbi!OVRE!{D)et}bMLzw)h#Z(-04a^v#9y0AX~s|)Khy}A%3
zYYtwO?O>8{73OrvX%(v|TC&%Jw-Q{OaSp7(o-oJ^!Scho6f%!~W!Fc}$M&)6ECb<=
zP#=id9K5ud6}A^9<-d~VMC~i7=cN1;%X2H^k>TJ|2lEtv#Ouvbz=#;R{J%8^Z}RL?
zOgWiYUOXP#ab)51-9JA8@Ap`X=LAf33x~ZE26>oD*1jBb*t|;yd9A}9CdM@lcf|a>
zo?h!6`KNS<cxjki7Cz;8Z*-P-3g(e{qr#Yn_k8E}g9m13ci|uBs{P(c&h#E~dwXfg
z8@;)!5U9s;Z)Vub-ND&?zZlKgYcnC3X>6%kdEW4_*D))vQ{M3=!t2~DZ}}Cy2M0PH
zm(x0@+o?tHi7(JD=Gz%`^)b=M+(ER=<v%k!5cBhluX#RvEzelZ_N|(m5T_Wc1xEHl
z1}6N_aaVReDL4D9TyIv`YcXhSs}861nCxx91ip_kNv^tLs`njEZ+Y@#7q<3Ndv|Vs
z&e`3%b>$y7eaRSoVdwS(VBhW}Z+`E=-UVTApR>wK9pt4x{MIQQ>Pu<fRIkaP%R0BO
z@b)jnG{w>FIn%GaH)alc`w?K5Th8P&2eo6lrG4nl?d@fT=NaX7Z*I9&mSPg&FT&oc
zz$)KIcAE>}C&0a4@Vi0J?&HfH&T;B%{uf|wo88idwwMbweRgSi_>f6$hs?+Od*<{V
z-WL5ieE-EZF`Te>NFYc1yx1I@`EG|~DmMQxPt)`Aa&cydcsa^synd&T9WbMO;M_@L
zF*B=c+3cz1mrX1!9^dcW;b#vY-y^GV_|RF!myI>*SSVvL%j@Fe$>n8ZF(0gc+GCD0
zr)M6^^6Xi;POJ!r%q{;vxxGuQHgX-a(@Pl|*x=$>&g9v1@mp2>^gPZCH5Fy*28wg&
zOvd_ocy@AQ>Er@Ngkr|lK$G#)h?%j6f4Tqe33_<q;J2Ei?$N@B&=Ke86{OD(ypx*V
zp&-ra+Y1p)ES@+C%UfkZOz4M;t$2Rdb5C^=8zh~Z5=c$X3^s9_y2p9V-4<?3_jtFJ
z+a}NsH}jtz@peJyz)$fWJl_7}4iAsS_`^e|BL493aK$j5xFcvj<nN9>bA5OARQw|*
z81>&VXRkR@V$Z=pIO3=N_<QE;9S`p;71mR1&fXz69XvJbC+r>K!j$-%6X#R04R8%z
z{xC+e+(--yGV}CKB=MVA7ulaK_7w+;L&Oo{M3G+~8DE(=U%XPhPUO!n^tWETLwrzt
zM0`^GgZQ%eC-E=hH)0)$GGc=wJro-E0!bl}USsLarL%F;{bcE;>jm9(^5H*U?)~LH
zL^{6*F}`uqCrdZ;nh?HJ`a-#1Bl5+J>1~j^nZE@6H?n_3_RmOvPWo%o-<1A=^aG-q
z--mb_;8J1y$BP}s9^&aF^3C^X`a4_taOwQ+LH9}0r%9h9eV+8i(yx?$gLJ-fGhQAn
ze_m;%X?Gy60qVRSNYg<EPn3>fY{ouE>>)<PK_Xw`8GfWVPMjpp6iY<&(?9%QE`7Pk
z*KEd9E%LRG`t9PK;(elNpK#}RKKgq?+#$Xon)V6zH>H0d?h(Hg`9jHfT-GC)AT|&i
ziFR+56QrB=3jbzaD#&pJ4BuBAC=M2nH6M=y4;bF=sZt?*naGg{biY~LDBdF8E#51d
z_6+}g6K1%l#NUgD&&PX9_V0;%#C_sd;<qA)LNMMmv9WlZ7#2H--NjyFAF-c!jyOa#
z*8$?^mno(*Sv1!J^b+ai;^m^5{|a}0#$vc@L_06<M(O4{f%`4e?-uVBe<#{`dCy7b
zCoIOhTl`SmCw?i`ia&@Po6K-2B3IC&-bA!}skD{eQRFIH^p_`|D)tfkiTt8Lf9Hwk
zix-NM#Hr$Ju}oYbE)rLW*NT<mP2vXem*QRGJt9ZLFh5U-&x!nsMf=0|RN;4a+J7v5
zE*=oS7k?C!aATwYG_i@;Tx=`ay;QQK=Za^DeZ+y{U~!~4Mw}$ty;LrhZue4IAf4a;
znXfCwtHo6!e-fkn2Jx37zq--hd^`bvC*97|drtaG;v1r!r}w_}kHyc$1LF7Mk75$i
zFy$wjuUnA$V;k+;iYJO)MDyVf@@dlTyuCu{{2<8iL&V`Ce@~$O1aXFF=k3jtzCc_i
z+If4cq^}WcL_2TqSJJnL4~P$m+r_8F7sZ|8TjG1-N1~m__m%W-#h*kE9Xp;^s+cYw
zCmt`h6HgMmiFsmgF<<2PF~&PwwDb7JNuMU#d3~kQ?Yus_m&y{^+r3n-lU^m>EZTW~
zw@SZPd_c5&sXQh9So8b-B7b&omCvOg5Wg3H6zx2}v?Tw$GsR}&31WNk6fsM*d#ju-
z-R`Z@U%K5}rAWHnTje6@#o`R{@cDpO$bN~)c^|Bw>%=wUT5*$jn|QZ)ueeRL^8%le
zZs!I5QTnUmTcX`-Wsh_WT{rpoMywTo61`;KJylE>n~5#Ow&ICmmY6GY03*-0zc^SN
zDoz%siHpRg;<cik2Y8e8YVm&2?yd5u^zEYETjfRRABuKwl{)Emo*ze8GQaJ_EHPIs
z5F=udI7*x(P8H{g3&d688u32yL2<kIwD_91OZ-s$MBFcaBL?xV$owaZO~mFR7eA(Z
zN3pxuOB^T;7DtGq#VO)+v0R)lE*6)ItHd?pZQ`%QZQ`Ti%i?R|Zt+9$8?jal;+@5u
zuNW3Ph};W=?%l;gaiBO_94nTH<sygJGW>PodU2DuMZ8aZRNO9dOfJLk5<d|?6KlmE
zL=M`e|0ZGwv7?wRb{F%-LUE`#LYyE@5od}e;zDt;xJq0j)`(GYvv`+yzxZqMQE|J-
zfyO+aSH-u)_r#AxOxrO2_KV+$b>dGVhbl9^OtFR7T0BwgByun_{r498i37wT;&AZ-
zahzBz&JgE_b48AiX8bF~HR4)vvv`+yzxZqMaq&s<1@UE(L#`SB2jV{QOYwX0M==54
zfapI(%oLl6ZN(GCE@HNLs(6N2C=L`yh@-{v;$-n+ah5n&{Drtwyh{8JakW@2ZWM19
z?-aL+zY!l3pAerDUlQLG-xWU;KM}tazZQQG9ehh+Ii`sX#b#nlvAuY**iFn6&k*~F
z1H^O0;o|w?cyY3Lu{cYdCoT{<2A}!7Uc5=H7Jn(;E^ZO;6CV;E5uXx&FaA+{ReVc)
zPuwH!6TcR}6Mqx~_<&@}Q*0<6Cmt`h6HgMe#9Z-o@hmYS4iblnBSlV1V7fEJIpSP#
zvAA5kR=h#HS*#K75bqYZioX$mCq5-UC%z=UF1{uHMf^zoLi|enUi?u^#0OxWPpZgS
z7S!8_oMu7&RFU&6s1Fs-7cUeii_=6-#GwDn#bx3O@p`dRtP!K)9pc?0XL2yU$HiyG
z=fqdU*F|*e&H8jWT@wy4#OtTwS^AFDggV05?~(u9{QE;cxBqXSd~bhiU>Wl0?j!ae
zpOnne7XML<v0q~j_eVD#C&Qq7d`y2`;D=%2)7^wRw+HKv$3PexH}%)x=Qf+EIJZK`
z=*~L%FgzBv_rKdUgUo0dAM-T=CO*FTuv`N>dsw%ru&^@SLWq11+KxS}+ay@Tr~BE7
zj<dLlKh})t*>vYZwqY2@*DW0<OhJcrn*%*QzM1$@hV7c?f$nQ8zLk(|7>G_|R3!b`
z!@4bpMSOe<<Kjd2C>CEeWE+NYv`2ic@cqjk*6k)(#K(6X;^TQTe|QYW;@b?FVX|R(
z^l9Tbe>|+-=zc#;yub9eN1l8CxcmX;SPXypk_nbGkB4F6^S37MeB<ZdKM#L6y%L7u
zu^sW9=8NV(^TdNy9#;&`ZHVt}<Kq9b{>Zq~bACX4Lt%Lw?9m)d{#ZZETYP+j+hhGW
z*xAFzhq?Es=7j5yW6izqnUmei_kHZS_pO*ATo&C8I^urV)am-^{sFW1JB7bI5J<kZ
z0K0^3Z&kRqFtD#M{q$F!YdK`UlM>oj5W)<xcAPhSd&|2ElHOchknm>q!OTr(9n2j1
zT-}w^+}v9V4!rqQ8s`8v-0615?9qb2*9`-k`e$wp9S9`cb0CnurPc{Ie059Ytv!dj
zZ;5mN@|DLv*}tN}o5;_3p-5=oz!2v1r(9py0y~sB`_4<xh&;T9IeG|lYTKgF{c;bw
zvr%{<Hn=1RyvfHOn1#B8e%<6nu=dPvHJu6|VnXT|Is}sVdysb$t@>QZ|G|WraPVHD
z-1kyrlXM;6nIDA4RL~|lVImU4gxCGhv>zAdn|?rVgW%$YIlIxD!hc<c@;`rF@UkaS
zguzVJa{R}n)Va(=FljWSbCU;COAh{?ZoyzFkT4Vff>*jVl=)LDX07rnODIGL%vyaE
za$;~V{wKM-BHezl$B&Kthr>;7$^V7vunj{>9)=X${=EK*snX7k&~+VEt}*BipzAYK
zx6ySVT@OM^;V&ERtN`_~Few~??9Mj&mC*g!rzL>^WEW1U7(_59z{t2%BIk+v8i(&<
z2IoA-Ej6wjew<c5yWDZhjP8!+Ey_gEponp83-F8^Feb@P`UogvX={8u9OuKA>GxQZ
zLgQzG2J2^t{<lmD#f(zU0=1JurKV|)C{^6oLuu~FL>Dto8)z!2nTML5hMZ^O#LdB5
z9EWj}tX0TiAa=0jV#Wqh3FFW7q;!w(K-?E|pu|`Z0{>%&AIUIcGYrP*5?hQoqCU(p
zSi}z8+Tqd6Q?v;eMJf657sWh6@Z%p&{0au+V+lY0VfFD3hh^-bXAJT*VR<28xG_;`
z#F4~u-<Dvym{LP9R)!-PHNx2xXl;)Wgf+%_DB=4ovOeR=hZj&s<8d6LU+arRHB2%l
zU*&Wtb=pO#-3F6}(cNWEJKvHPJk^j>#@RVZzO6m^kTWOFmKpZTZX6_YFx@Pe__+(z
znGrj80iro<J~=#?;dq5$gf}r01|z&Hq7=$~d*V84Pr)z35rp5)>IYEsCwx}79Y#;t
zuhJr$L#E1{4TeFhz<+ZvQ+`EeM@c`CF~k-ah9X()9BpfhKYoZa6UQ9_N6`G|KW5M#
zgCH<fp3p*TDaQM|4Oi6v@qxEFJ^r<Uw>vQKc5^VxI}ZC(JaKv0m&4u+3_8s^$(s`P
zT4g~x-b?R&A)a3WZ^2YAt@jCDNpG)l*t>L)`Csle8syC$<TVO=v&+4Ud!Lk3=*`V)
z-?_6lE-Qd>VX;A=hmE<!4&Fx|7Wxkk_%vl;NBPak>471VM<4$A^I@Gw7=Ai_eBYu0
zIfsu3)%ZYvYX&o<(2Qiw>G|&%1?ms|#95l;#*Z)RKm7mXu+Kxrdj2z`JTXqRet4%D
zO8al#b%BqLL&tQ6<L+_1zZIm1mnUDDbXDStgq6Xoy=wy3yZ@`kamJkv9#VX3uRs1@
z?5)ro(PzYx$c#x8{*iH-Ec+vk(=<1jBaYL=EeuB@4A+fhy>j1#Mq*R31&QBy@JYc5
zz*865=ZU?<{^DSfoioPA&I37FED`xFg7!<rtHqne_2M1kR?)onAl!4(cZ$2jKZ_rW
z`^4`=kI!9%Zzi@TQO#||6G^-vn{jUN*F*a0By_&$(A}&*4}G|F^U4H$lJsfvKS%mJ
z=}V+vC4IH@Uy5ct8{&UV`itUj67^u#jYm3vr4C}Ig2{iPm`1|hj7tM~@ch_YAx%Al
zY;)AZVh6Fa*iAf5JX0(b2Z}}FD6v?aA)5L|I_wWIy~{=O;tKsL>DP#S@uR;D;%(xu
zMAHu7&h}1!&xn5zUlv~z`JIIROuGP0y8!pfp0AR0|C?yXLz?lsu+LyQgH6Q4$3>nb
z`%}am(X<<cJJvW!zPd9038HB?&@Yi*Dw_5Kd%oJz|JC9uagA6bM#cXW?-!pGpA~nB
z?}%TBUx|EmW_k%?Q?Z4}mub4^h-Uu|=yv~sLfLaFDE;w`pByRL@s1Ou&k!#a?Rdxe
z()qg1@YjiJ#r5K?;vJ$L-}r!ZzTPuDr=OB`eB&$9-xS{!KN3F`4~Tyi&HWQ&Pwe%C
zW@O^E*BfrFMz_};@ApjCyhnhC{4RjsoUHr5{JQ{d@Bjbr0;~<b0s6<k^1Hw`#X+!c
zdGH=+<EH)@%!z0h_ONceXX2Lb<jdh#xG(R9V>9Sz0wzATlMygB3`D09KF&Q!L5Fpl
z3f;<ddKLbTv=;CrxW%Wt676dO{4!mp$MYZ$|6O1g8g&@<_ONNqfkk|LpP;+KcF*`y
zVQhRWA=@wz9j<lXk%A8Ewj6qVe6@%#8+MG3*Ncsh-!g0%h)x*S+ppp*tauaL;^XUx
zZ&^G)#+MFb<J%0GVVD+=9q<%AtlsE;KTN#8X?Xt5W&j;@qj_AEwHY(h-6|l{<?%2~
zeEzbLKU;n{^;rI%hm2|}0n8CXVemO@52neZ5e)prj(o(&=bb&QKQiw0oPmfh8<zZC
zz^2Q5FmLhk%||=!3Ojq)`0%@c*4Pc3<5<57<mUCt&Ne=e{kuS~F($Rce-{|CuHfeT
zGAa|Q(pQDCChs7u$?Jw+ZJvM?c~h_=@9;L)v}|0JS(#DYDB|w(Qk~A@uoiEx`(DF}
zogG%;%YE|rh||9Le$PpMxmV$F2i@aa9dtXdC}>m{$op>R+l_YYOAUEnCwW)bI@!qw
z++?q2U135^zy3Y27B5CP?!S2Hjspn^X$OLdk0YLug-s6zTQxfv?6PuevxDB?rU$)N
zm0R=ox_t}w1`FENxj9V_26{I;80fMV?k?Qj-gNi+`R-n0u3?*q*b)u|6L#(Vo%3kn
z_`-Ylq^xVKH8@kMur_Ds%$lNITz7ZLk_59F@B3Jdw=q`ZO*E_Ve!e7qZDw`fRw?V9
zeSwe{&Dgl=pfmKQgKjwEpxfuBgU;^8b%C!N9dx@*=-;$1J@2N2fuWgo33)^Ie$bfb
z+P<WB;YV1FH)UOB%}tTU8@TRiMs)n%8&guM+C=jApTDFj))GA@GAZ&~Xe*YuXEJ2y
zfNM%BuVfxp-0i#MIJ4qzO>&D!lPYKb4NDTL(>Ju+?|Fg!ULdJQ(&~&zsM4zr-Z;X^
zSa+jyOY^2{Qg2MFY#9mWz0f@Qj0RY3Hn1kSs&Vscng_9xa%$^FRf(0sjZXW-4b2WF
zE?gIBb};FM=8=a{jtQTg@cnglts;#gL-r;O8nQQiV9N;Vq4zm^Q`1lb3v0Ia+nY3?
zb6rwl-@VCh+qxtdHFVtx-(UaZd3%%3%c@IShq`*<gzs0@4%{0W*s(6@WYkg@)J+IA
zh5B);3idh$S#^QJj&*?yrZr@*HwdvKt^mTipFLI^%wW2R-)mnNC=K=q)C7BOD0pON
z<4A*b!RpWkH`=K1_WK)cXt*(9UmzJ}e<8wk?%Tf=Vtq7{S(oHohX3j7?!o_ryf1bJ
zt3Pa%yl#7=V6L|@_%+7(f1TunN<xv9Bj0WmtQ@lU)64*D+}dVN+B(+R<PoVgA2d&{
zN~&?sNUEy%=Hh#s)-+k?VWr-bwbwdaoi_!mQNPhVvpN&yAFQ1GGS=+ns=T4}xK(*G
z);`~S$lhzx0+H(q-72s31%<du7AIB(D$i=2xZ!oQ@c-WSJ>IOyoBDFnzLa2~8dqOh
zCa%Cc3Nq?kbM;M&@Z477+B2=IW^JKcvmWd5rmPFbu7~uR%<9I4>mz9YSdaJVdr~&G
z=4!mV{TAEjn>+6b9S8<{wcdf;XW+_gf-Cfd@0Whx<e>Lx#zC*k)msPc4HWd<o7NY#
znVW$cZ*njIAIspwg%7tkeR%zRA71-yxC;akqk{<ruVY2tt5bM2g!ZKbev9>Ze{oNf
zLYzZd3!KL-I*(Z&Cu~T@I?{Ky$=H~&X2|}Zx~CPU-_$AMt-*Z?tMH~&-Sts=G-pqX
zNM^PBby7-7jknG{eOaxuDy{H)oNH$6TvzT%hn7;ER_JZW*w{RRc60`==lqogP3pX_
z?e*KZ<P@xld)CKa-;eu14etUT?*bce7npG4K{tbUfg2Ax;l_3D*US57)+HWt<?q|+
zetbq`e5Cv%n^yBk#(Ji-<_IZyH7yIj+?kB^cQf&<^q(a`m;IFxJM_PWdD%WC#K4Vs
zTzJRxIq12GeC_bu<OhKOyX0P{bLkLBIKd#vysq9(hd%7xVAb9g^m;bszVnSuQZAj7
z6FB41OHO(T&~KeyFv+~Ou<smf(h2_qTwW*`E}+<uVwVdke#9`@mqPTCgM6b!NP0)k
zJQI2FTOt_b&v*%ZwMtm*|JKRJWWtsHZ=LL#BwXXNcc9-o`6Fv!TcY{-(>otZ^6Ziv
z+B^zBkg>KxOvXYAzRahs6L{G8!S;C9BV{)qVKIk`okARL+U3yQzUlZMfu2@CwSbYb
zOO&>RYCpPuOSO(_Azk^>$%zH{ZI!N^YZqG1_|K)vsdb^Nsh&rbGd@G7;-5Q&Y6ct{
zaFO4k)P9ZrKm#uFJB-?Ik+D#3dM%>*Jd$W&7Wo|>fZ7L5BgFmKT%#7FOBlj8bgA6P
zB$O0WpQaj$sb5eX&zMIrs`lt<g{H>T2Iz=1n1Lzn?ns{Lf1)!7m8$?#4WjSTfa?X1
z+6!$IdPNQ9!>iG*H5z;x?M0*INeiG-8(@mO@7C35Hry0y_>K5{7UwD|SWDO_`=Er_
zTlCfOO`!7QkFSRC-7Lg+USGY7YA&Mi)u*7Qb0(ua-x(8MhYL<=vg3|syUIqFwc!K^
z7sGH0T8Q5j+;8c25!^z_Ov0!oP@N2Zo~VSd6~=vq>m@bfn`I>&8|6Z{odUmA{1HN?
z_1TyWSD_j56^7oOiT<hyeb9yup{Hm<_k@sXeJV5x01MwCOjDD`GtIB&6W}q$WYX82
zCi(EiNoBsTTa2$Ld^I(`e0?i)ry0+s4bE>g6!%<roz2c`a5X2h2f}eYndbDOY_wo7
zE(_L+MKj8M%?A7425W%(g9(;ty~PJ*r43}z@or-@b5j6egfJ=QQDBM@2$|MveDDzn
zI-0>Raf@v5F*f*28@z(St=IVA9OS_%p6*h2wGCcrgWqn0Z)0%lH9k0l@=J+(t^2YK
z{=5zTo(+D0!L8T$;0$W+4{O|pcvmy$9&Dj=KaK*={S*k9)@yw5l?ZM|Uu<&Ev%v@2
z;1}B9vl!fZRq!T!$C-~Xeye!e+*G%~qu(lg{ddrvCM)r8W6b9c<MS_Y@mra%J54sh
z*V8dyFBxCo#C-X>)36p9=9|t}F`v&HpGhrk%D&zbx?>tvDSUHEsQXu!JFuA&%7LqC
z9fcHFLbD)bTCedX#GqRlJP_bSD-(RJ4Su%`{wD^vUTq0&Ll&wL#xJ2}=DPU_9{m#X
z^~~dKKC{v4i(uTvfj4bJ-QjBTIe-H5IR`?f^{Rwg^7>)Wat6OXVDeaFgWh9<?qX2u
zO+n%Rh=W_=N3?kL%b))}gImmc=Lsi=&Tbq|<B*hOEOyT2%*~J#yVSW+QjfAcdfK7O
zqlYx61xu=PBn*eR#4V4WUhj$<uRr32$!4^6a~gB_%jmQ*CLfIwoE#HDrX3d3xI1jn
zKJDO{ruBnom{2puP=tXsh#`SdVuMKfZ%+ScTyY5)=a%sns8t@Q5cIkHK{t5DQs%aH
z4xc1go_(=P;T9M=knBJh2Y8AdxcKq4!mQgKhKOa=wpCF06{7dY=}_9j+INN$kHQ#V
z6d0xN3qfK>7!ro(5bb=C;K&QJZaX8q4+bM_h^Ju?;hG8xJ75^$@F*ot_l+Cnf(Xo)
z5scly!`%tPV6;p=$v7FVC`#!;7`l))i$`6zoxx4|4EZ<=vQ8W!albTIn^I-G@nd!P
zz&lc59-bdR+EMUr4hEwaW|ur#N$-H0U($>~iRb%q_@&Yc3QC3u!!U2;Kp33fZ50&0
zfx%LOKL8zF*;AMTgK;=Sxe<pE^Nl#1SZ~BpEP(wmCPE7PanFRZse-~cFdTj}4<n5z
z2XSvphL+P|4s56;$|kQ3ZK!3&Y|3FnjcWm*X%M+ECUy!J`^s$<6z~cLPos%8FeX0~
zScF(CnRwQSMFb0v<w5%8Kb&|A#)PEs2@I0`3gG8gV^5(C42O^bS=OGyXk$Nu7-z&W
z#B>-FlmcrhZk!P-V1%iF^9lY2>N%HHL@CVk?QIv#bLK6IvPbonu^&Zz0t5SnQC3)Y
zQwb$*ltM2UTqZ=s+Eci|R{~KA{7DI(Sj9_?IF?vz#3I74;<2n%6qe(!y518DA3|vv
zv*_N+EZO-eEO4C=+hNRgy$ix_-=6hV3WJ3&iAorAN)))1C#r~e(zjn2rSOWeKcDbd
z^+eIsuc&=~2o;m=*Ac<z6h_V2#}!77Ei#L&FEsWeh-+YAzc9KALbb6kB5pJGr4>;M
zY$>cGR8`Q_9hUs0;8*)F*7WJd9%W78EEp6cF~ZtY@SDR>R{Jbtk9a8fZD1J6)Ev3^
z&vt-S%8AiN9837kVWHm~ruz156>JhXQP#eH^^PUFpq6;cAX)GJis-Icm7i7b>w&0k
z2EOjaS^~q`tDQ32!c{P+Fv4#ZW9;QlA8Z2b%3|%*MNtZ-Z|968xKb|c7e=>1V0%FQ
z5^NEu_lhWmw|x6t)Gx1K#>r(cUWY*i5Pr3zVko@l+q2qvVbeS7aigiPF@#@_zlg8L
zG4`^icY7&Qw)KmQv36UUDw^k-Rb2h59!0Ra>7C@>%owgou(r*bvGvtHH(*v(_p5zm
z{as+}IQV77Ga8bMz1rHLeE6-KEyBP3UO@2k0;-!}C15*)ifG)`X=?=ShZibKCm9JP
zt{#k~)(^Wx{H8sYMdG)@3y_pK*z_jB;C{CdU=!nLMsllfO}t{nVFX(rJoC=O)<(}H
zTUR=MD9Z1Uf6^lJzl~{ee1U{_;yjo}7!W(K!@!f~n*VJu@YF1HJ{nGWhdPy1ta0g6
zk(D^UiW6+_`eK`Q?V@}(Erww>$m?K`99vZ>46VsZ(}IQ*Ta7r3?agmj!`Y^I^Pp#Y
z6G0rd4~rJb9<N`7!})w*YoceiB=kFtOs3OdAOo{q=AU4ccFkcjWIsoz)h3z+TQ(xb
zL>9obQW?y%#lxuP_)5Ddeem6}&7r<*(Zu}OCdin17b=CJOwNZnJdd<n3iI<kqOQ%s
z2F9zNv5<U6L??mQxPLA4DRxAky^PPH1m6ttpr{Wt^k{+1tEMxi-shO3`5bNHEF#t#
z@%;Kg!)>5S2yDg8@yPU>PU=rTwVZc_FXwk?8+*RO$D%kNsw?`ik6rj!5a;9a`Z#(c
z{d|}Z22?Zt`M3(&Mma@dsIi@IY!@0^+DwPZJS0cH8_SkObtE_1^9?zKp~Fn0%)~~U
zH82?%$W7Ztrok|E+Oj}0oz=@L5)XB=*TvCGg_jGT%||a4y6*LT9Hmt31=So+-}-VZ
zk1Km#XM9G(M_k#L$CbT(g2P8#D&=uy|MQxj8<*PLxYXDV-ZO1sZd__}<5Ht5Z*t9@
zxpAq@jZ2MJ0Ba9Ej*<#pt9>6wNrkR_RvtZ-`uaIqDy*N!P3a%)T<Gf8&(Y4MzJ5yL
z&ZQ)-#8^LzP5qR_or}Favz5_xjqf9_#7g2y48>^<dnKmCO3qw*EOJ;W`lzh|SSdbp
z)5%70#RcpImDgJmt~cH$&85bIPl;VrQL4P2;v%<~SDY_<RVCr7GBK@05MDY-xS))M
zy^gTs)N(bISVtxaPd($wR#;pfZ4JexZ>t1W_T+3Gq&T(?O#hX|3M*SGwv=II1FBSG
zA9fL^DlWcQZHD8DRaFyTtTrG^nME5bRw}%U#T6J;7HzD+;>y{kX3II|r@oX`s4QjP
zoMI{Mg2KnikxJBNFRnywN^vD>&nvD(Z9v<MQG7OFT#4F%wnQCdV;~IrUj$D$;LN*%
zWR_uVGmCy<d?4N%&~qLQOo2h5MI;*#`V_Vu;k|Hq#SvmihPQm<bsV38EFr{DLHfy#
zJ3=5PX;$w;yC)y?L(Sg~vN+>%NUzLV0M{Q`?aPZu-i=_tpgvfUJ+Zi8SHuOYhzoYP
z_1gqOGZ;JhhH@Cj>|ufZ*jky-GWVfvqdbVGVNf1_$44K2>0y7By%2IROae9x#~v0G
z*`2`q7%>4xF6`AVmWnMYDDp0ZIwD>%;yB`U7_<EW1;3X&&UP>Hp=2?-K>lmd2wv!0
zVX(IX@f#QukOE&{Vb4BgJD3FA9FQtSwn@Z8us?}U7Q}oQ&zWBlrLfeuC-}z7z&JOG
zHyM`^?1Zut&k~65iL&?E28Q<a{mNX^uVinK_9Pdb!<iF&IYAB7_YZST|ImLYsh>-A
z3JSw7^PK2B$o`AxXo9Z*jF|5#^NqZEFu4*2ZH`zAW8RkR%L@GmaRMwKycP{6{hswm
zo)^!FUf9FN=^L5n#dEUf;Aea^!OYVdp3PxX!Aq9ee}vuEOjA49aF9YX7<|oGZ+2^-
z(gp^lK;*)p9j>pS&<n=Ig7T-F4}%v0g6|gax2l2}=IVnsHD>-D82BUJhcSCi*xd2T
z2*dnrABm2zWEmqP_-_td?69KC-&4FtDN?;;@&YjjFQPCE=dZEkcfe34c}9oq7QtT^
z%VFYjHUa7+m;^i<PdzD0k-p-5@VeT1WUHh1nBd<WHt^AVrPe2tcm)Qp6o*?OnYgY>
zeCO`xK9APnw?0Rq4NZc<3EC?TS8+46JT^?&4h48^L0k+h_eC3g4TAcg(_(eYy9nP?
zRe}`hE3O2);8x7%FkZ22JoQ%RTPypd#y#)nRxw|Nh=-3bWZL?ww>pBaan{!e1meve
z&H3k6v4Hiy_~ptRGZBbS|G3=OTgBq4w~D1`y9{wPT5lB#SZ@_eu^g%Kc^P+(^;WTf
z*6PrgC!1?NW7nEEV&_(G6^nybYhaH2s>Sd}deyRN?1lSRFmWaG7S#7(5^$a2a-v9I
zaX$7##Z?KbST(0YO*dAtMnxYd9qQ{F1mwLe!TANFwwWk}Ri*J63v8{9eR<aVJld<Y
zO@>KqHOa&-PiuAT%d_6+u`W+8kBd>8D4p2Zya#nRjIJ+=^cClW&tUckk6_h2)(7X?
za{POcJuw^j=x?;vCzJ3W^|AJ2t&mLI9m@7d`7(8Q;G@45Tc7-yhi!zv3fY5qeS7fR
z8}DMTz}fBz#9LV^{O~?@77RZv6~gdlRt~cm#vXi-^Cra)k-SmaqYV;m2V-wd*8UyX
zu^oR5!?tXX-H<<&-4}88Y^Sv_{0)dL+a9(a-&X}%doup~M!-Gbj6}}<;Vp{%$+-BB
zjU$S?ojq&v%(+vFoyn(<Eh(Knt#sn0;i)rb7MF!P&hOQ;)7WXV=7!5>&z@Np#$4ZU
z@uicBr%WlHGPXxn_i%1@PR}`cV`1NQ*6dluUAZO2Sd7+TbYm}_IC=VvS^w?Pmi?m4
z@$+x<?Ho1-`BZ=U^yEv+W|WPeHhFT^bheZ6Q;MffoIA68eEBa*ipyY!;u~L9J_XZn
zp`cwbmP;p=Plsk&0cZB$4)hFWQ@6|V#$g+ycK$X-Q%`7nLR+tCxX8=da$cmvDIT{j
zD(9v{1zFgj2Q#W`)3#t!p_S#yA9`<NOP{>sz3T$lY$tiNH}_%q9%i=N`8{^yIccgl
zJnLldq%3b}mUntMuhUsxVc6S<ZHhK7?CqrlPIg=8cIwcnhc|!FEX>t*y*A-szzAQa
zW(8d%t)80|vl}hDO>?KxEk_RTrVf(B=DGe(MJYDS&Y07)a+>3BT-4C_I45ipX=u}Z
zIF|0)b01dpx5w;0p1W$nN=y<@4WD&ZkK?_PEX*~}?Uj2<hwhzcc&{%i_a1h?N`9#|
zis<c>FivO7JQPufr85S!XBh4WHQkG3d5c|tXQNf{_+0WTc>K*}*uKO&Y1NhV`OW3n
z*l1AP#zxDrsZmXU8yR`CvdsT5{%6}Aj!<pd;b`O4z6VnQl~<tXzY3Ilb4U9gvI5-R
zsI<5Y&BUK5?r%2a&p$^)>4jP0_4AX<W-KUXV~XF+Cw?EAxJl&$&Knu-my;95MU$0d
zE}QJra!w0(#9mv)6U&M_g)hV=Lf!1O)wM_0Nu?8KO`aYuEuJ@{Y{u+a;oR=o-B0Uz
zQMl`+lS}5FiDk~X-^-<^LNA{__tHt=RM<}~nb)IhSxMI^IX!7JbN0mYuDB%6oIbI1
zO1SH^DcGTCYS-Lw*CBb~u2W~t?pjt}I%6`t%$zZ?Y{sl<u$($~*5q;|*tHCM6@g{2
zn=-L{V!S@Jr0e9_v&u^+PA)%l_SC7^IEfS2OSox~Hh<E#J>$m@KX-87Le1QtH1m>v
z*r{j6tdhCqIX-gzeS2cN_{1+A5VM?fDoWkV%4hM%Z4nd`^XfNj@~4u|sNVp{L}UIP
zvZ+&S2cbi3?L2Z5ixv#9ix3=PNdY@^|L4*FD|=n>_GR`dG85Skzqe^Gr274~>enmy
zmv*GmLI{WLjRZCC-@idp2=`sCxPtrJ!t_uBGq;-eVjg?~9%X-|#ctqvvq4hdUhw!o
zbblni4c8y_Jr~;jJLc6NhjjQZ>>rs{F#LPw)whICc7|9FN19j9)_cTh^{4WS0s1P*
z{22$t(B(!V#`qc?;}H*;Q_rsf^oO8^XNmnpz8KJ*Z!Y9mafUcc<VQNXFBPvAZx+{!
zcZgfX$HeEvo#HO>&*I18KJh!z&Z%$8J{r<LM;s$gAW@F|l0;4?G5md&+|B0?=vPQL
zL;s<(SIYQql7BO|8T#$g?~?n2(tj)6?EQl9JEXrN_cx^fMf#WG-$XnXO?n{`;mw{#
zU|9C2$iAEO)1;pzo$uiccdqpFrH_?9Rr)2;=Sp8LR*An9&D>?g_n7qO#W%%0B74|O
z*JV!`WKWyrX7*fx-c<StayNT1!#zv7*=q&*nbHg7|6I}Rt%7)_%KZ`&^=S80nJ<4!
z<!<&;L42#F*T{cVyhrvAiQC0z<o*ZoP4QjvGZOjutN5en;r7D(*gaAjQ^yQ~RwVLq
zGKp|qq@O1D0_o?<oo{dSf06WQB;vh<M0}Uaez|zP>^G9|cZ;}H?vIGi$o>!Fo8r5o
z*}DY!`<6QRlgRNajF+E($>w4!(d<zI|2?RKeA6TQ$$fx$zIdT{2?>9E6C|$?m&%=k
zSD4;SVzqb|3IArV5%5vzPssfl@lWELqS;df{=cFQ)``4PGM%8<L~Jg0B;h|tJYDP~
z_kN<;I|TJJnmX!lviwb#UMBq)B>XLv{eQ^5Qo7j_1n$3*ZuSB}`rD*GLn6O_5MPn~
zyCnR*FWv0@0sTAqs}ngThyI#~t;KdE;yp<`d~c6I@;6)@D^8SuyO+lt>d5~B66J8E
z{9PmcM(I%!>D?+mAbYbn2lDrf^ylRMl4$qhcwhP#^7oy{$<{o-1QPM5h<HpG9nIR%
zJQv~4=QI5^7tNOr=qF0=B<6@c#E3XZ<QFK$!(Zx1esLrxi8I9#@iNgoFX3;w^p#?@
zxKX@ayi>eSd{8vcPsH<t^c~_0;-ADf#Sg?i;<w`WqRZzI;<Ia!{BPfz?IE4dBjR)7
zOXBOI-IL8cpK<=2uE%otLbPj={2-m5JLsMvHWAHp8}=tiKUwT7b{BhzeZ+p^U~#Bu
zp5ut`Lg|x4^E`*WU8`h{?B|OM#VbY5xnq7S#hb)i#LeP^;x_SF@i}pq$S-k>?*q~F
z2cYwlGVM*j0OXuJ>ZX4HCiA%oa{3)<`UhYO>0#0I6JXz2dN<MT$##Zx(_etUi1Z=i
zaPb0hoH$Li{fJWO^TY~qnRtzOy?CRzPP|3jEdE;jt!Vle$lue_UlezWyF?B~WqEug
zek$?<H0{3;|0cS8PQyM`<Y;A6o?;8Jop_SiP0SNd7ta#=i)V{N#S!9#;&^eUSR!5_
zE)iFX*NHcZoLR^GZW3=3?-uVBw~3F6c8|8-OMh8>O?+GYv-pYlnfSH%o%o~3ywIeG
z4Mcv$rai~<l5Iu1SDX3y7<Rd`KYXvYi0lW6!^Dvye`{vElf+}~)wV?bt`x5qE5&u<
z263}!`cIHKjh5*>CO$3h5dSE?D!wD`7WatzMANT={H^rAiLUw`DPjY$h1go`Bz6@~
z6VDX;i)V|&L{4Dhd5je&h==dhX8K?7cbVK5i_67p#T&%6;(F2U(RPRQ`@{#uM?|}4
z+wY~@J=;t_4e7rw`#*~xh<n8^#BW8rXPc}3PJ);&+CAG^NH_gCq;sP5P9kRvvYdK|
zy~TX-Z1G%igg9E9AWji45oe3@#f75j_aVKjrLPk0o^3VKZ9ni1>353{iI0e!=gs`v
zJ=$KEZue;Wi}a5~(=UYoucRLo|0V|2FH9DXwKrQA`O6kL(VY3|Ck_(N6Gw>`h!e$P
zai&-zUM5~HE)!RXHDXlUEZ!wPAwDDiD6%iie5Q)&VpFk&*j7AI>>_51r;2BY1)|-{
z?L6srPq#7BFA}GS)5Y0hnRvNaA+8Xw6{F&<;%~*r#An1mi2KAZ#m1?AIUFaRAhs7f
zi`~S2;sB8=39uYzh;zib;zDt;$fXA8ze=nTqvB@qF7bZx*CN*@VE7&4;d{HiE&D%<
zT)cq(zY@O}e-sn&PDb|>F+*%3a<v1xpDgwl&lb7v6x}ZouNMD9jEc94zZQQh?iBwd
zel8vmJ-m=H{v@%r*j7AEJX5?-94}rWE)ngXYqv^&LVQO2K-?p8c?YK7NbDx&iNnN^
zVwrfEc%!&Zd`Nsmd{cZ^tP_6{TVp*5rf>Hc>m$9NI8iJXmx(Jxu1CS}_lw)br^Q#r
zH^h&{z2ZUfZ(=IeX=8lpVr#Ljm@Re}`-ygst`X8li^bv$@fYG1;^BL7ZIHd)gUjx@
z^`Ptz-)rl2+1ov~K9&Bt$OSrhKFQ*7qTM^|6zO))tTUze6^Du=#ED|DST4>NuN1Eq
z*NW@KJH`JL9~K`MpBMiqz9a4yzZAa~xt|ly&+c*6RC)`squ50}L+m4R$r6UYK%6KR
zi<gRX#QEYvk&B!#{0-twVzqdSxLN#9@qY2}y{@=S3gg=;?h@Y-KNLR^zZAa~xv+{U
z4>4WL6kCdIL@vET|2g7m;+bN9@oaIJI8vM<P8UnWa&e)!Smb&xOmB_2NxV(mD*i@%
zOngFoPJBt+CB7qai5SNJrTCp#Cnh%b-BZOzVpB0Jb`ZOXdE)8fSz>?jY_UijC0-;>
z6sL<b#WL|Sagn%GyjHwHyh*GUZx`<r?-L&s9}#~i?hs!PUlrdF-xog?KNk;(2gSdM
z3HY&*<((on5}S&x#kOK6v8&i!>?QUQ`-$g>Lqx9m!}KPLmx!~)dEx?bsd$xmy;v!(
z6E}#P#k<6<;%~&q#V5r-h%btN65ka6B7P)(E*=nT#UDg2V#M>y5L=01v6I+UJY76X
z>@S`z7Kx+8N#a!TQgM#BKwKnVBVI4wD6SK^$`bQ?kNA}Mdy$JP(fuv)FXBhy=i&je
zR{TLsXy%7c5gUn3#a3ci<mydKue;b=%ohiWgGH|BME?^-F6l(QT&xh6iCoo*?l*~C
z+==>~BG-7L{;J4zoT&dz<Z@2bGeoZHME!J;i#Ji9B3>fS7Uziz#3kaD;&tLGk;^<W
zzFS2u^F;kO;uGRCA{Tn1`!12|JyG8$az!WVKZ;z~iFzY3EOrpNdK2AG6}gBL^+6)n
zX`+6S$mN=-mxx@oiTW~;3o}u_N#y!W)bA9zOcV7-MXtm|{f{CSWTO7Q$aR^h|5fDD
zOVpD^uE0e7c##V+QO^>&))Mu>B9~mEK3?R?OVmrnmEv_G7hIzIeIgfJqW+ZllK6_q
zWtZswk;ny>sMm^IMu~cw$YqqMw-LE;67?P;*H5B8P~<X7)JsLKltg{K$OV(A-z#$6
zB<gR9Tpo$Kcf3z7k3_wh*j7AI<N`@_?<I1bB<kmgTrP?FT#>6HQICpT9Eti?k!vJT
ze@DdUBqxAxALuR`d%zH%Jq_`>z!0xPhSnc$$3{o9Ftopqg{5~8JBnSzY_YqTFBXae
z#lhle(TpoWz9&eZB9@5d;(T$TxKg}MTqUj%H;K22zY@2I+r&r3?c&qo%i?Py=WDQh
zn^4C)hAp3edCl}w|JN^>?x4w;aZ7A-Ji7ac{l`y1=4gxmC`JcAWtih|e{|z<GE6ee
zvHY>^F-&~A*P)K=5tJ|hv~kmFJN)qbpFONwKUm=Nk&`cn50SwPTtj$-nPJO}kHLn+
z*f0>C*YQrzMR4q4#bQ`knQrDCnirG~>oyU3e7fJ90Sgo=(`9-#-Ezn_3`8flv*Uy*
z=&)|Qb`FVelz$&!eE2*Ri*E&F8wR3Ng!pz-&|%${L646wcs|Mqj*Kq^WAnETvJC^#
z$wdW?wv`y?b|d8Y_zH0|;CV7We2$34cROUpmkq<?nr?XB9u^<n?}Lf=SCf0>HPiW<
zd3^ptdG&P-CzCGuTbTI#4MzSlV8{I7bt;y>=O80HEN*iQMtrAP1+;156*bnD>C6>*
z-lCwx`XlYNLZ_98FB_KVa>UYQKA5+-VsN&houcYuhmEgWUQSMKxc)fSn&~+`d!Fk1
zKlYmG6S$NuE(`w}j_sw2HPhd?FSl|~RnDpjSTnulvgca{!-0Lvyg}97R%KVs-k(1J
zYtu!JE4-$qd&W7Hxz$~(0{d1ZEqwWm6R=`>`n$DHZ+A}WQk7lvV(qrwc~u2>KlQ0|
zcUh$IelI=aWheYVWNdA)GgmS{zczTr(nwC^sk*@3<01!kX4Sm-X-_wA9ro1B>k>_k
zq)+I!E~_fFFt2h@b#+1HWv&+99jk?RT$WRFeFXEG4rBzn)MVs29ePBHYBLrx&f&Eg
zGsBTiky|2|kOlW=v7Yzv+R)5v;iFZnqT1#!Ae8rPoqP9-wZZ#_*EXLSSW{Hnq}98~
z<Fj=k*oI)+Wahh{2B5ph*B^IwuQ|cZsqywDg}T(7P#8R;OI23Q&3jTKU2C$}arN`;
zszF$F{hXS?X4UnCrGw0>>uZ(<I(NmY>s!sL>+6@EQ<J@R$lhh?IW_OrKDyo8m!8n7
z^^3LP-7T;l^^V=nn#3C$PIub9SL;l0)~~2boc3OA@`Pcv!5hwqjHnG(1a5NHw2r)2
z8=TN2@@!pl|2rdrjZGrwLQd+RxPF%N%YwuS6AItmiQR8^XRkY_rdze2vz(f;!sd}D
z{!)`X7$rAg>7aGTyE$vGNp|;pZtnWXYBy3?ndydd&aDdN^{ni&`j+O|>z-;purhCT
z+ekrGMo!l1E*qT=g&RiIhSuK}8C4tX5{|rH>+Bv?o7{VUBx~JGDCa?uz>W7u+}&ep
zGj71%wyDb^&f1I|oZF^Rk(5>ABQMtW-rjo6u-fnoFV^<j^kQwvrWfi0(_XCYxM^5z
ztI&(J`J0k%ezCSWT;^|jvo;uhv34}%ft%j_G`at~pC(RwsxH(&?Z)kO-n0fczx!!=
z|CgXQy7AplTlL=o=>$msAA4^CUqyBI|IggH2{*|lghgcu81~heghj+C0m20#NZ1z<
zkwp-ZUBHN8aRaL@iwh9sx^GZLtJb}sRH+q9)LQFS+(3z>!O|LxmEY%c=5y}7MASY{
zpV#mI{QCOOD<|*sJ=>f)%gniRXFfNz|BjmU{-?l~0bi(pL-<<sf3e2tKdicOxaBQ-
zs&i1{a+Ds**;73O{#9_3;EJ)Alc#_1MFZxW-sH9&HG%%kkUNa9ES5U`&rl10$&}P6
z-1?T2P=ltZRpaTXPycNZq@V5}tQEo<O@AHfx<mrEv#g#G_w2we%Z@C3q|3&&ksi0t
zkDS*eveD^y_TGAtfg7JhuRF{4REO5=`J&s_Pa-!)_^ZH}8O=K0oD^9ZDT)L(xV`sO
z-;6YC*6c*Nd#X2Y-&4I|&7SHz)=aDpUK&`x=L-jWZPVY~@KTN2|A9!u$Om7v!%@5a
zw?^{d@6aD381*SHe;<8-y?t@crmoQf$0?iYoPK++$T+7<S*OCDlQOzqF)UEg-|ez~
z=)odyK=nyEeXCC@7}TUoS=V)aH?8lx?8rYK&fU1x8L}y7Luz5s#*-s%jpyCq<g6cD
zhFR@V!T*NkgEqTei!*bf7k_g~u*wVNZEjdN^k7QUoM<cjw!+nEZpCsZh`BesF!{D@
z{N_U7RvbIV0Qv^U)f4`L<$*G%ZTe=;>+G`oB2HGv2<CGU=QZZ{gyoUdkxpxdR|j89
zj_j&QT0OivG+|Hmwl$pRnBzs9+0HGP=Mz5oqSI=o7=rwbi-ty)M;?qgw=)EDyJ$Ib
zhY|OBd7vy6>hOEM$e-RKl2LZ|qnVKgQM9Uyz6f>XXz%Ri^DI?>{5VUwb#ay|;Q4HI
z^5)B&P+6-;+exQy4y+G$ZB-b;FA#*$TARyrHa02?n)5<#+2BoH#YzX~fzGq{p0_oy
z=1r7-T3J~rGm^Z1#$F!peGwjS9?xSZINsp*j<?YXk2m-)9d9zuusx@@a06x0CV6Eo
z3QuGI1sm>-A2W^?$BZLC?wE0QboYGGYjvRPGACzKu<J>a0_z(_PDk72tUnFEDRA2Q
zTgu0nUvy|5$=ec$zHuNg8j9p@=`lF>wn5RnTjx}H$!8S~T66lXX@zG-cr6J;a@PO(
z)22xC{{AMB!JBf*PT%16YBI?ytU>$5&tDfD$lZ+C4Z(_)?&-JZZNa&)bJrO+_Px3$
z(0b^>ex5g}L*bF~9S0iz3g_3&$DdytNAfn}JUPQ@mo}pqXHw=FG9xdt0_Tk+le_h#
zsfCs07k}0QvvJpsvmzOv#rKwXJNMOj#+?cKI=!rM;or(v<F~uNJ9ezMdA{0QLWAyl
zT(HBxfstvi+$O^Rhu`mh5{m--H1;e6;77YD+KwOX?g-1nhhO|?cQOA5llTa?w}JjX
zlTApS6@Yg){o}ZH#E*7gi#^~+yZMw~{71X1nT$Uo?se%;?*<l>gGHX>VWsSNJukt3
z{3!QB+;gzbQkLO{uA~(T{*rOQ;3OdFV*JCebFZPF58mU~x$lENIrtX-*KyCqf44uv
z@mMsL)!f_=*3S6-?Jw~^0vB42Qr!V%@NS~n5dYkPjQt1A7a4mlV|$~R(0axWV(jHG
zQ~0c!TSSw;1CTNk|J)%o|3Gsw&GTrcAYCfu=7-XH9!sfI%FP$kx&$94Qd+~~4x`Dh
z>-}H#9?oNEgr!%?AGjN1HpXf?<*k@GmnI*S_hb1LFVb7{Z!l9S89#z0b;9?csg#U2
z)*@p;GTvCX8Vi!~#@a_~ip}>oS`djJ$wufFh5?ayWBdX}3STDo&5>A1r<8E-CUzh`
zv!>+7%wsh9u7n@k7|Y6(xv{*tG#`&8o(K~^R}P{0QS4fNm4%EalwXc3E_;be%>Rn~
za__JaU`}fvrucC|@@;)_KzIz@5A`LKtqQXgmF;hf%Vf38;`~Iy#rf!1>JxkP6u?oq
znB-725hlC-H3so^Jkbgc;vBn5=^2O&zECcGMQ}((42LtR=wXq5DrAXm%nuy`qJ!@x
z#={wbQx;eZhd0QHiEt?Jfo1f}f@6UrqV&y%OL%o31(=T~P*q^hsJ^?8tMBkAiysY#
zGIy8KV=MWC(#0z1fo04(6%LgrPOy8wJ=dCcWx3E{VXe&82>%nBlZBavI$?!Oj53;g
zElR$-l%C@ndAzC7Xu|J89GA_>c4z^ICLwqvtP<(B_u3t$^xO)EUA|UI&jvVTAbMbC
zm~j4}0nc|Zc9hby3l43+7vL*C=q#c^KuPHN3MUkknVxUqk|C~mIb<p6&%lRev?I~L
zc!v|&a3%{qrM|JFlpelcftU?f(Nh428WQK(aC-9mHr-K5PdC#pBM82{U~10(QA_SH
zEjiO98cuLTv2o%fYXp0EDV)hm&nh?^>N?;K8%_`3Qb21EZ`g2p_%s{zCJ4t&FElYd
zVc*zMN)LN2VHo2>yX~A^rgLVP{+K}UJO;7SrBQm=S5V91`DvF4pT96l&tBhH5~b&$
zZ_J3&^ObMRin3qTox4nTUV{M4zF?G|7kncWrN{5+VSG;f9XM2!P)F}7r6&^((m&fv
zlY3@HX;8Mn4}g#{jeIyX;`UNLhFk&%g;?St<DE#n1qZ38rBQnJ`QdgHAT`GTpP@x5
ztFEGFvoUbU^zbQJ2m&pM(!)n$Va$lq!{=gQ%!+;k&$n>sJ|e>mq0vN^8A6bJria4|
zyBiHmHQr)kDV*6eJ-oGsA{R#KdB8W8MCsY#8#AKx@X1oM=Sp~jW+03q8o@!4dTEp%
z4pgW{5gMecu1XlBtFB5Ig1buBA(_VAu2OpLfrI#RFiMX<2uCIi!d;~tgzuO{bAwTO
z-uI1Al%B6_3_bo>ElwDoyUg(9oj<b=di=3E6645hz3_i791el-hbIn=o*Vpdj#6_8
zb;fkUz~RV4YN8Yljk>#(o^@~-GP_HYTL+^wHpc@(Q5qbKN)e8YOp~8uQv-5$X#s}X
zAT!+NEsWAL(>JC@>3PmKW<=>}YKGjrSy2u}zCefBMEFAyvy2`-ppI}m6wMBk(W87Y
z8V5pf+?XDvr-L8P0d%nm$1!mPq@sy2un2zyV8F#k!03d2-ksRbyJP)~%<SdI;h^>$
zjMC$G`RIf$-)*}5EyUsMO86a)nH}%&d7)^$!-v_E6AmV!?{~-g9(rT!dA=wGy|G}F
z9)B2&Lf4v&!(codiXcpX@RFU}ny*-Ud2QIQt)dK1IES!_AnEhHWDHN3d!5VyW7g-v
z^TU&bRXR~=rh=*;hb5YEGr%E9eKULZM6f+Wy3YALH}XtqQh+<)&<=!uJ{)1sM@(T)
zM@V5$Iq>p?!-0Y`Cc&|RF5#HqNrd_A$%G{%h$jqqIanH*{u^b_1ST<p*1^%wsehmR
zZ-AWG47XiLf0*q7M?a3$Y@8%K6*H^=<V&-t9`TUzo=^DGV(sHs(NkoG|M@&`-)OwW
z1m*Zp)gLOCGmUFcJIRnVe&R3YY<tcWF!qNEm}qJ<fnZsfbkAKCFJUB0*lkKU|A$Io
zHe7j`iLbE0OZYQ;?LDytQYMo1GD*h~d>a@G3%0@plWRD^-9i6~*anB%th$OGzZHsY
z6?mb0!6Y3)XkV+YN{sK}?|`629_0*ynZB2J)p&;!EC5$4VxRGjwk19E{UCNLyENd;
zo5g0E4~NqhQDia~6Qkjnf@e9u%we|7M(~^rmnbgT3bqlK#2n2uE9d{#!aM`T@Vvlb
zM^1vnnf$5JWJmzgm<5NXAUH*_3~-~Iq+8%9H3gYRdLMv8gAo1|Wf-x;gia(HV1Am+
zwly&D*eE=7(`)pc2Zz0{x+*z0GfHDT91;>7E+!%Sny)<Jj7Io<x!5&ReS=v=OeFYL
zjoBe*cmp$kM-rUuxMsRhJKeFv$4irO9Gvs3Ou~u8`z9d{m$Uu|oSzWwLL(XT8Y7qB
z8Nrlj&k3;-xt`_KgRQ$1v?mFkAb4S5c>E-hXRZT0Q83(|FmPgupD*&FJa6!P$|Pu3
zv)N@S1r2#kXNRCO2wvCGYEPBYlMRP(f){xcP7hD1ERUZUco9Iv<E3^f$p~IyN1LV{
zPE0gSJ9k<1JTyce>T5F4(*w>wdUPNSUKFrP+cGAhy`HjUw#XfD^xI1%{r2ch9Z{rN
zmNUW}F#er`dPd+-IKe|e+HK2hwNZ<0%h;=|dp9^g0KG@!96018c(p*zy=FPL5LJog
zq`_V@<<e6Mhf@&2ccrm{bYll#64@g#hOM=4sNS5)oVwpr!(?DD6Tz!4S`U7+v2(k@
zVaJ3%B5hm7R^&i9u6TPHN8sb7yjcI&d&le)|9EC#r8ua#Q~xtqZtT<jaf+FlCL#Wr
zdmE%*Ip631XJzen2^u|M2H}5MyzD<jrtIR27A(9F`clwK!O;DlIvLK4adk4B<r37%
z&~!NUA_4mTRlK~Kk?qZeI$4HMC+oS;yEGf(Wc=Se%bSt~KXtWwcrCx`)4%JqOfNjh
zOUce`mebz5BFh^_#j>59JLTo}^-A&=59ro8_Y-enmiL+y%7Sd!J8qU24!!Ly3~loo
zW_g!o;eRXd(k!p*8t<E{P*CWZ<{g@KYUeG<?r>V3w<sSfUS2O>Ky0KhAl4w?2#C%0
z0~=)dmX9_*8u%&u`BrD;^D*c+Yq4)N^D)auJAV(OW%-!zW41vT?lg!0dYRp4n9w%H
z-(ai(zVD{KT9#kU`Kp*7IK>Za?iV@Jk2~47F80yb!0e(E3ySa2Q%%zSg!BE%`Za(+
znc1t#n&~GA`$+Y%z(-vlB_@NZd3+b<pbAV$B_>%n`g@yz#r_^r@^AH0-=;=g-E6NU
z%Ud+a3ug_?EAkd)7vywlRdgZ5+QxdB3){5AFzA^#WQcdHG~c_~4K)aKJgM~nuWnYC
zPI);6J#)HT(_&GMx9AzK(ZZP{+e~Zjr48zV;gy4Y+1{vp?<;&*OC98;u6(?6$F62j
z<#xWd`Qlt}{xe?VHGY<ivCX<RYul`qH!R=FALN}k$Sa51T{z2IX#OvToL-jqcdR16
zfe;?Y+#oaN!k;oh!>sWffZ<O$e*58w+WW)OguZ`OzPCNFC6+E5k3+exQL%zpSC4KG
z5KGh;i>qi!xNHW5)v}J01UpX2>v%CPJA<Wf=4-{pG8+vsX`X#wAZ%{o0*ac&WXMcS
zO#LLpl^|~Bs~wJ*bNT!!(@u|EGHc<q`4DT1NU3eX=_jrg&MUFH;MfzC){YDQw?xBY
zmCSYK_2|mRJr}<|YZcRsB3w))FD}H!+Wbcg;>DUJ&++x>q=z?U&gD4txPV}+_f6Zx
zI!Pm7L4t~%6{a(~aJ4kroB{p%^~&nN79DA1Ixn6xKMQh#S^Xu|nN>W0&Xj2j7R;Hy
zpyR)-K**~OzVkRvpDl-h+IW%wA$>N_Yw8(+Hl*#-6aW5~YP2=A2V)p?nu8r;ix+eG
zjiva%q1nd$b2a8~4XnrTU(syKLQ1SL%xdujnr-$xhBL;Al-q1HKYlt!$A<kMz*l#C
zW{kw^0EXt9UPQK~jqgmmD7>r4<t@|q5hLOVk+&QeKTVt|E*4A08%2J9!}R<(O5QK>
zlPB$G#TUijiF?IAiXVwb#2ON7=VPMLaZAP5jc7!c+mM9aSavJf?Pc@#o*B=NR!m<Y
zn_nx_9x8jJ?1{3c$mTD(Gyi<q=HnUc8x+1lyj}74%YITcdNSD0Z)Lx#bZ^Q2v+Pe~
ze=hqg*;tvI{iln(5ySd)5_^jM#o?mSgTa0;l5KQgVDn2`<~O=-u$Rd;`fjkz(*lS$
zI&ZLVSG>`GfxS)kvm(01^bcnu`^k()kaL7~W6^vlf!$ViM=@9IE}C(Obc1B`z6;CY
zJv4HnI9Z$}&K1r0M7k?wUn8y(H;Mc_&hqXR9~8HXX51qFdD%O~-QsJa8MjFHXW5^K
z2gHAf--xw!lhWDG$j@6cWTu!Ub`(z&`5Xh&^%Dn)=ZRy)^F{j{`o*&O-~;ntA+8Xw
z75O9t<2Q<Ti1&!U6dx6z5&5kH^YPIM@=fu5ai92wct|`VR*QVrg8A!;jl{-cme@u-
zP0ST}car(f5zV}SeXeXXKVXlReW5r-<o!_QpDmhs0{aTtE5+-?Ux;SDAYD}U-6C(1
zvb=}IC&Z^kKB2;RtDnS&MQFb%zAx?*t$tF4Y^$GCE!*lRCE;@_%L$7{XA!p5Pin64
zc48+nSL`mHE%p%yio8R}@<)l|#7W{*@iK9qxI|nkUMsE^*N8WZw~Kd*yrs+iJ}mNS
z9NIfY-Vmn!y7))&&*I18e({iaSo}u(PPBTBX*j{L+(u$!v8C8n<Q*=i%M;HMdy50b
zB5{N`M&#{0=ASGYT}Rk+WG@w$i#LgD#ZBTC@m}#kal81q_`JAN<ZrNW|F4N}ihmOK
ziJyu_7ZT|Y%jUN^%>SKO2Y%Z4sdK|dqSc8!Rd#E!lb9`@A)Y1n6(iyh(ds3Qmu>Zu
zrpq>ZlJFZnNpOk6|6QG=M^(-f;tS%7;_pSPm-LQo-q2>dd?p(GN%((CCyC#SGGDrQ
zir7qSBX$stE+x`;mz^*2CNRsfdPzfMj~2&^e7=q8E)#hlmi7{Hg?O!aqqs)AO)L}d
z63y3gDCZH`M#mEN4%xfJa`BI%(XT|h{j&cm{!RQ=<PBfeGexW`o-8&MTZ`?*9I=~t
zme^YyC>DuE?-KhNBYTqguj(LOt@PK6Ys4SYL3%*(+eD*_iTztWq#X+1CGHW+#dpN_
zMXQJOh3qQvh-meY+>qa%Ru3sG`y{c6*h*|Co+jpsJ;i*nzj&@#ERGZ}5HAv~9@0YD
zRu5^J?At`Ehjf>0tB3T0>=(t~iF?Gi#dpO|!~<fLctqqAo*ZY5#Z$%BVrTJmv4_}8
z>?8IUhls<(vEl@Aia1@Yt&>!u@KW(wakaQcyjd(0t$xz|vbTzliBF1FPid#@-QsKF
zTjD$7KJioWOR-9<7QYpP`0T;<42gVXmUgDtM(iM3J*KX*dx__WR-b9G?BU{Q@dEK8
zk<a9Ee+$Lhx=pJTexqphn{Jc6MZ8O_t=sgx!gq>Rzv(sEe-!^L?h`*1`BX6L_qBLT
z^zfW7!&Aj{@g%W{$mfWeE?ev_o+%cHh2mgws5n|2FHRAy{u7@}X89%J3h`Qz&nh#1
zlX$0iueeRzF8*44R(w%>S==L9{U|>D%<?}K`TR5Ouf=1chYzX@PZiU}lf))sOR=rU
zN2r;vr&uTs6i18W#f!vg;%srgxKvy&@~Lc=zg{d8tzOkO+1tfmi_eO?#NFbX;-AD1
z#gD}=#6#i{v08L-?}+tD67drd#?BC%h|R@LVz$^_JX7o|M#Lea)z2C)d!jf^yhNNY
zE)uU2SBN)=KNriysCb|FkoYUn>T&Ioy<7Z)_@?;2xKBJJ9u|*^{}hvO&xGxlBGwmA
z5^L*vbyWCiVmGm;SRfXPd~BcPj}<40Q^iZgIpPv=saRVlY>mQi7B`D`h!2WZPwWZV
zPm4Q5t1GrgcDeYj_@P)K{#E>k_>Jh{#RDE+9kHI+P;4fiDz+Cpi&lTEr)<90!19X3
z5#ktek~meICtfbD6t5F+64#2G#4X}h@e%PU@j0=!PT5|Cza@Skek2|gD@DGT!Q=68
z!;R#d8Dyr&S2JjL7xTpe@mz6;$agoGezJI}I7hVlWlLpS{j!^6-z-`^v)VdlPbmIr
zai{oO5zBXnze@ts)B`ZY$4Ntb->VUAB(nDx|6N^$*q!xk{0>z1)M=A1pMK#bvoD_G
z$bZq~$@l@NMD2xHbEYJk7vWc;rccA~p~drmKV%kvgiR&l2cMkmDRVBnY#P3ZO2~CF
ze)J8A@U2nyMGNtxP?IlTh+_ZMtr-&HR+{;KfO)#{U&4mlL}qJ=|4fJ59A>MXj&a=D
z!=XEVGF=y>slDIChfLUi+=jr}vT5`4(oS2cgt&9z$CA(~fa5l|EuIHMIzD=b;b|Ui
zVZFw|C6?C`>!F(wW;YvmDFUpYan#X#n}bZ7jhhZTalh4QfMN_b?w9-HagZf&HV?ec
z&(QE$^k}nji(n^~H!$BH+bj=Nh?RE}{5B7~&Q_F{P`y~(YQ!a$H#VU>T(V>3@sXv(
z@}5O`m)TB8h%2jA-VBt-<754B3XYYx6@HeN1IMjHmj4Tj#=t+u(LE{JbjhtxtgY~p
z(g9{$f^>z}0Bu!&1ApT2&P_O8e*0$oV=w#|%X0y<J%{qnv<7I~g5Q%NU2I#9^7h57
zcsiy}7?w^o$}2!1wG|q|alaXGtXpDvJuyztK$zX^exa?<wP##fAuFb>&@C$~$AtU;
zb8~Wf^yrb5m6z8e#}D~wZG}}M&E8I+t#H%!brHNPyyj$RD}1-&_f3aZ1yVvA0u^|d
zb^YMXIaN;I?T6j8K;hjLj+a`|*G*X;h>Y3$L3QKhcODL;L$%-zxBUmz;T;7Lr}a9%
z*S-CeDlbrHZ_d%c`EIY=qk+LmHNmc5m%C@Y*Kl6snf}|Vot)PSv-jdtc2&2Pp~InI
z`r(k%9l5(54L#?copUtQC5X^&N7FMM#H7^(y5<~B@6zpP_&L}3!|<nO`r)Zv81_;5
zKb%lSvXfqs>^_WIJ%7N1s)4ip1Jo|1CatTtJ_JRCl(Hd45n<qpkWoZ<dPShKQ}y<W
zXAe8|oT?owQp&t76P)C-XlC<>R}oBq;;57J%+Y|;{b=CSXO22qZjE#JjH7{i5BK+K
z0u7%z8q9LA@1X}j>DqPqd4&hcy-gP$EK5%*OR4c%d+Se)B$u@=%#0LNHDA#TEwUie
zGV(U8ek<N<_$*p9csLL|Yx&T^f~u4ib<MlVWua8Oxjt(}Xk%dg4I!^Ac>`4u>a2Ui
z$wa$$*}fk73>kL}FT6VPQscWK?%Jev&U&Zyd)3a|_o@R0X@`UEmPq4BbG$p8x%`9b
zj2-V+J6Y{(0;Ag01f1}U^6J2(p)=sGY=>IE4_$-s;ZPX%DA-PUb#g)O(a;>EuS8ha
zrw+TJ56hiRYg@RR+)hqa#)<&`A6xEqYEquG$=T9i22>Yz*wRyGv_!rxHG#aOva(fe
zY8sB}QsX&YY8qC)T^-11S<|p}YDJ2>qv3lE(+-Ey4mBKlu=1RTs-0rD;@m(de7x^e
z-DF>&A|=(?(6YKoPM|E5<DTWL39SD`c`7t2RtLPzAK>_}#!v19`r^p$@YW@73RLV!
zPTAA|EgM`nac^jYn|ER6p6bjyR)iWB;<t7~XuY++gV<U>52JHmYK0qcDhAZq9C6kL
z)}<Z}1@=@o!pKj?NGp!GxBq*i&)IZx;ZqnzDSP`y0vmf^%$t#)7OZhF^3RC`F!rbS
ze;6bG^}^p`oCGmC8*S$}L0{eBtxqmX!F&0AgB*#yk5oVGMLCjsANk~A%mkOUU4;3O
zcQiD?JqNw?S^y!rN0Y-YV#75_`FTgvC*&Rt--w?i+L3oO41a2V2tQAhcQkc^SCiy@
zR6g|J>**YY!HRVE?ZVzio_`oK6Z7+&qk*&}Q_ElN4{ZrW3I@-qa#NBwcP*p>Mrh4l
zk+i~GydlrC!PlQ9ZE7&%_&#?wn!fLvegJW+Y+Rd~29?gnCm(zCsFM*n=tkPrH0b)z
z{mEO}9oP`Tk(Rl=?yh#04=(%$ZDHrj(gP`*k~cUw!+4u;?ih?2m$Ra;R}=gjXIR7K
zgYc&N%>8VkW_vMHZ|6*H9BI*H`%z~uW@!%cXqI|^+upa1W@hK*LkbU-=kD(sDTo~Y
z?5Fo|=6>@o{j$b5Y5V8)pv(10xBwR4XRp2CUHZQu7%#7v1KvAG=5_3gRCul4EIb2s
z`2C~zI{)=PpAo^N$C#9fygrwikUAR>jd$rUVo{+w6+rx5`ZQ+cmy5wHUN*e8^mZwx
zH$ZRBWR?*M_V9~pMYy3XL?Q6kL@>zjev^1H#OwNN2rdMYZg6>R*Sqw5EIaU2vU?wb
zyzVeUbLQqUgaPp9CHT8qKd)_0;2D#~sl!}>9V%i;tcV>6Ma29l!uR_{yyzE^>aIYA
z-9E^R4=7y4VRO^?RkhpqOZX#jX?&R6?Z<j;pt+4^A!GN`<oCdCf5x7H2>x1?<EsJ8
zf*F2+v6lvznm^1Jeu?%hV^`7UgZJ)b#_oowx(hD9%yDN2_96XdT*bp5Gre!GMg7A3
zwpI4Cw7-no{Ng5jIBwTVMtKwom}80`YD}mE%r$0HG(`Ax?tPxIpT^p+E?@4SZ+2dc
zyHa)ecE4|4VNAT<@0)iS6Yux?=45nlUB2M&oByPVH~bd_*eZ9{g@srAed`-o;oYpH
zZ?D3q#V{Xrk<CwqVSYs|yFHdi;m#;Vb^&cZ!XkSL?U&>B&tca!Z~8BUya+lKqp<Ep
zj(d6FEm+h-t~=RU9kFam{|dpMB0nE<aWC+mMx)o`BM&bkvR(!}f21b}PYpa7HfjA1
z2vK%s{SwZd<W<}3=~$tg>@DeG_5tu@*rbWs`M^OnvtRC=fkm9z`*@rEGMjxpv)iPJ
z*_riQW?$khve}=u*<Z8SzhZWqG%<S+Z5?8J|IB;BW^a6wD&LtNR(=>f88&HRc4iGT
z`_H{2Hv3|mof5Pr`*voxNfWd4VG1*W?)AE2_?ly<@T_UNFKqUDSo>$#q>0&?mCql!
z4|wx!_U=e*vQseD?0q(~+oXxv`yy+E**gUvwAp`-#0}W*4S3ucHc4VOW*Nk6orC*q
zwmXl{W|JglD?*lHX6q8<cckW6A3r{uO_G?6Sw=G3X~E$(+bcGkIlgycW!PjkD^HGN
zk!=FAo*TT0SuaEwKQGi90Z&7C8Vuku+GO=FWxPKnm~9fX4uam0D%*}(*)(U;!{#Z1
zC&MO9+%vOIW%j{Ao)OKS=Q9`gOvT%J-17!zw@K~ZS@9Xj%ICt|q9A|9&t!kWW-qtd
zKV^2C)Mn>=?tzim3(h^}tzdS}=TuxC6Z+LAv6W^vW;uu1oZwS7Tl3?y*(8bC3Xr9c
z+1%jYY_=Sm%`{U#SQ$21VpcwTaUQb<g4y_tYbtupaanI;R+}s_>u_Y_+g9#d-X%8c
zP9!!R^cKr7<JTrj%*t%zne~s}JvQqBoAsMmR-4RbWydhvL}q>4`wO#jMAgNUou*&2
z;PFS4O{Pw1$gIpZms$VhnQUEcwg^2O4&&g-u*sAa>Hnu?T8tb^Qv2|^4YSf*oYO;4
zXbJU7J1dDw@K&G27^&Ir2{m2t=t!cbOSqeFB2NHwr7ldBM>D-S^a3deGd68p68Bdx
z$;mYdGtzKue9W$XH-w<=7=ekIn1K@#8`{k|ktPh+6p(&-$1E<^z@R1!$;FI`FxmAl
z6U1A?L@PLGW)zSaDBTx(p^wiKArWDIf{lsbXMsPe2-Cw9ZgfFTHbsme+Q4By1IZjX
zUjv3dK97X`AXjX|wI4w-4H(xMpIE)&QC5#X2Zsp4Jkf;ek+yn2ss+P}u#8TojA6tH
zYT-BITE{jcrA6$9tEiLEieq826-h4fTxTr7eK5FIefiEQgUPSpkeXoC8H|i(<32{h
z;V20fXx`#uX^B1JSAC={?YKAn*ph5Jv?js&@uk0I@rq73g0L(zd=O4gF&ti|p9Jt3
zO}qd}@UddNOUuUC1!qd3$DE#>@x*m-eEIkaD8$ge4h}meo-y9>#EWogNR!)Up3{m+
z84$#J$rMS?4RCmwnBdyigww+VM-_-1;~h@;hd+XtYeL5pC2%GqJ*!Okh&8|_8&1#T
zCVV*YvJIz)O^Nr3ZHwY9Z1xXDM@*6Qu(NP%Xgjm9J?F!rvH1M?8aTd&O1|v}XQ8cf
z;22Eu!$dmXj4o(X&~Co@-y+JezHlgo;76nSxN(?}WC7ZX!9{SbkB_>%^yUClmO%28
zY=P!&6}=b<7s7G3WC<LKXEUe6F_@eUhhVnyb_J7sW)Z=}+r~SAIB2}ZM22ap5o~0(
zE{kKs-X%Zz0GvJ0g*s4%Jq(wDyVZVeZ48_LZ8(-hz6+P>EKY2LdB*Ttu0^XTQ|yOp
zaiUZu0X0UesO?Rb%pMGy>6Q~EQ{igYkzo{<`F<VIp=RUo->0@EOUxi26(5PCekkR9
zld?FTviOHmmYS3k<0<)=x!G#(-K-6r5yUK$X*jXacoSyF2%EnrJRG+6yfqnqoQH{7
zaGo=_G)m7>Kb%9EkEY`l_7d|h|3khpKT6M&zOgV$&x^jXD9Te-mT9211!NaED3AoA
z^l%bjlG(Xn!Z`tW&%nr(&{OOu;wYYJydww>WV}^RTxYz)2>%Q<at*v}8y*+=1{?%I
zh<2tihGhd>VdI^7f-MF;meQzgIwQ`)v(|Q#=zN}_I7x6)Br@SlE6~%yH|9s_>E;^?
zqx2N`#v-FoFaZX#6BnCs?2ew9e)u|o^9=_@ybK2|r;;c=oP03mN9p18gRwA551$x@
zu_$UD4aShh0R@0C9KuVZ^!PJ$7za=fI3yto;E*I3rKbok8DbyFtpic6LMPcsdgdlX
z($A^RrsZ_!RHvWZ0*5gZh|=SqSc~n6m1#J!->_-u;q1nEBR;p`^l+Xc{40RdlzB;h
zw`R(x$3OeVCJl%33^*Jd;SXONKRpZmaE@XQVI+AU;K+oRXk*65c!Fcm!!(YapkV~f
zS=k?yCCSnFpd8QP$Gc6qJ`?^(oXFw#f*(rkgTqDRsb%!=(SKY_>;(@Q$D#`-!=WyO
zKQ>TvdS>|H92=XBcRc$!WSVCp;rDZCVm~LGC??q6!fx1E>=$^6?QrHe>3P);C)gJz
zJl-id{&=U1XWy`6P+fvufg%a4S^cc^_}w!e3Cw2CG|0sh&VIObr-Z^nb#mKKf1y>B
zVeE|hSef~nL$Rn@bAP32+mQrY922oLnlSs>S{bH>u?11>ePK6ddllJ_n9{~%pkvr8
zSY6~H^ITKF7@P2QB&swCM>ayDZ6@K!c*2o3;a5n+6pfsDy6zNUk#ln(_1LkdEu)O#
z83?f@{#6OFOKfak#PDo{*kCLcrTBRnGt0y-ij}-5R&o#2mlOHKc^SiL-PoVvws6dM
zTe_`3TSN6fK^+q6ztk4OBk^lEGG4=2Ue?u*wKZ(uEOHnUZ=aUt6f_z2Yp6I=F|J?=
z+O&-6TYQSD@xD_dXKAbfmc|-@F`Qh8)hei<%~Dh{UNzp^s0$GyC|aR<439F1ZHfgB
z`;t{Waeg-5aJV#+U%46JkCWIUuo2qvWVqS_JXG<(u+B7}TTVtk?2-7FKNDr3Q2$b$
z6D23WC1JS(nG$-Z!eK2+@Qh~!N4N@I4##AWH=)-*{f#DWg~PR%cohzpTL|5th3CUz
z<xTi!w&DBWHFwsWu|yV}=PX$krN_UVj^#D6kvTz)BKRJTDUjzj%JHCTgnw>>779;h
zcfcj#RX9|QUjN!Rk$4ggS4x5lOk9iI=$G&ufnyE|>%bdC`=MaMKMkT_&U^MGS9rWk
zt&yLrP+p1{9$#PPne`>lXbg{^*+$0~hk0gk=zlJYYs%Qu86{76S@EwWV~8xY7E7B1
zmcn7(LHH-CE8S>(ZIWX?_Ppy4KjMgK*~QDEH{j@aB*@G0<zH{{Q38JddJD-j_<115
zSA5J@2=XtP@yZ@St-giBkR!581=kkYiX=O0izt7?g%VdhxKwRlM$Z;FNZf2UA~Q4|
zgF_(%&y*%1J-gvdDd-sb_rjrL2z{t~Y8g9)$6_+kvk=bintuNv*A|gW;ZOjv63&d~
z_`$C&iXZ&iqWBT7EyB^6jkB;7+zGXF*mv0RKuYJ>endl?jQGbOPG=k_k%9eV{ZYjF
z`=cPfn}pnBk(9m98#5$llHCdYKQt0}t+MIj*RAupHx5S|Wrrq<=K-@OHV%6;8_y6t
zXpTwNItPw^lI0yI!^6(z#V>&AL~>~ie~{c~{PWCLA-v`Vu>L1`X@KsSAw2X4NuGI;
zCP;>T|5B1yRHh+$;ebD6FCZ+3=Z<_hOm%zZWAY*d@thoR76n*uo|KV<;AM<S?By)U
zznt;p%&P}d`Ay-k{{7>)GQjJ`SN?GXNEE?R0;KAmO#1a*TAEPb<b?W`CR8%ON{%$;
zEHYGug9)_^u$FV-aPJMBrHz#_-!H|5_iWIKuWR4W7+aLsZ;%pho!OutFUzLFXAN6C
zJD1-H;nZI{=*P>l8Be_6v1PGn^Uaj`y&)57gMPgDc&ZbviEQ!gz7QNPXtje-{0Y_r
z-%k}^j>MO1HWiBwo8pUW2mN^QHsgs`WwtC1vc{(PSlip6A1^+hYF_LZ=f&1Mws;op
zU%z7?{B6*W7jILgV^xNADt6&7rfk8S5D`=FSgX@C--pHT=F%)SsbWV*ld}isSX-72
zYJ^#Tv$=Uy&?dgRwW-D;(*%<-w#Rr-tSqLOWKzYtD<1T{R6o8)mNV6q6{~$bC{~sY
z`th<@4o?)gwAllS2gS;=K`844t7w~%Cz@X7oEK{en&+6H*kRKwG(oZ2Gl*xVA6kYp
z`HwEcnV<+Rq4R9ePk+1^j*O#C=2*4kL9te0it#2@>`3B4u~bYk(WHtUTs$b2iYaEB
zRIwJ02OXE{CqIB>qVdsv*ifD}UWpU8MEhP`+yjmgJ8)~#>*8BM7pFlqoa6q4RFmV!
z<A1+7^QWDD?(8YEE}uHh`Hxbx%k2&w8MMWe%NAU+;KJ!srex1x>wZt*4viQWxI@Dy
z2;7;rm%!c25V(6GnC-oIB_!@%2pWyM)(atO2i37`3W1%3|3>Pr=~o4v+C;oYS>EET
zw%+J0uWeS2H!cf`bn82}9(?ZUr=P|@uVj$7%Lz4rxZMgb%S#K5^)7$LOUoKI9%5|X
z%TBg8YoXUDpQ3t~Kw1n)&Gsf_c^$Jmw(`bjdEK+U^-J?Zw|2;3#HHD%p6WHt>Wn9%
zsKXb;;sc(~le2@a@ol@pNXNA@Mi(1@Uvie>U-siWDdP*VjPGADNMZLR4^raFD<HTx
z)@wh=>zv=iYmnv5&cgp-z`H#O`}003K^8BXgtEPxuB5*P?Y1Pl2kdW3uy5}=lWxtG
zgW9$C=HTG2$UZOkd~fen+1^Wm(4at@#?8@Kwc08p|NPF-f5YC;+-Qe3XjC*qg|o%T
zyp6r{d+8T5{V%V~_7*Pm!rABys<}NKxEK|9*HqwfQ_<H<MV~Ykd)0(*D9J~f&y%u;
zqsDJ6+2-BlWt(Hn&tc!BJ>y-D?uYyvjcu#F+1b{5d?}7*ueUIs0I!p{?)+&BE}sQa
zGHR{)>TL6JyF;ZcuD}&jCyPmT<@!Qt(%?!^X#0;=EHhGVz6Rcf7mgTG)CWIz2+grR
zMbl<OrOpIM<xYxrzKY)Qnr{D=lpG7}>$g3H&|>|O7x#9J3)=azY6${q@tPc`ZWmKn
zJ1*3!shLu&TAe>Aj!X9wXY&&Z@0rsd%FOM7fp#KgzTEEqQ69Ia<5UJU_Ken>5!CZ_
z<Kkk4#^>)~3ZBV>9$YT}<?&xvJcicq|6@J4E(upoUO0b14{mJWMPCi>|1~W*>WKJT
ze8E8b|0OLr_R9}y!I?q)!&-0{!se52fDf4BxT$G|hcXRM67isq6F_8J5>JG3OfVhB
zry*~$(C#l5iNi#${TM$*oGUICOT`;SKET2Bo5lOZ$HiyG7scO+d&NJBABlexjTRQl
zwOVeou(aWR_-#A6f<#+dEvwbE@u2N56mK-GU~iHAfZ~m&74rXD_H&AVS@!Q`|55h4
zvOkl3Q1;(te<PdAChq?vu_=lD@ELE0caq&*b}!leW%FYl(~pwPk1fo%KwP5ut7Y?!
zBIEBAw~N0K`ItK6-xm*xe<iV>Z)6{noyx^E($^yq-&FRgvOCE>U3M?oy=4!QJznHj
zZ7gq*xQs-9T`jIxIB#7uomt$24=Mg(@dfck@eLB`-V;9+zfio@c>1So7pDsDw?2t{
zO~uw?2gP?0^F@B9W4>Y%`NoO-R6~2Z;;m-Wm9m$Kzfd|V;xql7;(dyLNPI?oL42J=
zdZWPv?vwqQ;=d4&ivJYrqOQz$vS_rHV7H+S$Dd#!dy4sD5s7r8M5Cnydy3+%rqW{B
zSBgJV`c1O8h!2a8i7%2UuUz&Y#oAg(N0lywTYIc$Sj-f&#2gakog?;B_yBQ?c)oZk
ziS$Ox2&9HQ%U>x{2cPz>qR}csI-^wtQdyq)pI7`&v9?yxXG&Koel6D4DB{n?aDR=&
zHYCbFP3$4o)*>3J^j3ptiqg$j_#*K-@dj}diSi$m{Y&wAai?fBgOKhow82jm{<&B!
zek&SHAf#)GXH}X0R1(M4TI?#GAr2ss&S?IC;}t$poGs25SCUBgGw~LMZxkOCe<?ms
zBK^zaUWLCUeky)08ciRh|0iuQ8P`-Yjl^-(6LC2*Hl~>&F0F<cVq?+V%s{@jvO9{o
zA}-w~Uql=vn(Hp|jgozVc#(LiI7eJ0@||SXbESBlxIr}6W5nMr`+o6Z@iFmf(Q04*
zR`&12H^o1R`^AIeVe#+cw<2#vuzsmxx_FY<L~JRx75SzQ^PMH~sXf{e@jP+3I8MAk
zH0uPUpDTNbxKzAR<kxj9_cpOiyjwKdu84nF_G98R;tS$$#ovj1d5q<n^#l06?0sUD
zXukbHe2wg5B5!dsKktu|yeCca<}rDy*jnr+_7r=I{lp@XH-wqrXvKo(%Qou_*fV6$
z5zV>-;U%(5#cRdYqFIL^-L0~XhAeEeE&+e3@JGd`#OFl5wZ(e9BEBP<bqm5jll_HQ
zB_0v~DZ0AeheWG|*--W=VhgdA*ik%9>>--<4ffwhc7O3aakw~6yg=l4@;siIqSeB@
zT=r6NxoEX8Z<1}+L&$%J?EA&7;;+PCi?!EBuPXd?@ndnnXxB$p1CviZvA$ukyLhJ9
zN9-^1RyEU`brCpL_5^W?XxB$p%W{FjOT<#~T5+|wM!Z=p6Qkn&;#Toj;;+Tui+>Pn
zubU1l{O{r^I0hb1GqJbWPaG@`6~~C@i*v*UB3~tBdAEqSi+73-h}%TIYRL4z5nmCl
zmgF0<-xh1Hn+_}d@8Y*2KPa+XzN$zz6s>mTsj}ON{6#sY`zZ}czU#<zBSgE-x={AT
z;!JUYxLB;c{`#51e<5xVH;ea*4~mb8Pl_*yFN(hx{~*3CzAJtr9uTX<BVvtsOib2#
zCsnL3o+M_9S)$dJ>@2&hc!qe6*jGGP93qYs$BGw;)5O`LUH4rf`zrAoah14MyhYq1
z-X(4o9})R_7W?-(@g?yUaj*E6_?~FijmWoO_Cb;FZLz$sMGB744vKZf`l4A+BEE&}
zwqi#yPwXL{E%p%yibdimahy0!<eOcrhh1+jl5N(V2)|DD&&74(CUJ{+zqnO=Ong#=
zI)>Sg)u8;n>_3P<r9oM#bYF?zh~J5Iv`)3_R=#}9<7y$c6+4P~qSdB6Tej7v94Na;
z93hSoCyJBBOGT?qxkUC-@xQ7`d7tt<Bt9xWA-*8KDE>~|Bi7cW{ENar5o>Ewey#8t
zk)HwBe#v58vA)<;Y$3K4JBm4CH}Nd7w-^xzi6g`@;zV(>c&Ru?Tq0Vn%By8xFaBIy
zCvFsP7w;1v68UmEkJoBd?vib_D&LoFwJEI@WsSlEcwgPLmsnS<FE$lhh;7A=Vvg8N
z<lFHqZ=`s>c%gW)I8)^7^Gtu0c#XJ9{Drt)<ooqZf1kKR+$DY}ek^_~@`fw(H5FTk
zRvR*3Hec9hx{F1t^>~f!E#h6`bK(y19r1mUZ~U`7tIgO9_jGBWDq5|@vt<{HBgON@
z3&kr$tEFhQ6W1x6ngT5UUhz@!3GqeoWpR&KF8*2kKs+E;h*T+H`QM4jxYtNKRkT`(
zO=M?@ZA7b;m@7M9ED#5XgT>+EXz@aEia1l8EnY5OAuboM5pNRLiW@|$op`tG`^D|z
z<Kna8Z^Yf=YvP~8_r#CI{o*0<uxPatzmuIJjljBMBeAjAQfw=pCgzG~if4=c#dF1B
z;wbR~@gi}CI7?h8E)l6p!T!Ecyjk2JM#a0u+M0?_D*PF-wx;4A6#l08uK1yNK&%kI
z68|B7CkAkX$BaucT|8NADz+5cidK8^OxXoup;#mqixb32;w9o`Vu@HPUMpHH#&xo9
z74H)76Mrc_Dn28=Aig60Ui_2zp7@D)K&%wM5^Ka`Vx9VayQPT@#ZyG8j<8)ji&Pz<
zT__fdBgHA=baA#gUn~(zMXHprymjJ6@pkcE@j>wk@o8~~xJ%q4mWv;VABmrfUy9Y@
zw_>n?U!Raj)fCn*OY9(a5xa>!Me3?B{Sa}KI8MAsoF-l-&J(W?uM)2nSBq=KTg2PN
zJH-dZUy4tNPm4Rn-->(0a`7GUeeqNAbFoT1BG!n<#5xWA<4+S$7MqGxnqm8#CUzIk
z6#Iz%#UbJ_ah!O8I8D4noF`r`UL~#&SBp1^w}>0XJH>m&Uy6^46vJWtUlyr}L;KGn
zrEzE<6RCbfyMag%9NKL~YT?ixEK=@<_C%4YH?-%86u+T;n@D{d+RuxWxuLyRq}mPb
ze~1*cp`9sG*M|1#BIRvpj}ob1L;FgRLN>I2E>h2i_TwTYYiPeKQn`lqA&~+$v>S@l
zsG)tPNU0jyMIsezXwMfZN<({{NVOT-_llH}q5YIdeHhxm7pV|K`$Lf;FtmdrwP0wU
zB2wvvb|;a7FSO4Vsry2^SfsQI?L{ILUTCitDfB{nvq&u$+AoTfbfNu6k;*Q#KNl(9
zLOWfgDhutFBIQ<ScM~bNLVJLCp*TgP#tP$CiBwskT_#dUh4ybn>Z#CvN2FQ`?Fx~i
zDYU;6DTzY6zDQ*h+HFK?pU^%-qy!4>K_Zn<XkQ@WHV@R*@V0{e-a^FfL6dHV?#pAi
zJ6sc>8YcXIMuQknbR?(&|Nk1q|DFahpRKVQ`;XfYICNobD@K}3eAc&{jXM_s3@%Va
zRvx}X!aXZYYrG`qKcb9b@;wdWSy*?Q$B>oJmUk&^>u1zuSXY)}%-PMxO-DfDe%G9d
z@BERD`{n+49As?`;))JfLm=F4w!B3MNGxye2!Cv|JbYx2m3I^THV?c`T1P(}{oHKa
zYWNe&Tb@uJKAOhLtF1xY4COtD?;PxA%cF8!VtH#&9*>XpLsQ1e+X_GP<iK&;)dkla
zeAi<)#?d_~+H}vH{;z2ecR_{%<h7d}FSRv@HzXV{mL#$I?S&tQH`nH$h4RpKvCSSY
zmVrzc+a5r9`(jqSotZx2@SF!&KLp}5{i7PhpXdId262yWS@G?sG>CJ%=be#flK->@
z@#kll12};O@%7s?Zr@SWd*w?NZhEkNQpL~H=TsFGy15fuWES38;kki|Yl6<&(R=SX
z91I<fBt?c+x#7PYnpu(wecY72fB({*>7M!cmu^YB%IixO!~MNHeAo^D?vPVb7<syI
zO8+zVUU+bGs#7&~rE@p~MP#_6B7ZqFzGUQ~;7s@I`iFugL4-FtRA;=4xQi>VA7B4a
zosvd}l4rK9tOI{?$>o*z&m4IuX?(lNIy37ZN`l=Eao3kDs%(cnwlDcJ6joCkB{eB5
zd;oQP>_DBG<Vvrzv$5zMr=wG~a)kq>;e9KdY^N%?GSGSG!4+Yr>f;r`h}(QY#Hk1;
zMGy5De+0)7%zXp3u7Aj#d2io~vClUSxh3U?psrNee&)JE0qpPE<M#U!QlC}$QMpt0
zL}*fBof@yQplalbldC+hek6!vY*|uJwPJ;P&g)3WA7Fa{dc%EI)G>O)t3&Qur)u4b
z6gPmQA9`?os#oQu1lERgaV*WMB7GV|Zy36~X-P@9I)}sI^vHb?@0KCZ7Y?uS*8JsA
z>iBt)35UF<lOk1>(*{jA6zBx@$~@$D+Fm)W>Bz`t)H`XP!>Qq9<g9^(mY(V64?E<|
zWIJC}d0pz>LvGVnmDlxR8@H-V9yAPX+paQcW=`dbrVA=t_nKUJAJPOmwW@5_Yhh)Z
zL5nKej&F;$zqs<wgfw+h*BtUXp|23nH203bsPg)m?JHZAw5@DEzFTGMnTsm#nR!v=
z{V4DLK`6V|8I^5IrdO^k>0aq!Ki8q``vzg;jDM&+T#@D+dbDGtD1!bdanIb2|LrU9
z9N)h3u9?UIcYR4!<>aQhl}SyjD*JX~?(LNWI<W+dlJTFEhbrp0;lml>Rfn9WyPG`T
zf9D~mms3$EwBwL7Xg6BnslsJPCOzV9c-jd-*EnNeurO&$+lae)=)r4Jf;BFbbL(SV
zyK67ri#|znbI~hd_K;hV;tf5R)-(m$%y>Ji0?$ZPT<sl(HgtGj@YbmqN2@|DA~&Lc
zLi>`|B%y^DM8-xgJT$3f7~8#PLyU8_JI3~S?{J34ao!N)9BpsLc|(nJ^nn@Y4No}E
zM-@(Zv~}d7h?#X~J$l@%>mLbW^mE=lUAVpf^W{`tcFTfWk~VN;I%TLYepaaWk>5Q0
zM5y<XZ4YBMa_o6sP|F+qTIT=H)Uu<?Ip9>d!TL};UiL8OmRqZ~iL>I#@`d}`71fEP
zM=~Org}owks=PYk!X}Zfk)(=i(trKgYMgcQ4q&dfanH=0bXH*vW*m>{<^x`2UL<;`
z$xO`R;F~z|VApl{k9j-u?!MD;W>^o)KQCQp&J-98C1)0XQQmgHQ?bIsESgz`He{Zw
zP5Q-^_myzAzEJp8d8hqJn8SgRw?6ys*s<Q6M`bwK`{(<h5y=hnRX<)-YH!f|%|;mH
zi8nBd8;Z~hB<0fz)VU0n$BRs$_Za>UCh-YT?@s#rTw+4%@MUah5_iSr1e(N8!-{JX
zZ-eDEM~v5{h+aPL;pLd8fJ4C>xsPC-PR!_rI?@US*C1KaZ7k$w7Z-UaIrswp*Kxby
zzsuz^F4|g%xex$E;3co(KdT+0PLMm3nQx_ud+U(!W$ec^?_umL#<oW>p`S7KGR79e
zOxecR%W3l2o|MM;=Psi8EKNQ?<SwT9SNKvX&bx%xo5+<q7uvj6&}xVJq%?!aEuqOT
zhf|F%@RdA<G%Q3?_@IhwOn$YM@?^~X70qX3CciMkpG|y5DvF}W?^2euz*x}uHP(7#
zLE_g~zcCgRevQTNQ&RCVfp4XuMN*;fdlehuHX4xkHO5{TDLuG%V~)V>^OTX?yD?oX
zol;uH%sXk;Ws8{DXK1#F<>k-vq%4mmZjO~{s?qf=y%B-ez(mIXX=%t4sy$L4G9CJm
zX}-LpRfv?CDz!(Mtd?1Rok*>bk9pz6@Et~E!#wK+wMLRd(L|W+`o|A(c*~o(5eq+G
ze33prb%F?Dv+<509x&eF1dIE=R-<3uFrtMidKl3T4vJ9AqAd9?Q^p8_j{rlshww`t
zjfAnyFKc*W-G-YI_#`o2btU|4#fcR<UY*e|WCVA7hsidKIKkfhrdsRRrh+y@tR@&H
zMmh`)!e~DE1}{NT5~?_`{Df*z_YEns0Jamnwk#IK#Hc@U;%4^q47YhOG0dlJyoAof
zIR_4J(-ZF-@3@bFu&LBUVxaMk;DdqN{ZN9>lR*uV_}F-d5nmc_F~MU&0)p}?*abm-
z6xSI?`1PJh_&qm@c+4ElMB+K)9q}T-r?*i8@vZR=BiJAajkn7<)ZA?NP@@AY=79}_
z!{HJf6VQBF8l`8dA6^P@ibA1jVU(V2zA-gQ&vU*pBTCOM-<TC;TltMtOk}_zdoW5*
zH#le(5cxKo9zJV{L?NS#=r`*~HtS?KbSg35ct;Wm<6;*~&sn;}h@ZUf8%v|~d=3Yl
zE<PoApWpVx8*oq{TN<Uu@1A0I1RtV9I}i)uFo_mM>ABfArbg+x$2Vp~>DlHRv!ai~
z!)M}<op{ZJqZ#Sh>xX{@giY@h6MQ4U?17$MzA-gQ&miBJ5v7OkRU_G~=u~)S!J*}d
z5)-~~snN$-<%bhD8n2n7{#YrF50GLGkhkDGXF)JZPo+scf~dCP^!TG_1fkhQ@Un__
z3r6YjM^|jBbwP)p2Z!nr{y0MQ=$Y(?PX!kGUV_7lQv~p5)<}W_1k=@y6NttHqw$e4
zKNO9Rl=<O=kup3!Jch+j8^bG6+_!M1rRm{=t1zZU=^5)AGmL`NQs0;r-3-qia5xmg
zA1yc(dfxKG8=)`x$_Z-v46w_1hY^0y&+~hpPeW2+4X8HW;q1lva0n&*UPNko{9YW!
z)1}{a!{c2yoL$FmG7S>%FEj}I%kQM&1n)+fMD+NbG(3I^;I-Rq>@UuJ93+8vj`66$
z0!q1gd2QxHoRlG)ePL(Oa%@3Alp%BBFdqp{L^G4<S>%Va^>c8v#}~&oxDGW%MuNv`
zGS(Wi+Yx?zMuxB*j;{wpc6~1`LpWxSPs<Pojd6Ur3}L$*pVqcit+XhB8(V4yT)<f~
zl;jXjHhO%%pXWoyk-L2V5b_O$+p*3xJS}oy+x&KrBW?&=nd8~U(a+XpJ`Ovcp==!e
zJTEbh<SB_|kY6gCgOBGNn}>d$X_$u`?)!(3Jb^HrLy)a(^Vk7sZF@p!1i9RQ1Ut^<
zzZOS2A_oMF%o(C7TGz%dJucR^vMq~wxbd9MQ??DKe+gzB>eH9J#`j0a7Zm;~$mz&5
zekms|XRe=q0LxkB`-{kz6`oMefFCPop`ZR-mSaAspsh*O;oKj~%To;MIhb7I`_Chl
zcd*UN3tG^R@5l4hGxFPbUfMeNVg1K~FUn8yEQNjavuWQ(+9E%!ko)CvBEFDR+Wz*;
zhH##|&BhBQ&vuDn><^w%p}REeE3mO2UqrH=2%kje`{6@K)(_!R$w_|rc_izC@EPQC
zKYS>;$q%1(2gpxB*#A({ugk)vwtigOae-zv`Z#Xyf`gz5ai8&?Xtm1)9w#z2*T}wb
zNf5_^>>0g-;Ba;({EOH;H_Ev_3y#U4u|_YaJ`^*FYm9dku^Y}v=GhsH^?;qcs2JPs
z2pmqj1iKy!9ti2da~B-;ORzg|je?RN#`P>XoHPll>fxm6MtRNIVZuicubJ=#Zj|%<
z8@MD${h*%oa;l>eL<8d;Nl=Hy?0GCa6jEUhG(cQaWyEZR`j;mZ%*N$)iEU<24D{QR
zLcqz3@}k63EyH<o$bzGv^w-!i9nmgmCcg`Eqf_Dcum2MWo)(#l4LHLz)o5ZqoKX<8
z*LJ4iv?+wcikT>eGm?fp?eRf>D2WmNwFc^gJOb99d3kDM?dfN&S!4R+wVi<4nC)Zy
z516V9Bm5d(Wj?#`gk=PG(b}v{Q#fOzE$MFqhfXEN!{NhAAuI7PoXtl6<8VkuJOyX^
zo)vuA4=4P(US(RCbwzSj&wPKuneaWGJO*aLVYvsLM|jxg3G!;T8&DQw%sWd^IV0K3
zsBHns&gX|;)|?$lzuj2G4|UVS$cw!Z{t0gFNRn#<QzI@3eyE%L0mBJsHv6HBN_eae
zXE*&Mt96_zUM8|&24O>tHkOyTCED+rp2_7A|5pWm{!^rUy5?mY6`$|P_Mjc(vOQ?0
z1lb<bxJjm=y+e@g$;$R7L9_>d4YIwR_*Cob^eo9bPPV7{8p!rcHnKh0U7J(4CpG(#
z&aI0E=HztA>C_D_uS<@%INN*0+0wR|SME}@CwrK8MHbawAlw5Po9@;X#YB9vDB{xy
zYChSB^O|LQle4`JSzSAG2RFLe-j@*ZdB1m#SCZA$D?tHJw@J%x?wx%xZZx{ykbHw3
z_<n_EahAbiBjy898)Gf<af**ieYEv)fsYb{9FsiV4>~^c{O=|36aTj}ruuvNp>k)L
z=x(M$8Gh1)U73BGf4O~ocW#%LlY{mdROF?w4RgG?*<R*YZ}qZ#ug1w5lItBS&G**3
zp9b1dHz?cc0CmYd?es1=6k5uLB2w?pt*03AAZYj)*`PIEYCit%>eQxI4=>6_cR@R7
ziZ?kc)>B88LPjXx3scjHGD20(8gCzZ&x#+lGFm_jFT-f)PCcMB;EF-r%`j*%$eVpJ
zQqEwS&mnSjMOL5=z9TmxDZYM<FFF$!R-v8i94E$d@vJ!)eNV`xYhEoW8mZzK6`JFO
zT~44X6O*>->KJ7r$-S5zb<KlnOoHgpab^90#?8MayA!KSu4ANTtQw9H1d6F6#rI5Y
zp8seiq*#OGIljn{RFHfPp15+<e^DFAoKItFM5aC2l*Xe0upmLs$SM>W4Im8IM3JBW
zUHU$}ZvKG2PeI_R|NZ(tcziEm3z|<5pW@2zZ$XFg{FGyDE}=Ta)(-LY1mpj2=>Ks4
z8QhuK_#{Yt^PuRHxOqmECm!PA)3^E32|?_)6Y2k$fqFveADr~C;hQRl@7jb(RHVMh
zcA||(hKz1YTM}R4a6QQIu3|5-k2p{qBJv{v(_bjg5*LVk{)q9b#GAwo;=STF@mJzA
zA|D=Lesc!~{4;H|#RuX?Bo6L?(jAul57}72n)oCV`RmDUB)f&|*0N8NohLhAb|2Y;
zWf#jHFPm#<*2CQ80k2g2wF<vkH2OlQhtUf_x(Af*F~u8wA;j;L{j%cs%KlLNQv5~?
zVI9Z)pDeZ(b3~&bgmTS${zzBIaM<T5euV4`WKWhoOEz?xP5LWkFPD9T?2RIt-SiJ<
z8v6;mGQ_S7IUg8q*7#ss*&W4PvAf8xf0>>i=gDE>DA9~Nginz@Q=BbcE?yxn7q1a-
z6*q}@iua1!#O>nKqSd|FC7U-6Sie7rZ;Bs_`^7_|8K+2JBm0<`%>G2U)xW4O+v;EN
z8*avT7R@+?-9z@-q8YCUH{%o>sqhKnB#}3PS>8g?j9b{tWM3!VAg&W{6>k^s6wP=>
z{%x}PB|FRijcCR*>{n&~l<oz;m1q9HiDtaR{!TVOzc4;U%n%!i%|xqz(N1<JF;_J6
z1Lg3J7t1RU2Z)2k;o@k~%on7;NcIfT%o~JTJ&eT)w|W>WWm`Rrn`GZCZV;p5-Qq*y
z!{QU-)8Y<sm&oTBcszd+KNLR}tv<#f+5Zr~5v@K(5<g?3oOH2)*i1BfUx@D@yNlRe
zJX0(XdB2C{4H1Wl{1TPn6U1raCE|S1=z}5MRkBxztHc{cqZfvBx5?fj-X&Unj7MZY
zB|ay<B)%eAeT+9`8$B_U{}<W&#e<^N%lNzO@5BI3kUY*bv7Xpi%oN*-yf4r6Ibt{Q
zY|-j%43u3Yju6L)lf<dwW#T-McMQ27-q#_o7k?(M6K@r*zQ*0Mtv(s=iZMTb!I*qn
z+#&Lt9){P}-FQdg?~9*^2gEAzh*%>Y6O&OU%jIvzkqt$w*TE-w7~V<D6}yY)h<(L#
z#UbKIajbZuXm!tK%APG=E?yz76t5G1A+8rUi+70ki(5sjkM^YO=f$1ktK#e8pTzgX
zPsPv0pV9$I!2*))Raa~zHWsZONNd?v4<uXm8RA)DUoj#M5r>Im#R=jx@e*;aXmr_7
zuPbFQ6R#6*5Z8;hiFb(ih+D-+M5Eh=a-Wm^lK6^PTNmUbg&Q3=<TLthpw$DZTgPud
ztN+nhw$=Y=E4!nZBX$!bB7bz5{V+@%B~BD4i<gL(iOa;RMXTqrQFd(|53B3;TgCrL
zw0a$fWFHp!>>KM<Pdr6zCbkzli?#LLdMmu2I9MDijuFonr;C@03&h3Z)#CNyFU0j?
zRJ>c<Dn26qT6|V~Nqj|oQ~Z<2-(2SLe<D_he-*zLYsA{R8>iq|K;~~Ib{EeSYwKv#
z*3Gz5>6VGti$4?Bi?@kU@ote%CvyM47GDxy5&s~*DZVFKeT)OLD?~ot$nuVfX}I%G
zyPkN8*i39Kwio$4B-2~{ivh9+izCD_;)UWAkxx)E|6*~Oc(ur9Dj9#97!~gpw~CL5
zeCm?vUlM;W{z3ec_@4NQctHGGw7M63Qj_J?6HgJFiLJ%<;^|^n@hq{oI6xdMju6L)
zR{vs(>`TQt;$rbi@oMpUkq?uyzGdS5;#To7@k#M{ai_@VPnrKM@qKZhSRwvZ{D=6B
z=-~q-^Vbm@h$oB9#g<|Rv5VMUJX0(X3&p|WP;s<4UYsIM7iWv}#Vf^S;&tK;;(GBm
zv9^xKR)s$zJ|n&${#N{*xL15j{6PFj{8FqEzZPr6U|qjGLt=*5NX!(o#13K?v76Xa
zED#GtK48rL8Y5c$kSVffinGN<Vu`pyyjHBOGqOqHTSTij@}TU;#3#k)#hv1-;_Kqu
z;=AI<;(oDG{7U2#(>%T;F)U_?jm1o{gV;svDO&xJezL9p$WYlM#Gld~S*&zdiYvwI
z#Gi}nL_Xrp`rj+^8E@Jzh_8sh7x~aP<3AKX6Tc9xp2**2|5J2vFOm6b>x%HHafVwx
zkq)xEh}}i2CsH80P%ILQ#c`t56PYU8>WR#geYwcT)VY7FC$dJi)f3q)`wkJyJBQj%
z_Wl)2lOG>94A0Shh(@$=JJ;Ud`nTWn#qHbw$6xV{-MeNRa_i<J_8+$x%+?bB(Tuns
z?{Br!F^*e%I4q-nGF=y>VV=bOCO$8~zT-9!&X!GkD#iuxx7f|b6(Ru38K*!IH@Czy
zlt_0nY-BM{DX?CAHq+*T*YOZ|Gd<dD+{Li1pHa6V-J=+9cC&Gl5s<jwU>iJ(j4{Uj
za(_GylJ_`m9(bLB7=&5$XtQziU?-OMRu6w%vpfv(Sb3}9w|U@oW}rNdf4kYZYY>oF
z-lqxW;c^ozkM~w>9+t5L<$Y*7J0b2?_!G-Jg7SELtRGG*vGVSNpXKGiaT|@B$-M7n
zH^$LDD%x}>pL*hVd|yyHz-+6Ku0Vc*?aYneNhH?q+l1pqx5VoAd-!p9a{;sMMtNsi
z1GH^XAO3`9aKdLmpZ)~tm_Fg~oM4vYOhVu(2tNsq^<)3AZi(ehZ3%r7gxSsR*Z-N5
z*^4g3kL+a6IX&yA-|_8{=f4yD)9?6Z`3D+%$F~W3@3b$fhHmV;etTwQT_kyZcumq9
zX?SNb=Z=<<m9Ue`iZVZL>YkOp&Rg$PwOAS6n0h!EE=CIHjt{EmE)PfC_D(CO^$mEh
zvGMj(@MdJ4y(6oGm%3*bR|m)awkEmt*X8B)+%qOc`W)=%KHGm_b+FlKc;EN7bO&z~
zrykC5w&5+qg%OtVbfmaCW0sp=_Y%B$=oD9HF1-_REMw0l#np{x{kEn~>zm+fw3J~(
zE}{Kd`OrveMS7!c73mpa)a>~K$(!(Ya=#ByzlMdGn*tSA2Qt^C;!VtYI2Nz-*mu&)
z__pt_RwNrfvm(&hD|4zoH17bvxFWnMy{vxolTY33WR_(_Zisjl!SH>N=8<}vaXhEv
z$nsmx7+oEVuB`D|kFO3c+gX#+dSrDdb0_NZM!miV`vv+}2Rl#ef1rF}BwY3}S|xvb
z>%uJ&uk6Bu>%#?Ay;n3u8@(Tyi?^hmI&h(as;MiyvTy389}cGXJvcDno;3(1c<T$Q
z+OBA5-UNPSaQddZYXS|1hw4W%);U$<RwQq(cl+Hn!MwCc=EmV6w`({zP|??^vo2}v
zT@@<>;f-EJKQ9TsM!989-F3mW_Z|+rnVZtqu5jwF&uSVz^UcPgHK}V;);q27<H{Ra
zMB1a}8+Eyk?VsNbb?$P<+4!Hiea{!p^mnVn%bz{$roCGo%6RB-ICWxmIJ~<iF#V;P
zQ2(7Z-t-T?a9Z!Iar(boov~v_O{n#n$i~QPHO}-FUxc0X!{PK7YuwcZk#i9i=>Jkp
z*hQJ{Tji-6gB#omCmh=N;G-eztK0HhBPeO>*y>;tx90@3z|NX<?8EK9C4v&RHjErD
zN6xLmO@FHw&g*w@fEQf%alNF?eGm2z6jq1xgNMUjVRfiW%BH0C>-(al=|c~`J+IHf
z0d8S+F!P4;`em6L!)Ik|YEp=n3S_PgZ~Q~!^bK<d-(BP64?Q>`9Ihw|Z?6dBz3=Ci
zCvSA~GRuY@T$}3Rjcc#s#&Ea{?^@sCRjf>}w+U}wH@xd`Mw+w!u8P!#?BTgPlGfv^
zvUYVaYR5%_n>*pX)TjPiW4T3SK*T9KDROGz(}$gUb@!edN!q~D##9H-H#6$oT{TIV
zQ71)OL=M(l9P!6YBv6F*daM6)<>_T_MK(L(GJnK5oqHeo@L_)pa`g2+vh(3|)Nw0j
z72Zc~&(X&j*DF%@l75k2%y9ELuZpX~6JDR;&%nl;IRjtDJ~2KfoOj79811x9iEM~`
zRPL3fSA;XRR)jM-rh6aR{4nMS>WSWCJ(ql4zHUETCo}TIfpB!d0nW?hO$`gr*xw|Q
zUY5CGv(qYa?CbB2WtMT4-F<**uW_OW!etomm<^d_^){f*gH0k6G55R~SJwnaAH*Ds
z1p453@9g`x^4a^H-)w#8p@%9SO)m?hJmk2YWi^R-Gdj&cZRU)s4ld<feK|HinfJ#2
zmF1`JA8F1ypM3VO?e9kHuLt(Wmqq>aebAkPlXkch&fs6#vv>mWR_-5Rdch<<oPsxQ
zcf-OPzkDtkFWye06-Y8)Nd@ZM2rJl#LA^~xFp1yg2F(|leHJr3Sf_+(%md%!Rx>1&
zGz$9<_QpT2%Xmi4M;<R{7QJwe*RvG=@pdnt=tluXNQph0Z_7f#t&9r>#{o$f;$QFv
zcMbjBSm-ZYUdNMzZ{dF(mrqc;eG!iL!?~uy=Kcy{Aua&iemwdJT&S4o3d`VKPLs<5
zw?AWd(tMDy5ypN@Gm3xi0LJo~>%XEqlx7#2z3|U1ra7DD0Gh*SJ_4V46L>f+9+`O)
zcm%EXs9Z`5c-)aRzrt<Mlr}N59ct^p7(8kp0)Gb6e-n5#O=_I_Zvq>098IoUTw~q>
z)4T~hhAnbZm=@jyHr7aE;Z0y;@t%Tt_t#j@!%D-uzhimWeDBwIQt){-g<s<P<{C6q
z3ZKdF%@J5_rtqhdd~+IB4=Dw)#MB5(c`TOrH!#C1(cSEix^A(z)=94G4hyb*U>P_(
zun;NJUH2Y<?x)`YZsVk-os-7Zaq#5Wi@X>XGLp`1h;dO5iRh`5?VjKrU>7lXiS1v1
z3pg$QQZSBY^-33SD(9k*x;L!EPd}!v?TZC49{KDY&JSN-knV9@al=t#DqdyCkqCbq
zatqoHuLoBd&s{JWL2~e#2qcPaSSMlt785g3qW>Z=eGB0bK``U@-w<wUat<TRpmRnL
zIesWn0EZU=mPO;m4MR|DYXcu%awF^>j(_EsX9T?2K=^wY314jc6h6M&YfGp98`PE`
zq3O39vljVj3&?lj@OA}ZlH*Bqn+?It&D!t*b)+yGOBe`;Xo7{HWeC3xSH<dp6t=9y
zC)vZw#cJ7Xcs;QS!5vHotu-7EKi;PxW*P4UVzcp%e+c*%j%B1`DII~MpWF+FS5f)J
zFTdo4mzapgK!u2V*e*y+?lQr{h_@9?vfg-D-&P;hV^cIzW0Gu^|HIyUz*kk|{r~se
zbCX=ssRj&qsY(k8P1J}XB$py3bP%Knp(rJgfQU#F8?p+-Leq<Fb(K|?)wL{ZLEN<q
ztn2Eox)yA~-31##-1YbQ%=yf{hbWKkYoGs9UeEu$GI`H;`k6B`XYM&O-{adFa9ZM|
zOudeVjLj#+WEfoer7>D&!oYnkun`8EOsZnE-02C^Vzk`v2{U7~JmLwnV+UYS1r?DT
zgt1d29HWKHMj)ieXknc}2*swuG7|>vhFD>&6N$CPT1I$PI+2}1Ra!)*Vh~9Qtlzdg
zxhOYAArf~e%#Bf)4C4ltRmEtj@`RZ&E}Y<^2-G{l-A&jsyfjA30neRRjOz!Sz!+j0
zjHw7(Dm-CYjFu&yFf&HWYEPIQy9t(iU=W?yY1}Vf8l#2F0pR{Rz}*Hoae^=Nu|b>2
z#+5ah(bCKl7RP95=Ls`owD9#kg3XSVz)}W-Hcp)9xi5{;;<c$VVhs%1R1wKn?<fPo
zCPrt{+di=@Y<9=6!J+O#F<R8}ipaN(2e$sw@*xZ|Cios51q#Jz`Py^$waFs3$s8CY
z8jjJz25NFZvoQyoD0{3r?gV2kBPPR`v}suZgFFegQd~x29SnBMWXEXP<_YOBTJH3O
z+!!rh%blO&Yq|3q#rDGI01T3?0X{WWbC))&p`d7hWHU~NJ-JtIyh$4w&CRxI)a9T=
zqaMEkQM{Hs!Pk5TMbOOhO}kr?9;3x;oJ(?I*Fo3-gAPr2jdO9xG)}J6fxB-w8N}Af
z1uo{yX_@T_=`mWoraC{@*Hm%liKdD(zZ1dkhryW>UQ@+Iq~#IMolTVk6i>}8IteL1
zt~_BQMds--T3UHRI7W-tT9IF(wIaU~_>6|ZRU^FCx-{f#trOT<d6!^*_HKbD!CM<!
zDV<5SR+O6Xc1mFvKP_ypa3|Dk2a#M3g3+2_Yc-k;63uquVqdcz#n#KFi)4H)c#v(u
zaAy1EVqi4Nr7>E((Y6c?#~g_!V8%6#V0Ah@PZXWr#;Mctn1pRjUi|Tdy%LFA#&~~)
zv6f8nQA;elZjOU&CbU$+BnO69helL~XlM6H4e)ys-a+|!7#oJYW4}-4*v|gok7N5s
zX5f;*k^Cd==bQg6Og|ZjuuTFN8yC}ik{P1Km%;X}V)PpXWAmb&eW~EP;k|^BfET?Y
zU|8v8)T&j?-a!1tT7jfkYsrBz)uFM~p(xrh`;0#fWscak2(+_XBnL)ShelV2Xn(}#
z&zfgH@TXy9RK3lIy`j62y=v|SJ1>*<X9K<$#-9ddE_TWcc;~c0RY*6sW?LS%X0}{^
zT*@^t4ODH5ytt-{>HaB<JwMtxMmIk`?84*gGiE!1KO6P{?&bEoQEmZKx7c)J>$Am1
z12V@qxEv9TWd1ZL_ku|dpuTaXxOTG0C-aBr>puC1(&}%*j;s#h3XX)GJH(R%p8P{`
z8J@F2a+-;Ub~COz#4=PExvV-g3_S;S>Z(c(crxuAy&0F}Xq_B5uR1ioIz+o!2kF}{
z$r(!t4Cd6FkuVCZ#O=m9kz@Zo#yWyv8otpY8{!1dmtg6z`ITTiOe+X4&TwL<=W5TM
zH9Xxol@V)Tf`Mf-IU!Oc8?p_YhQr{_LwMD*B!~1e9Y*jJFs9ox2?myA^Zw<f75^Q<
z(T8JX5}F?N#nL(!2GdkxGK|^q%0X!{41-}iEv+1raQ4IoV;xC64r4Yiv+vJ_!F+J*
z@?>tzhQJlcDANjHb=(ixMo_TROnJu>ypS%I*_(Us4aU8UU<G1)cVZkMCc<D^Oss)1
znQ~yb*SHTOyn841YIA`28%(?~939fp<B$Ns!N4SNCM^A7ynrYfh2b!$5aK)-Qz0B0
zI0SH8vhDudXw7c#jrRHR{)$?%-IPJtJ-wSiJ|AM3gA*-Y3htYo33`<~hTyo5c0?R7
z)-k*-al~idi8)MujMI=NFle+yJ`9wNEH@j+FH~7c-jSFQxkm1!Hwhh{n1ts0rkeiK
z8I!mNCr;r|yj1J^^S9P^m?Y?*C}<m_br%c@Mm%Y(!w4!<K+hmJ3gPZr#<R$TNybZ-
zrGeZS?QLMtZV28lTEeR$aOCtO?Z0Rr<`X<*jjuyRj<j!k<n)5J-CE?DbDoZKLgEBZ
z8<#L~#_Rj@jIT4!69}I5k4QIBIqUoTCN%vMHL{))W^?doZ#x(?COl3l$c<6pl}4fP
z-y9T6U{Ey#%ZW<pPgcOdnb4deo-$`5Yhhe=E?T&B-|X9_Wh)G_cpWvxJDdq*GQ&T-
zPD2Jf;G=`7`wzd&F+OOXsr_Huf30_D|JK&)-(l-@<2?5w?7MD^4bpk%a2s^<LU(G!
zZH~Wi1bcG(xv7y;bDO*4^4wD+{GS^6O~=-~`{%dn#6S1qLbq2q&&?=w?{^BZ-+KEi
z?%Z{5excjA%56B%{VR6Ut_Vi3qt<OU(4EReT6at&wl7fVK6hE+pkVux3Yr&mIej>`
z597J5<7y9dXHS~qVWHVo-IW2n&Ckbgk@lo+CjLAxMvjTm!8k3^o@@gXzii?a+`HVn
zt2;O1HXS(bl$M>(b+;|gbKga=V#`-y6Y=)d;TOhZ({f?Q)@Kjs(y}xE+$Du>_H=AO
zM%@&)qcmZl`w^yzY1pq^^_vMe+1B~z_3wHnYG<I^aQa||ya&ndUN+F(>#TAgUVf{)
zJMe5@cW#xNcHkP~C)gp4I=UkG7+r%db|2%xde83I<oh3OK&Bs7Yvgso--vk&7fdbh
z5}h@>s(it$xig{*=T5DfHE(WZm*d{LP7Qb)mGK4^iO07Mn=P#W%I0LVBY95woXYa5
zfcB-vcf@x4@7kF>zh^hr*nqiR1E@Z;NBaNYpIm2uvf0FLT2|ei%0GVBvA;zH{s(PA
zPREUcipcO_eQ9QThS^hU?;X5voM8WPMev3H`TLKv?THwMjE?mu<G0C>S%<-UzIVhe
zMszV>@gJ^P-I8#D5|o4hn;XC@A>ZK!@KVQjxB=gyA-Hq@FkWf+*6L779Io;8%MB6&
zY%W%lGyyR+FtZ8nH*W0<Vb0y(=%91NzxCL=8wNBSd3%Ubu|S1q%{6pv7u;i9U*y^q
z%1ud}T3ZrtUOLJBOtFv1sSU#q75NmL@_2EkI7eI}E*CjdW_Z4~Ah(Kliw}yw7I%x!
ziF-x9b7lN@#V^ETB-;14qKk^;-fL>qW%!dM=SprT+3e+ne-FugG0E^Hk_Sj0A$hFi
z3nb5wJYVu6$txsZCvwim@|eAvNdG>`J4ncnNjBdkN4S^e{<_@XlKhe6PbGgPImCG&
z;x!N>VxGv~&Ga8YBEJ!m$4chwO8U=`Z1x;OUL<*i{I8IFy=4CEW4-@M?vIJM491<k
zkp8Cqfo#W=b3`-Wh1^zhd$B<5Ax6c4B7Yz=ol)W>ajJNsI9FUDt`@HquNQ9;H;cE4
zcZqxo&ir<YPl?ZnFN&s}BHVkDKNSBe9v0crnO;at7qi72(X>~D>m)f}>?Ib8eMP=W
zXSzd0({3U2{Sn<KihS)(d4YI|c$v6byjol*-XLxfV<O+%GreDmKeYFFzrwvHn)Z$O
z?@InyH0>Pjb`SCqx#I?B@^jVx(!?yWiP%hRDYg|miF}p7a`zJXl!tO((e6PWD%tcK
z_@5_vqF64@5>5X>xP_8ei&u;5MB9J1NVa>9?~%M+<okb?>tXRpagX?txKI3(__p|w
zcu@RYJR;%-WYQ0b8Df30nb<;XE4CN;FoWgmE}kWxBl58T{RfJ}#nIwaafVnWE*9+`
z<0~XzCvFfoiMNP975SKn`TjzDNVI#5pOpNZ_>%aV$XAVw|GxN<cu4$0JSKiChB5Fl
z9-m&34aJkh79!vK(BJMc?ku^d$Om5Z?<@8b%fyl5`Qj9DrZ`(%C|)A25Lb(9#dYG%
z;ug{FF}_>!4)H<pH{w&`bK*-PpTY4w{v^IDejxr${7gJ5{zFVcT*j{_HV~VLTpL9H
zj$&7_r+Bv5M;s^)5l4yR#K|Jpr8C_*;(T$5xJ<lCyjHwH+$i2A-X(4qcZd&*zZRbs
ze<%K4w0nx*m;90Vcky%aYw@3A5+;JC{>1uXW3h$UO6(|h5qpYfihad?;t+ATc%C>>
zoFQH$+C9XJC9f2(5U&$Ah+D*%_*3y-@t5Mm;^X3O@p<uO@sHx4#RKBU;$iVi@t-2p
zqM3S36SKr7Vl%O|c&eBub`{SQdyA#w0I}{~;|X$~EY{s?TqXC#;tFxKc&&K7xKZ3H
z-X;D_+#x<F{#txO{GIrMxL<rt{EPU$$i;eWe_x6J5S_5+&b5a0PZt}CCy89$NB<6D
zf!ISlTkIqD7YB(W#j)ZfajIzdG|!WKv3RM-<%G=N?rGj4+3sn!dzgPI_b0@s#aBeT
zhxvWUABlF4^0$)hp5#;Tvy}OE6uXGi#S6tH;xciKc%68wc)NJNxKn&w+%3K=?ib$^
zKNLR`zY_TyljTen8;DKBc47yyx5%}Bj5kCaE?yu`7ng~v#OuTj;zQ!2;&b9l;#=ao
z;+Nu4k?TWQj{0Itv8`Aj_7MAsr6L!UGXDAE9C5yAzjeP-GFO~3{3h{d;?Kp0#7D(v
z#OK66h;N7=h@Xgu#V<t%Kfst@lE^i#l$(kXv5nYK>>~CQ&lLNJr6O0!GQF|lB+>5S
zy->2<!@E%OCE^Nkwa9h0Oz%W{ckh+|{UTT5GW=8Gv*L^5tK#e8U&Qyt8u4%9SK`+q
z*Yq;|3^7Nvdv;q(K2^*Y?VjCpB=;2uibKRv;yCdFak^M3UMwyXSBck))neVfx_8U{
zKC$jz-6!P!v{-kq?jPm;XR+>H-M`EIbCH|ISYIJAP0SMO?$vEC_s(K>(eBypBe_%@
zEDjULiRX*u;w-U3tP+=sD?~2RW_fQAw~E`uyT$v&o#L;=--u6%&xtRIe-Pgg-w_Xp
ze--VX-lLN3p57!pvtjw{p5FSB8;iMOM6A2Fx4YbXiRXxYMXpL``eVdN;#6_2xInx_
zyiBaSxA%IvSBqQ3n0TM~fcPu%G4WmT1MySwka$EqCc1dA#PX+znPLO+4DoESR2(1<
z6Gw?$me2HNiHpP~BG>8D|0m)N;zn_sc&B)u_<+cT{fz&#_@cO1d_#OoJRp87VmcZK
z;@%6<qyre@=aS(WdOp&Ka{a{fwts1F^n&u)c~#|$tMdF0p8wZxjs9=j8=a49fy)wq
z6VV;^@7o*Q3GTSGfg%_lomyeT1;{<8yuLJ)`@t|hd+@jF6L_9u59`+#4*vAIBfZ54
z$Mo2aY<gVuVB^3VXpKysrA3GJD~D|D^rGIKqil#etlt#K{(QH$2?QqNwFvX2yUn)>
zb{hxQzyZ9Jh|r?L`c**or<dN#YyV6S)0}vESHW)Mz#0fO^S_r#_+1V^e|ovT^l%%C
zr?&}qe|n9O-kaZ3&o|aduM^Vabz=E2OvTf?3wEZ*_Q2y19)dqpCq4S_fboZW=#=l@
zL(Oeu{_?enB-#$VOupo!F#hxH?mJ(;t+LnSdD!t7i`8w8X^|hdhq?sm{Yh~MTPD(X
zdVy^bv;#Qiz@6h0^Ua1~*^qDIXocT<2`QdlVl*n~@niN-ckkY_SHv7YyodThUU*EC
z**CcuC<pK5oP%!qE_~A%d#U?{x3<KWknyIhT@QSZlzS{;>fKkI^2Tk&NpIvIZM3cH
z(Z&_eAG_)rr@M3ZgT;s6aC#1{dA<Ae(vq41C85u=LV2~pq3`Vb&BuqXGVgXwJ|Sls
z>LZ;ClD>gq#rO~GHT(cF_V~R{ILT8C!j*vgGVSfl_&=C51oezBj8@ZwRU15K7XOEm
zs3X&Tn)W`I8kdxnfNNf7jQa^)!bzi127P7JHQNp&r3^Ee|2lEewad3fZay1^xlV4c
zRj^_Q;)TpMlrk6zU<YC!O5xBh`h`M#Lzu+ZG@&b;Ews;}eT~_Hn8e!@b|W%qa;OIX
zQyji=a`-yKTj@wT-cH1lOt?B_;V46t{(>IEyj_S<<1;*bIeq#WpAq4oGeCd(1lI@Z
zT}!W>K`)7VeEg0*j$Slx*WiP}Ac95^DRoxBc__$K(4ft?Jw0h2B#twIbiQSAo(ujI
z_EnT=k<3AW(tr8KIPpW)evA{l`1pI=evFeM#`&}~XB3c*-FW<fr(8{G@goO4^fL37
zZmegI7!Ukw1v3&RIpD48weBR}SaX#lSp<VGmJmZ=uvuw&j26cAeK&>4l^7>_m?IG?
z?$jF|6jB3UhTETWq<y<1iG_?9Ej65Q;P4I>+8#x)Fo!4%llC9}aOPFl|JkK;7&`y0
zrE||>>D=G3PHp|A1M^_PCns(ljP4$Em+-S709Tm>-TDy&vl=ZSP5%+=yMFwdE^{h&
zwbT599#{b7t?=@HCgA&4dznuP#20{ZANTisgJRO8KEwOrlMf}8{M>|Hlcoh<zVA;M
zzk;6rC1p%8@jZy+GWxf^MBy#+Lh2^FNt1?`jtKl;`~byqU!6#NZ{j~*#pRzp9KUkQ
zteX2T{$vD4UjKTnh;OvwU=_`btPWq1a%J*WNmqxian}T|a{_&O!DCAKlnZd5%7Znj
z@4N;0nbvvm>DU~eGPqtaHQXT7$Z71H<mNa{oo3F-POj4;*a|nT?;L)&P~b3^&%_U`
z!HnB!aW(8(NB8*I8YFKGmi5Q2Jz+KRlj_KL3E(@vyCw@aG2h{u`%}Wf4P+(+*j&sa
zIgjOB(mU#|v8pTMhq3SAHy?N><5{!recycG@+vdT)LnB`(8K!;6~si}+(k3A#tLkV
zG`P0Ptg*txp)F+u>LmAW;+bL}kvA^J8zG)2nl&zPpDlU5xJ<lUTqkZ7?-tEu5AluK
z3GjKj?-O4a{~~@U9u$v=W^EPXH$g?QoXtsG+LmHl5|eqewhI1ctqNGG@WaJP;vCWF
zzehN;#su-XcY^7dHB#V1lu?gntrWsNBmd_W{|}N;%;TPgnCpV_v0bp75wVTP?nL)O
zk&_3?{l%f8xgKzzAbGOLc_G7BikuQszEb3rkTQQqlF1~RzAX<#<IdhffBt49ZMkzK
zn~4wHk9)R*AC}htUwXDv=eZ8r@&9&}cmHkAb=aTL^p1P3GZwNv>?qh54h(0HwXnSD
zbFkKP;Ev{QX4DKj62l<ZUvX^0<&XbPXS=j<U^Sb|?xjVC^_v3O+UeB*Ki>H3#va!1
zd^q^?J%GNp4Q|YrZIb6fR>0Ueum-57KSGNR>o*&+KRv$NVVh@q9NBGp9Jg#7Sj}3S
z(`eCQ{gy-ar*{L=%ZD4&gEgKW`<smetI_kn(&u2U>*425Zx0gT`7u4-S#0@kgPn1h
z7mu~L2sZ{jJO9&<X1i#^wM1eZ8|-1j@i`3b_E?8--K_xH_VN(y{_^o%maRYD$!z(4
z3p*}B1z?UnNbd|QfHtrCup?ajcoXTp7MBv?7~Xe!rVw0r$mdu#UzUSq^QV`Oi`p7)
z_OSUTW?ZN9am^3vyzAQSjQso``MhT9IFs9P&ubDo??TmS>q5|Ym$sp0G#Cw4hqgEc
z&q3c^*80rq@q3{OZO1xl_}b>QdpjCv-Q<uP3h%8dX>rs^%Q@;a{b_0TF{j&+eaVNN
zdVj9(exBl{);ebe4<?60Th1-*2|ah4pyzJjs!;E=!=aQfm_o@-Sh#f3(NON{ohKc2
zC){+@4P3Lcq$W_*rzWXS%VUB3n~nzaPdXaR-3osP{!Tvq-M*f`>+(5M3R3&&;ZXAH
z`|de-U3f?|?cjBpJ3h+YlDR3ZB)2*(`um)0oQc~pYs>K01JHK2du7OIyW0b8chG-#
z=mVqe?xmG!n{&5}Y>^!umYcOX`_@yS?Jk&}ebnjF<fv2F=%_QP!7=yqn~nzFsSmft
z$1=M$IU1bM;8;>O?_5)Gt}{wM+?Tc`Yx7&Rz20e9@>Xrpib*xMrsPD64h>k@;*gtk
z7HYL0q>EQRe%Q$zTJwIxz+orAno39PqC;I*dOGg5gqud|L&M;Flr;O6&0+VD>!z&F
ziPo#m-4g1ST%EQhrJGwlBKIz6wc8R%-_YTdqz%nZ37-|-kXqd^Cv;XuwYw?MI_cK>
zN0XPPM(ZC<d2ti|Cw=<p&Y?9a19PKU(fZNw=2O02du(V;X8(-nnw(xyr#iTySrpeJ
z|J<6?R9uOQEj#<xr1a}>ETyEVCLDIQoOUdwSL36h^i#gR?w><y0z>kSrEF?^)O~Tq
z&Z3(1q6l<~;c7*2jj}iFY<x7hw7AA8&N~(?i5v^AWM0mC=8n{zmdApK>3sSK%9Gh2
zsnexvs7G*1sP}!vyY@AVrfzaK*Sp2pSij`1Uu4{perwXfU>Nm29@nCMpVC~Ux+~h?
zSW4hx{LkEUKmI3m``f<cP2RO|YMsKg=I-VL^^>cgte>(a)HU>ZO2|3O-4OUZB`~z+
zlLk(0Xi)I;l%P}VraQI4PAS#PzbJnIdhs@I2{bFo-H^8Vk2zVJ8ys?>1MfF0ayL8O
zLYr<VNrS#SPY+)3pc~GHv?lHLgKONEYC}7M)eTQU-`J5<-Me|xEw7<<-*_~X-Q;Mf
z)73kh9CZiXc+^F`6xBF=ifcl}t&TYbH==E$4RzWGe+T|fKK<Rkp1<3WZ6q1(`mV#F
zq}TU3n@=)&@KX1t9IO`#ZbpAdYk*#Ncd^&&{#?Iblr1R@E$RKz@L?zX*uJdIX<HhW
z<Uqe1wcqW#pDps%DBI*YUp#z&QuBKbheEwkQe4$eHyjPE!`0lrVdp7dUvu;Zl(x7g
zwRix^%d+BnB18}&oOlQ)-wWaPZFS6T==4rPIqyV@f858m9yoYa@ScNLA*XBZZ(M?s
zo{JJUy|=iL86%b%U3kr+_kWZY8;HJ|wVAyQz4Y^xdeDGZ>ulLtdTigVMho87kJ4~m
z#<j>oU*OrG9h`IH(Lhln^hfV{2XW4;ia*;o>BG-|!L-sgLgyWO@78rk1Cbk!2J+F5
zCpA14{2cwbQ=-qJot(9{^wWK9KCFxmiM}1Z@dKL^^U2=IoDjQCPV0&f@9O~FcSkTM
z^~U{>!-sF_1sK5}fXg8}qKiT9QgBb^J<D~Hxdp*>!e+(xT?p;AA54#6(kTWhW8fC#
z`eyf>>2wJtnZ@A)Xz#PwxTGwgcR1-bCKXNzLb4B{Ln*BopL5($qxSe8<iqArq?lH&
z$_{nn6Xsx3TJz_?>V`vS6QL9aN6EOB8;)Fp?S?{EB9Ej!{I|k;9?e@?(iPtGXxtG4
zNoyR=j`Tcw8A1jhNj8tD-7yft^C}AHvI}8g$7am99Xl^QJMWBv;A18XJ|}iMa(0Rk
z7g|6#fy3dXamBpThfkoRkkb}XEM}rJDDt<C)0e)tQ0&4KO6dCnMO-L60jKXLu%(-4
z+k+{(>vt{BFb}tfP^<@&QI3DkP>NjqpINaO&(J9iLYkQsm*62fC4R&w<3d=R;S{;P
zFry+a#vo=c&JQ>vYLH>Ak)R;YNS!g=$XpBsc}7}bq;8V#rZm;Y+ixTruO4bCvvT2_
zfHRU$-ud;7j8A!<M&v@OjKgt}-$cmxDlR@w@mO5^m|`_cJBms1!vq<d<KjX5R?M6=
z7x|9<3Z=gmKbat+z(#x-Q<*I2@EgP0&4dm=V~L<uWN?z_iAx(oT+0-V?>CJgc13tk
zd<rwh4DM*~#1ANPLxU%VFmK9cf8y`>t1w~8;16Ht4{T&-!7rmfvoYcjPO<7Yg7;Eb
zw!%2Sd<HQZ^oCOfJR5X{<#JlMf$8V4G_)Zb4TOtgGv+SFe#*sVHL?F_W7pW&jnJnW
z+K`IPM;2x+dJ|K|#^x<ZZv?Do3hBv##`y@vuUmPc7MoC)Ayg9+%9Gcz%bvt@$;SEh
zhv0N{xT)V1XD58k$vgu~4o{{jgQytI7>)g&+cfYZ?HL>GbsO!kHd;d)%paAzIk=O<
zIok=L!<iiU7{=t-kQV0H4wi;Cs6RSiFb!n%0Zv~V{R|s@kc~cx(QQzF^a+SMnb9XZ
zt8DZIHu@Dd`bI{#K^5Ip7o$#Qb<J}4g(*|``)u^bZS;MxG-WV<)M<#im{AuvwKgi>
zrknFVVxy)uLsSOy7kUYzu3@2<Ij7?Rg~|0a1T<04qJ>p91eS(2sG?`Th-mv^&PTj@
zrrrG1jG$hd@$7-d>yY792;sGvJ4}cQB<HmmPre*-pz%HU_w#tjJ59*D;Nzv|$$`dC
zA{19~d+FU}LOl{s&y!zZdZsZ^BMJACIIlQds%=j1J@}f_`;r!(-YF;J^lVUn?J(*_
zMt{@c*Pl%E0SIiOPoRa-uVi!^RM8v1jw0|&P+mC?nR4zxK<~Ug`Dw^rIfH2FZD5?y
z!N+YzA25A({90O=QL9{JWP>WBli6n&HOlDIf~Jgv5YR-OL<^%{!>Bfxq9XkFzOM9Z
z2z8}76hDkZ2_>Q@)Enx(Vmvi{K*LCyRTvuf-a6t!CSF0}Nx=6i8O2TRcon1ewIvjj
z^4(^JlAwr2keN_1N---TV)#kJ*)?!jiu%o=c$C7}v~i|b*hW%d5@_fJLZ9dk7c@e?
zEM=4?iLx@~lbFJA_#uTP`a`c7!#DL_t~T>!V7yQEJK!So!1cjA>${3gufydr`b%lq
z0E0knNKP8Qqu8_;Qh{DIg8tvtUy8dB0t_SA4WMy^;2HzC5)l|E%UK=+<3|o`&}u?3
zIFys@T2712<9H3GoI4?5!pnpAx%lxmY|xex;24|^L%Tf~JQe4Lym*Ry)(h(*)Xh@1
zU#NHjuJo+813&ewF9Q2LD^tyeL0Fq8pW3iOm=QS<h8jYF3t-&9lI1a4-hqMpr-0dD
ziQwcAQ;0Eyxz`6KuxPKsFu@%3|1ucbNp1~u0^{EVSZwIOA*g_cA;_)9c?4nhOTn4s
zIiS#l`P3quNuCd`jIAt`k99`9c_w#|*T8qSZBTrkrMX75l)yll5i!KLFY{i(^OWIE
zEH&=9rnGD|!o|yCwCsU_ic8`(&wXi(7FLYOfflMYf+D71j21o<GFq8v;X{7oLkp)O
z5L~0Ij@4;`T>y)jQU=NhZZXB#5MFJU+1fVQvDy#7c&eUy=Ef+b2dzW*+!zJk<)NAI
zvKTGAXG2&PqlN28AS{p3V(x5#QN(7?eQE4gShmBU&WRny9lhaMSYGtpdCA9`%WSlo
za%ji8hGj8Ywi)-)1UDJNeQAuA$Bg?JVvljZczKML=RNoL0FK<$ln8JnHbtgokZ~VH
zjP~4@8bwLm%!isH78rLZjiSYCcBa#?xtVHXV`G28r6kzij5{sdtcMOCjM2j8XH;d`
zc4&gJA%1LppvH@qPhn72;-A)?7O%CI5p1F+GA&eMXY!!M8@Qn03+>1pZSbEh6=y@3
zSz%x-;WgOBj#)Fp#tH3di8i_@Xxiwr#(gxg7se>WWgC452H_6?9~$cjf^8ICr_8oh
zXdW%2nkU;_jodXiW?QV0yXD3kE#oE{>KNNP>CC3*wKkNDmg`J|8BMTVnUdWD3tJUd
zzYuI!aCb}td){+r1JjsN#)js#u!TX>!tOLJW)$JIu!W)6uOK{b+=mlh3tQlr7WP}u
zoh{64PenNsO$>dOO{@$CO4W#oFzA;d)5K;Q_c4Um#4dJxO>B&BWGiC}V{2kP*j5ES
zp=?vXg)x1OmKR~*POw!mIQfoo9!Y!(gAy!{(c-nPs%5c6>l&FD3&(OSWRqetBp1%c
zFDUG6YV^Z(HwOos6)<SK1V<UDrduBK4L7VPuM5Rv9Y9=P3t}Qnl=Q}^v4pK%(o0}0
z!O}7`i(0oh9K1M0;VwZG!2~gEk!&V#X7lh`#VDPE8UDUNMD%5XjSi;_b$vZ^+2*(!
z4~Z-zy+p=*Pa-vl*&QKp1K>!=$vYw~C%s4$zb6v2TH}RWN^;Odti^1{bqZ;_LJ(EK
zQn3rb9whJd?8%8}@msYon(K?^_@bd2y@Nx=Xc){iW&#`*xa!Of4{+WJr(GsQ8No3D
zuDoNhvoo;m^qKf%Q&F3ucFWBF7N+wTA`F5PMKJZD6|aAr{_Pf;|1By5tzvZMO|9GU
zUR8Kk&5%m0LZTUFJf9X&v&z;p7ly?km%<=B_IvhuI@`VvXAS`yVQ^bwXZJew2-D=y
z#u(UkY6P|uc?6Ea*K3R;cr#!xWnlKuM`R~=!DK?AEsI_0onVY^?6KK$pRe<15o3pC
z=VVIcAsA#!d;#-4HAQFk;K=vaRK;>zFEQJ>nKthntxWgHkCFUTblp<YjlKT6rNq@X
z2d4~dS4@$d41>Xr&D?9W@!4tJkev_&x3C+Q)52fTxSJ%R#fOKw(b%D&`!Nx6+=+_9
zCXSmPaka4;4W(YGM%YNULFWW6Ug}j->bKuEyZAECUeu;#e4>UB%X}eJsSL3PiLv=3
z#1dbKOA~42BYzGE>49YdreA@c&@xs8mtx~uVO*CQSGsU`X%JZGE0O2N+P&}uest#u
zla9`6&cUQ+$DC|vDW&T&)Bc#dZT~r#MI}nT$am)K7TaJD!guD2d}mJI{ay&)nJ@C4
zx$QVP$DPeWUoLhQh7i777W#4-gtk2z1|fX8EcE5_-K)7M<U1!faV0ovaV~>%3i?7g
zi4b<CgAmES5J`y;Z0Ec}2yud3=*v;{#JSip_r$p*uFpbWE(?9<!t2AC3hKpoE(?9<
zLSOItEcBhrLf^S0u1}ROmnvT_b_$b&-yn(lsPg4fhHG<yxjt3CT&jGz)V)6S;x!ka
zW5P+v$Ltk=lhQLo3!ggrB68SZpGrZW;>c>c6Dz)6ys5<~vd{Puw_V5=%J!TT^c<6t
z?KF5d=s7%#G&pdi;7(>j*o%WyRBiF;Bb@As*y@LqJrP^q^)L(cYBN4Zgp-YEYZOj4
z;`dacE|R|rbyfUTsLSB5LL1RO$BkDZ>$J$!mmPcJwHmJ+U!B_AY@No#Bx+O@n5a=*
ztpBJ+ZSidTM)ld8d^Kv%%U7c|qHVIMJ{!?jqc)<gQBHLVVUhxisPCE9A{gAo2;PX~
z!->#rBVIy{&$ROPfmt50%UCB6Pr~499m`|1coU-uc1D7UB_||RW<oNG?Pwzm(jd0N
z;A<1hW3=!G2;4ahp~{;iv~%QYwBMk!AswDMry%&TL-dEikDcW{1<j*}!;M2HBjem?
zod$#72>uBRCn+z&@Ft#^esqm-&f(3l^Uc&D6;lC}h~R`9vy#LlqN|xicysW?#(_4d
z0M;*cE1w6x1B1Kw0e~|_W=QhqVk%}rcu10*+uAXYIym<WTetWRM1QEnufzNprwN~;
z<))j-x=H8s+!*J39RKQ>lp~8Vt>k=-=gzEe2Y1L$^7m9~V1B$9_V-oTy2UtUV@>%(
zQD&{#+T&07FqQ_HLYN=)oSdl$6)1xJwUr2D=Vhpx!~-aAipC#a{@m;ju|%0TL1Vr9
zL!o}n;d|UR$X0X)Dm8*H6trRiTgB@dH3ymQRZua_+UHZGI)QDK<2TVDYA|QDhfu+o
z$ZcOvOF9hN1(9RjY2lSHk<bcx36_}(TR(_g1!EJWeXIOPULqSWak<tHvX?6Zm&SK8
z_KGD=W<E~FUbQ-b6Blm%AYMRTI4@#FAeR*pzj&FZZsdygX|Le%p%a&G{UG~XrcRdj
z>K$J`dj;zRwil7lZCk<Mu^hf5gr_MK+Q6Wq@!uR2+0pQ;gwSu{LB<dNIQlGxLGLBJ
zpXSS)nD4<we-1RfGzep(vCB?_@nyvEa5PL3*501pE=DUu`9g3o-1_}aC!R4Oyg6*-
z6VJzONM^AM22UI6I-Pjh_1%ysn$+8nQB+r%sk!)XJoM7ts3$fboc7lM`!B4W)DwM`
zk$CnIzf>Ih`Fm6~NGn76BDKIk#(OhvLADqPr!m&a-o4F_sJf20Jy@q+NXdH+691``
zaQdE5@vCoNwBkpUO)KFPkC<?ZUxx|Eaq{uyPdLTXN;t)HWF*cV@Key{m~e_mOgP1J
zWF-AEv=I|d@rc&x_@78N0_Q0Dq4-^=cp5g;cYjdXNFO5|4tc(-_dJ~5gh|5Ci%vr;
zL-|6~Li8fV&k2L7(faSJemXH!5<XyqbZm}e;j|dW*MzJSejE7a_5NQEbt9wGoZxq$
z4aqDvnrw#Ebvp4+kne^((T_<R@?~V<z37Q|89tGD7Dio$R)+GOZxFqZ)4uO<!Vec;
z75IPJ*c@$SoQ1Cn{6A7{NM_+px#Cq|olgAwsBUCrbAn&GHe@a=Xb?D%pAHV`_9(=7
z!GVcuJ2;u)1dc-zCu|&#_&kS$kv%x(bDUWL!?DI5*~p|3j2&I9J9`)($;^adr?H3M
zjor;2e}esOm;*3u*!G~?J20G?9rC%;{sjzM{Wm^$d!6~>h8Ng>_|Lx+{DNj!{+B<&
z;O%k5f9&8Y?=oQS)Y%KCl?SGtIiX^~ycr9o%!y2&HM_hra@yivJ=;&1F?V64YTmrr
zl@Tncj+D>2pnTf2@@W%#<aLj9%`fOVzuN@3cb+?MZh2?!4Vy5_OK!rPDN|?8n){!g
zY~>}D(z|cV9q=#oHk(VQ&Z(SLIcdh!sd+QmgeFZZpFU;b?5assmsFHj!VNVysj_Ms
zb}~XhQ(*#grc}*@WExD8xg72@*lXG(&%F?zX=s8^EaVj&_nC(LTL<^UCl%^P@aY6M
zT7^#%VBhJ@>9=BY>L-=q1MVg3-2H)dZbn|Wlie%vC5E(c)lq(NAU}_vXt)UfBW}Aq
zcSPQ)?md@9+<ziSS)O}lUO`7UI?z23$aCLWTIkjbf7ZO~SsmKBi^s0P3p~edF+CJC
zmi1|QA*fr2)8DJ|;%;N*_RlJQ9oQ+5$G52i<*|C9_l1UfHqPfLxR=hI@|r)^B%5VJ
zyqRiqdUWBlO7M4aw>=A2ExEd5M|_{6ckdo2yA}A7MWproF7DgQBJOQYp8J<&dG75_
zUYAb!_=3Y*5FT=F4ZqwRm9;80g3@2H2$j`#-7HpSY6PEkh`9X*y5HE(Iw0H^;dKbN
z_F`-$blXj@X22WqRfn3(2D<kIr@M2fyALiebpIH*br|b6ZTnrsmdgrzxSs@9O@a`_
zmO^Jic_rF_x1rYCmFw-<MJwoq-Lr{(obfHK@y{w0c-v{eyZN@?kWrDo1qBgwhP(pP
z9rDj8I3sczG}x3+sVr|F8Q*94;4Ze$bnemlf(29NPMsN9P`+qZB|Z@m>DoQN`x!mY
zk93|hwPNAfQ@st9b54g`HFM#d3&81cpI))3N9W3l&eIBd(q;C%DOH`()y|$dWx=#a
z=NZ#3p0Z$i=dO{?L%T&fPoF!lb7j?nSyK^Y_N*zD_#g!wr|X*(oh!?|Z&Sc++LWp(
zetCLD=c)7NRxOw^wd(A7)2IInU$;0Nd%C^tz~-Y5{5S@7E}Kte;2Q;f29?i+_lUuR
z`jlvgw7z#SYi`BDssem50_f`7vdj(4{;zMC&CGP1e>$#|+40Ov7Qa4S6V`5ZzO3Qj
zi+zGU(eZt|$L*B1A6M`VE&;RgR~xfY9P^or@7cNyFSA4XyZgM=g0SNk^}~;4cwd4r
zXJk@K?B@Qrc4|+Vip8(^SHOQ=`L7%F_Vn$0X5=(B*^y>ApFVFv1kE#2sv$j6wqV}W
z^2*A23o6_H+btS*t#law9^+2FI~i|eC;TSF)Bp3o34yh|z5}-q-{E>Uk+_SCAFcl5
zKV!df10<LoPn1&PaLsNhzg#~dz{dT?TyV=d5U)d>{l@Ifb+;Rz&IFQS{+0d49T*;K
zpc$F$E%p^T$)`JiMUfN4S>jyrQgM}djd-)jAHj@&x42XM&)RR?7!}3z&lSgslS$Oy
zG;t=0)#T=#E5dWaN!cj;fP9r?zRG8MH%T@+?IGVK`Cj=yDEU#z&x-ry{zu90O8&d}
z4>5>Y4D(4RQI7hOPnO(X<Te5Nmx@N$JY?$bq5C{>nMiFnO!p^}`T0P~TP5En`98@z
zBtIsZy22R#Ims_eeqFNB8IOFwlFa95ru-!0oh&&bxr5{`lFyLbTXKKNgC&oVJb}dZ
zn=H<ff2I8SQ;+$rlDw8g_;q4T?)-8z%V%`GgM59?a9oN-aw1Q1GEcrmBHV}K-$kp_
zy;k8u7*@FNJcC3za!AB$F1dsJyGiaX|GtukNFGZf-w7nrn=N;vn;q#bm;3b!S1sP5
zaNEUS$^9|$dGTfOZ4&8yB=UzC<uB!Lb*o!l>KP~#%hjAjIKF5nyNKOMm|kLkagaEH
zMEG)Xu2?Dmi^bz~q~rXzDBPXm&&8c2{CATuzm@zNiG2Pdek}e~{{J9h91M`8(Q%IO
z%_xJd#na^9N$e#Silrp3^DxoqFh_Z2NM1l9y^AHUl6*CZaO>s1RqnS*zF+<iOWrO2
z-$~vt`Arh#e@8qd_oJfGL5}=Wa64l-tBd?($)|{2NQCPp_7S7<A1IC{QSM13&ig_V
z@#aZhBH8K^znU`gH9Eu*?l$?~D?T9qUy4tQR%iI{74A*(1F=To{wCt~Ve&z<HRL>o
z`SN~C=7{D21?0Ap+lvKa4>2kZ6#3MI>2SRjIYYciTp%tIFB4aaSBq;!?$lyBw~6<N
z+r@{(N5vP!S46&?WBfmfpNM}IzZ8#(+}*|S<{L*~Bgr}9DPn7}gP14w5UoCmBFQD9
zxz8e9`z;y!?HE44XTBGT<~|E~q2x=%RpOQ6PsH`&Ch->WPVpY`hrTKEJB52eH1}ha
z<2A|Lg2i&0`!e{6<iCnvh_xagQ7}AySsSK_S>j2exo;yJpLsKUJF&A^Af6$fEe;aP
z#Bt*J;xv&Dx|r^KaiO?WTp?Z~n)^S(-z0gnXzu@T=cY`icfYt({IzK20q}oT@{8gh
z#5ctE#1F;4i}qVGe0auuFtIgE5z|EKouGdcvANh%H1h}e=Si;n4Vgi5=j%JBGfq5T
zoGxA{n)w65T`YN-Xyy@czgF_~;!Waa@ec8B@qTfq_^9|Bkq-=6E<4ZIC;1QJ+alj{
zG2AEOU&XJ)uSG}q>m)H<%odx9W*&m{`0$tMo+cKEJ;Xw>NE{#z7DtM9o-##pxoGAq
zNWVhzCE{h`l_DPmvmAE*V!tJ`P40J!KNo)?^1(6V?Gm}`kFx!i%wEZ_if@VbTQW70
z?YCsOrIqoqciWIl1t@2Vjm4&7E78n<VDBusKs;0IEtZM{#Npy-@qBTLI8&T0R*8$n
z)#BA+-EYX4c@q5Yk^c_yLD7CY<_XF6+c7UlepP&3H1jCf?YCq;mHQ#_h<Hp4X+9Db
zv&4qt$>J$u-Fa3wxpRLZuS1boBAzP_6~~Gb#Hpg0havtv$(7<#afNu5c&&JYxKXs<
zlDR|jc5#Pj=4r_1*OH$W&3p~+uSovA_$Tpg@gwn|_?h^XSofPU^)&Cv5V=v2_4H%E
zDRYLxpDot?rVMv3GQDx)4}C*srNUhyt`*mb+!W6A?hwuV5Aywze<eO9J|#XQz9jAw
zUl+~15a}F{{ISSw=gjXL(G7cYikKzZZ^tx~+(PUu+Hc47l3XbMtKW>_R(F<Xk$9Q7
zQoKg|iFkv!QRL=$#=lRr-;Q}$a@}vpaQi&Nzb3vdz9-g*e-pnFzZSXSp7Arp#$r>k
zrPx;Fj(mncLo5<Y#6e=2I7S>VULe|U)y$DRU%W)TOk6MCC~g(Ei4Tjv7QYZ{MJzfp
z<qe5xVwQN4c(T|^wBM%bEV)4JB^HV$Vt;X{I6^#6oG6xyv&8x0Lh&+jrFf&bNqj*3
zrTA;{3Guh$^P>H>%?Fax@SBd;FH1a0JXvflo+_Rto+H|C*-Vi<OSIp%sgk@{q>cvW
zcdb}0-Yjkt?-cJ79}ub3f$?{X&x<dMb-#H-tq%<UsrZFhD}F0N=Zy)MDrSmQ6T$c`
z#dE~I;uNu5yj;9W+$7#2J|O;5d_jCg{75_~{zG)|o15i0NjzCRLp)m?FHRCK6IY5c
z@ec7R@fneNFqn`1R!au9%Tlf{b`iUY_S-6>Bv*<Ti#LkUf@RWqSp2nUzjgAK<YVHu
zVskvaH}x;p{U*s2xtEJn+`;hn+akA0zFqu<_>j0qd{+FU_-FBB(SBRReoN$Ax!3)M
zNJ~6;VE%2zu3}HIuh>r<DUKCqh!=_WTO!LO+i!`im%L51-w^qw<cCFSE@650i|>jb
zh+l}cVhUbAFnpTWOl%=`6uXGM#bR-&I6}NYoGw<17mKUKtHm3|P2x|*d&Nh^--s`Y
zd&R$q?~9*_Ux`V0{lfFBCsKzC<u+m$v730N*jpSR4i?9X6U3?F3~{cwK)h63E?z0F
z5!Z`1id)5P;@#qX;)CKN;uGT2;>+TG@eT1U@qqZTcv$>W{6?hGT+=SZEU}5$Ol&2#
z6Z6Eb;+bM^F)9uehl!)a2_nA<!u)57vqdW1q5BH)YH_VtE#54~#5=@aiVus=h|h^{
zh;NA>h@XhZ#BasSMqYUuh|R<nVmq;ec&6A}93+;Blf`M`Y_URICax0Ki#LjQh<A(k
zi#x@~#K*;##r@(t;sKFbjac7&DM^OKbnz6iwb(;ELmVWQi4(-h;w*8FSS2nNSBh7N
z>%|+zTg2PMpNqc`9~FNiJ}15;{y}_0{8T(72Ag>2oh&vLn~QD5_TpLMIpPR$j5tf2
zBQ6v#5!Z_A#M{N6ic~Ab>+p=YUwloZo+<i&A|4XI5UF^|Tt_iWY$)c65%Dy!lSt)M
zjDL<u?NpS9i|30|L@KDFf0al*Rg|w1sjiChFGQ-OqWou(nyD!NO{9V<$~hwSP*E-x
z2Z)2kk>Xf!k~meoP@F4LV-?d|DN<t<<r~D9c!x-xRrLRrNYz!8pA)H^it?KxbyQJ4
zEK&m%<&a24RFqE=sgH_s2azhLD4#7-^AzPWkqW3NPZg<Sit-|ns-`GkBU0lO<*g!>
zN>P45q;4t7yG5#)qWlMunxrUyEK;Eq<zpiCN>R=fsXmHwCy`pDD4!!znH1&WBDFzL
zt`eyYit<(B2Jt45I-%(QGm+Y#DDM)f{fY7`BK18{{!paaC(1`fYJZ~KTBL#}%7aDf
zd7?a7q`D`{YeZ^wqWqvptxlAGC+-(t6RFpU{-20c??m|<ky@T8w-c$%iE^1polcae
zid5}H`6nVCGyO|?#xYGa@o^h4M6)$Sa)uGHjhHWX7ki0?Vt;XvSSF4XCyUd>nc{45
zvA9%RA+8qJi8qKF#jWB!;&yR|_@MZtxJP_ed{KN|d{cZ!JRlwtzYx#Yd!$B`@f#vX
z?*EQn_S66Ot7ZQmrI(#+80-;}r5MDeiywSG4^_PJ!}@XE6dpANisaL%2gX8lGTd&>
zN;9Sxh8Y55<G>o2f#2P;d=Az+xlXvf_+9+VT*mMY8*Tzbf4<+Gg)(4_V7|=H<~t8|
z8wb|F<sAco2rW9S-$ju9=@pLg-l;P^JUWV}w+eO}2iCwHNYC$J{g%PmpWYy(HyNHx
zFCE5~kNwoffi-YPCn$8lyDocJKlW>XdfUf(=gIU?Me+2u!Ol4OFg$+W1^?=#NB{d^
zjtkcn?+)N*5BkwOB3k#7Zi#D6H``t~e)!AxAj+2wH<k}Ssp92(26hyu0x-vFq<4lD
zK<3E<KVSXD4(vgCe=t7YKO2t3E7th&B+{c=6HJ%l`LY}=o39!Ihq~h#S3FiC-!9z>
zdi97Tj)LyJdYsX{04t#*k$mIq{V&MR@7c2_^tPYg>qqNl-`2-u7}v|*6tzRW>^JYo
zh~`GCqZ#X+Gv2CQy)Aj&c{!~%CRL{%47k<BfzNJUwY|9Lvv#XGM3c8B-SSdx&W<~x
z4c51hX55&x;o9QV=!;LB*DTO#SZU^lq&G7+KM$SAsnH8cGB?btNew4$URUzS;Xqc=
z=i^s3*v!=WtjeTL>-5N`z-hsf711drsn9_^yyVT2to3&s47#mr-mlEA9`)8swSgTk
zp)_lt4L)ZF^hqZL4*h*)pk3h9w8Pnf?T53SPSKx5yGGB7mepp@b_z3Q1>jy*o4fQj
z_&swhx%Er4%4&0FKLefNKY^{$Qo0SEMfrn$O`@kjhkL#3?FZ{Mh9+qzZLgP7=pyHg
zQMI7~dl2@B3H4dlBhYi5emIn#iE<X#^a~EG4R!q0zL#nXx4nfjvc{4&?>?C720A|Z
zS?x-mP4brd(cK3#GhJwjpLeLJuiHMYB<<kkZZ0&g7kzf)%IuB5J9qa<mmdqbjW=v*
z)(~3Q-(Q(^i_`7tfu}*IbYC|;e@h^^u0=F?W25Tye0N<qdiyb_!JUWGo#ElM_0X%n
zA$YJjc-z61Zu@9KNeC&YtY6t|Lm<7n-ul!HQ25_wK5DJgwieM-qi@%S@-q)N${bc3
z?$|wgHryjSLhE1pBrxMowdpH<eb`C+Q*Ai=-oxps6Km7cpFI|w@$|89=~Ktt8E<_O
zX#Lc&K<S@qv!8tOSh)4N=%(n4#{x52e3Bl>Je;1n`<Qc0QFH*@f~8L%OLvf_^Xk6P
zrqqp2$=YbWO+WiZ7`f%IxG9R1?i*VhYU=cwfVz9?SSIptN^gxKh5H&t5AQ?F`##Tl
zt2X_e_p*Xp`_}Yxk-k%0QyO&Fm(->gh7PB@CAHyBDVu}U)x}6{#?YGA=J%=T=akfj
za<AOiXiL_n^s^dnZd$^6$y%Sh3EzjzoO^EeM$~by##^2~7!HRI_7Cp>1BW`SOxomh
zP2NI1>sc}P;HvccXpyN6U#d;tmU8gwuye?*7p%Vha5nU=r#9S;Zxmn|Q@c#Gu5nR!
z>!E0eXt!wK<{#PWKDDhb6RqyI(H7C*md4RQ>{g>^J!9{HXlNtTn^+qf@0?L)T3!-b
zUSou;$@(zLc2`^z4faF5jVXO>-`;4(78fln3FnlFcE%P)&FjP8Y7lFN+Ai6)`(R2s
zz5#Ia`_RE&ojznQb_Ta*+3!WKm=;A%xBihO-)c)<uQg-6zc2G(diK2s({qDc8k!!1
z(xS|`q664c_8dzx;XdC7$q8=BJRHj0o#mWWT+=5wzBE|fA7}8;zCh%p9r(`X^%t~g
zA8oMVFCVb2z8bAyxw`NFs60A0${yb1!_lKgjk@pNd+*K0xeePJXg_9eu>GRFPWwrF
zvo=Md*_)HMI0sjSbDN`eM^KK!w`&7s$un0Sb6dY%8?N|i^tUKYS#5Yis5|@n{;cAf
zzQH~yL7&nO_MQKc9f8<ai%U4tOu_%v+c*k&<IR?4-Z-@TgUrp5O~Xr^gKL~E&5|}}
zt(Uv$?@xRchQ9lpcj`yeK76aTa7F${&7x0#IP}oB`PY7wy(Mew(3;D`k!W%B+av${
zwso{`$;Rj@A7yQ1=>sTzQ<Odsxh~pzW~kuuW5LliC}lKQgi@|3J-jdVqpVH#JaZT_
zztv2fZP}I4k+q@OJkwA<uTbLLt}Z>e@9)qV-xD_)@17KL=3>ZC=i=jyyi?UV@D0;5
z;RWsQ+&_Ykg`NiqpEAue2uFxu(rJi=@0W6AQ>ZhOKBt^6p``baWN0eweJ(aGDep7P
zK{yA;T|<{J^tQugC7j((=fNd3jMn_wv~nq%+lvzwe3%r|6BYoo0Di61tf~r!%;M%y
z=wbv+ayZiqRXXVqlB2K(Qcg!<mZw~V|I1RoM7o!yaP`vClr(r=nlcpjC4q2rM!VE`
z6$o>liLaclqn!)4@s-n`!d@@L)p@DTm-z4WG&#UEu%E$kV4D`6&#$KE>AbZw^R#&s
zdu@UBA&P&Xcm{n>hDn=&#GNzg%XM}vPrx~gzVA{TfqzaReI0~L<5Di?Y>HfDp573-
zIi(C-PBDjKl;RB(x!%v|XOe=LLB;X?DY=*kWl(Ya07_h)kv^3{2T}}S_L0unt|y)e
zF~cZ%Ker7W8)AN$zLMD(@nlR7)31z+GbnOZmgjp1#0)B(AH+IqjahWYVkmJp(gj9>
z4tFEnMu}?Xjr0PfOlWi;%=65EMt5U52~)@P-{V9)@e2GvOD|_$#<vs`r}WEMY$NiO
zN%~o=wIRHM2QWoTPi0&q7Gjo{-Z(D)ogx?MIYZfETHtYU)`hsByq4KcS+ENKhX)rU
zo%)XRXM~_Rfy(8CmSs1gWjW+m#GDjz(xCO2x|FGZIQg`Io0*Hto?<LG^{_(Y1FvXr
zS@`ZNEyt-@9$=Ip7bV|ZoX#}<169koxETp$%G7}DQ?-oqyk?aH?aI`EoV^C?J%g$1
zi*bqT=LOD5FHFCxDAVPHod+k+R_QTPp}h@R1rO*pUg6NP7=|7syM*yTp!k6&HJCP+
z5j|m`ZD8YaT8dz>ft_GnPZ=_8D_~40T1FyC&x^M6Oa@4R7UuR{70PG@NOl;((E^%k
zh$3ShPB053|KM_)7lPQFjJwSU?lv3aj=1q72R7`hCwdv{c%lf#l$;iOQp013jK<rH
zSnlDmL{8&vPM!y%$BzhX*p*J?8|z3yXK{n?EJoVIQG^?oC(<5i(>Csi8$Xx`v|pOU
zSevx_kJ}-@Eo4uC_OB4ftj2@A72*_o@j^B~hViGNJi?^%;16JP6yg5@xSKljl|FHO
zjgJ@DtKNGcK!Y>E4eV^5*CB;%FtoFDIVcf=5G){_Z9(B|6JtZ(2*YzGy@ZF^grUlr
z>AwntGVEIZw;&$sVQ?@4EoX8Z3XCDBY>By$Txbesf@cOr6u!zcO`FAqvn@3;V&R{J
zF=^Anvp^drB3|_x@+{y?^pZ1K>^T#>2qqQZ)i9lAnf0J$D-3!h!F7oy0xi5eNZ;0w
ztrhrhT)qdcdtsoEwJJsnpRhrg7Ng}uPna2_<&Y=Lj)hQp4PcNLk!$L*VyV&C)X8(d
z0AL+MXADsT1N~K@7%hJ@!u(K-mRe6(8l&YK7!;H!#C1W8Dx*xAtF$4^jB%ne0S1AH
zDr22Mtb&1Rt)($q_IU2Zo5nhkm)X0r6NxB{Ib&Led&0CBE!+SFpP4aQrhCHd*b-Q{
z)d{CVaCI`uvouD_HqU(zz}-p+LIiM)O%AkhwXmsETAFym%or^ZPnaF+4oeXX>XaDn
zxi5{;GS+jy0Px!0#1*i5?QP;VSf4ZjCK4~hn3|^Lbx#P#*xI~SHr}=@bM*(polOdb
z=3p|*vn~MGp5RJwEv!k>HY~WaSv_doakl1Q!`cG_4Z6g$Fi=08ZIsTv?g{BJTD&$k
zKiAjB=I8j@*!)JOjd7}h!J6>e7?dv4;<d3+#BdX2!UAB4v5p|TmN$~^h#UQ&Yd+nm
zx%1l5lAIWISIjjnV=Un{p2Z>4c-DCCc3{9bQo<&~opa`FXc^)O=`mWo_JgxYv>%*J
zqW$1(u12s8Fu1ye*M2HOru}eqfjisJn=s6e4TwA5On$V4&4rww9;3x;O~^0Nnvh?j
zH6cH?CQlv71j1`gOGBnLu^HhCCB~@<wh1w7wxJhIh%&-!PUzdTP!|@O@nWM3jyu^*
z1E+-}8qOin%qG}o7RF?}Ynw}<-HdIm42HRoUb{0lF}5-~ldE7beIRavflg|4Gg!RA
zZKQ3349-Tl9R|UPT`(p%EiZb);utO705}pY&m64kiKfI8308>d&EMa_Y%I3!|FF5S
z)v@APG?HucaTg%iZRxxMWW~d|PW|6*Tt^VR1UMz)->lb(ICrE(uuroDWS#2Zt#J=b
zYT(weJz2^e=92@%t3xBIL$qfad31GXOm&F%Rz81w=k%w+Uc-UYra?P9LULeKbqLAO
z&c<*3+4|Y?{b^8UGv{rXYzJe*bFU}s*~+xDr86u!(&tAzF9iK~5w^kj^I>JPiTmAb
zlc$>MBl$<#FEal<Ma&-}Y(r=PrF+HVWTM5F!S=0U^q{^tTPQZ^D`ETzQ(g;`2~}x~
zxj+fijqTf35ZgD~vOg~6-7pQHl#+41qIr4KeGiPyn|3z;=EsMv3YhYGdADd4*A~V0
z%OTUB9py$C5R(Jmb<cr4*C&_2{)kVu?dL>kwJ~8wR)^38@?qzX+vI>J|4>|p=k+6t
zOuVtxp>fqAmVx`Zk^^Pcp<&e_j`E{@GVL7j8JFY$pBy-^IyAmIL_4Pl^s@(NA`!UZ
zcL3)bi~=jc-QKwQ@piG=SVs^{1Frt)y*yunrGsKPg7GlpC%ibriM5`qjm{b_Hcn;4
zbeJHfKAhtyk_`#>KpqSxorG6COL9mr(_sWp0mHpLlVD&;Hg9=eTJbp{$AIlHQYK34
z9vIwxiRX=VB=Hpt23g14pu?ysX%MBg5e#N#1aH&0dpR*SppYrTc!Jl)4P5G&J8*?@
zFC$ndxSKdJ4jM%;7`BMnFeW<=7S|c~VT5-FMf!HofDXi~ms9g3M~tscz>x$836lUv
zhcjWkfY3Hcp%?}wCcJwjQsnT!!8x8Hg>^8f41z<4s>yb4YB6P}X6L20Pup>Wfvz!j
zSPr;!N8OntaVwd~nF~7$y*cIh+SJK#B8=j@0eoL%CoDWql;{Sd=aIq%C<f+mS1+f9
zLmOI_ExK`Mu~}9$P2x!yW)eYJTEW2C-lH);a$@$D%rKk_^4w_WIq`gGx8*N_WdjVd
zB<_Ss#(kbTOlfChLRmw}bfCc7UziT-!%&{dQu4-@aG}%;c_2N4#f!(Mkmvak#V|H6
z+Bu6zB*cQVvJ)=I-5e`W$E#tIG3G9S>QCCQgF%*rcL~-H;wAVDCK)HQ7{O@&2Brn%
z3NzrQ^AR;h`*7q)`?g0;uMFgNYmpmc7~TU<IZ?RvBa=<Q#HCnYWUCxyV8JKAz)J8g
zjk|Rbx!7|iylb+)h}YzH&zbNp&-x;rYG4{Hn_)085WE7IoDrv)GagHrr-#tT5lgg_
zvAhngOuA!<Vi^Br=e54cBsPLzE3Sw0MRhL0g{J6bHNswVo`SvFwDaP&FzJsV*c4OM
zPIyfcO>+b<bx$uO!Io;Y;ywaBz%fdNo+rU3z|`%<ryXT6#}ND<4a3tQ&x1*ZYS^VH
zFztMwkHH=P%`p~9F&R{sb;^YW7Z(RAM+cjj|M1IKq7?)K-BH8;vI@HY{mSMlrYxwM
zHD&fB=n{j*9Mr*g)XbqO6KdvARX#Oyrhb!5UAt#Hg>K_j?nM!|ah{tt)=isU0E|1O
zCEgY|$r1byCC}jhK?CqVIEeq;EV>8X7KH{QjMT!|>w7-g9;Q&+ThMLmNf&yUZ;)?%
zIu^RAtKR6?x_AHlR-O3gUR>xltQz03bw8-IbH_#84tZUv;%?kP_nfMkYoO51t&F%C
zW4q1>wm+%hjIIMZ^z6_aNjYw&r&%t~!(<N&2htCps|`8K&~ei}_eCB&316^<&pgj5
z$HeGhoR%27n{Hs@51V*J$97%wdv|r`M%<=_r=e)4j63UGHwKMx?*$6oTbHkL4+kFG
z5Po2Mb2oKh$JS>L=+d$?|J)^oZg$nh-iblaT%kK*p!+eRq^)yPAKTTbRXpSfH*4(R
zj;)tNA6<{!j;FepMBMZ9+z!z6XDnSKZnp?Bs&cP@I=fX++z0pHURKCjS`~x_y3gE<
z?Wm+4?%Z45m*JijakC5EDS2*Ip*z127sDMtuvLFL&ySe@dG4oyh<nHK2&=XxP&m=O
z#u@1T<+8Ev^KPEI4epnOQRl3AB#IoMS8yzZxN^ISl1gYt>sA1*Xi(`jX>gyB{U?nW
zFr?q8L4Agsc2`+7rD|d24`{hdL><+)Z|R5;|0mVn;XPr`?x@G<vldiV4VXKvd~x7}
zTJ4M~J}95NsBc_jT|&tmUpW3-THL4tuQ)KLd`@L~m3Jwaq)`!PN*Gs7=NpO=n(+R=
zREjshXE)T4+LY0XhmxI09iFFcbi}-c3#OKLiO!l`RlWd938T_TSlQ+KP6H#Vry6hW
z!Z~I0ka(q60mrH6OElL3=ao(xJYWQxec%3p?<m=eha1vo$bcbHuLezN<34?c_Zv01
zbjZj_rNf609iHezBTGk&oD}UdV9==HrBMG@KJ}u6-=NYV{m{+47*Mh2*SPmzt!xjk
zERWN*m+!k}^N#(!y7u~Hu5jGbgPyj%K%h@AM4Cb!t^p?x)+A_$ttwyKdGP6h<cyTT
z^@6G42BAhyW9K9{$7$*`b53@0ofc5a>C4Mn{cfSa;cu-w31ysq5wbVuu#PTV{D+I#
zNRHnD^2v}l#wRJB|2CiO5AI?X<UhWve~&BI5{K)(&5k>`_yB<aa07UU>pNVmq+@xq
z<8F8@={sCJJ@Fsk)z8;hpGWm3^wh`K%@@I>dxB0<M^T@DAkeshpVhejsn~16THrTq
z*;cqtxV{K4BV#$e(Zkf1#QW1uaz9h-BlZ`Eie}D<^!Qqe>CP1Ah)cxf;#zUNxK+Gc
z<T^*D^J{Up_?);`d{6vX{G0fN__fI9#`Ka!qqhihQ^{?`USeMob=FVhB90*5bdQoh
zKQ&Exn&i2XD<$)FKK=1t+T^=dve7?;e2u<8_-~W{z4AADhv5IH<j3XztmKy@8@+#s
z|EA;*<^P2kM0aBTDJ0UXFS&{2h~zF}ce(eL+*k5o$-^a2kbI%ISiDl?^DX9kulNAT
z^O5|xWTWo~;a-ybNBNs)QwVSL{J{U9{JHLh>GC-N)8i*LDAyw)b2SNNE+gS}E0B8+
z5zWB3b9kV?Y5ySm6=jYsr1|v&ww2soED(E$QE{L+OdKWh=@`?yK%6C-{s4EgkO;g~
z?yJSCMgH_;eE#kv`6z<CLwrblRD4q0BfcQMBEBa6Nqk@YNHqNh>3=5qn8-n!`I>$M
zrm}s3T>e8^Jzwo4cMuE29%65?SR5pliDSg^V!6oGJj|y;tP-yj*NCQHA>56Uw~D5J
z!To2Fe=a^KJ|aFPJ|n&;?iIP9iRJh}w0gV_OXdnE`t#=;nIW2f2f3-_=3-mX=--5Y
zf#e=ysW?F7dNQUvN-P&=i3`L<;&RdG=|nu!FTss+kBN7PMo%aFO@9R+mb=x{wOjIU
z#h1nX;=AGp;$OwXVy(#MMm!If{Svf#y0RrV66@;cI!*4K#O`7*@f@+QI8fyKO6D_K
zJWre=aupW+`P`MP5HArg6IY9TEX#1~#2dsdqR|Hmf2+6aKDqOeCgc4|d_sI$d_jCg
zd|l*|PsV#+{75_`^64-Axh{@O5wpccqSe#YQZgSCGkl(Sx_FjYBK8-DiX%j$M-=fV
zOP(QKB=QL;(_bVS{i2XBm%LWw17?QXB;F!gJze)mwtBiAlKi;1TeNz*UXuK($Q1!h
z-|Ff5K=P;JA@PWKOk^CIWHC!@DCUZMgvW60MXR@q5Ao=Jrr1Zcdb@^59xjd(t=_I_
zl4pwZ#f74IG79@D$=8b4iyK8gIb}KS5bqXuh+NY^|GN6Sek=Fq#eL!*#5cuv#7{({
z4;A*WB!4Yhy{Ji;fHJ>Kv4PlBY%X$r9>ZBZUR@+xJzj;9i^P7S)#GLLc1@Q14Dlkd
zN?a_i6t57k6E}!kM60*!9?4d3*Doboy<JaA-Xp#sTD@JbNw#{s-j)1;_^D|0uc97|
z{#EcFa!<w{G1gD2SYK=`wh&v1?ZwVw57FxFDwb^ZvksL!LYyE@7VGNoS|oR)uNCF0
ztH0|y`EL+6iMNP%i9Zu}idK);6Oyey*B2%472gow5<e8JUf08tzZCx|QkOaFv7VSA
zHWG8hh}cH#D0UI+>hmg<`v7scI9fbkoFdK?XNyb3W#X0M8gadNqj-yWn|P17U3^G<
zRD4q0Bfco^75^yySv(+qEFKoW6uI=8^%xej#D-$77!gkuJBnPZ&G@~=QgMK2^?Z$#
zZ1sFik~~AaNL(N;5|@dq#B0Q#h&PBE#h7@9c&~WB_>lOh_@uZ;+%LW+zAe5dej@%=
z{2_f}T)fWuv3kT#mE2K0T|7(dC!Q;g5yy)ciSxuu#pU9);`QPdF(&?yey|r5?iKOR
z;$Os%#Dn4y@tEl1w;a!xn;gt}i&lSFN6B5pzG6RdvN%nw5Ut*@)sn9kw~E`u?cxsc
zNpX+(rudF%^?)6c%-sbn_bFl*v71;|-`7yNj}W;Xf$=XAFBO-I*NWGR+^@j!cZ&~;
zzZRbse<%K4{G<53_>uUzctreGbnzIB`DBR=MedNG`>A4{*j22nPpm}l{l%f;2$6d%
znBH`8jyPXjEG`u<7q1ep6E}$5rNQ*>61R&x#7D$kBKL7H{43&X;-AF##1F;4iigEo
z@f$IOXK73?EOJK(<&(vBVh6E6>>(D4MdAQ)usBwnAWju$h!tX$c&WHtyjol<R*N@_
z+r&G?`@{#tN5oy?)8g+$?l0&0zAC;eejt7-9ukj={}5C0jEC_v#l~V&v6a|P>?WQr
z_7;o9!QwD+oOr%y^}fxLJYQTWatja3bB(x8yg}S5ZWHeo?-L&s9}%AspA+|suZeGo
z?}|0z-^4G)qoRWcTP$Cam@a0EO~vM7Td}=ZAodWsM~UeT5X(fXXKu3OY2tiwp?JA?
zm3X7LN!%t{eRIE%{E)ayd{TT-+$+8<z9(9}bKgh~<3TsepDs2OPZCcNTZ>i?T{p>N
z#PQ+^akaQsTqoWvZV_)6t=_r&CGQmL>YsZ??$3!<58bPh4~QR&e-}R&zZU-~*40nf
zpn+E(O~mG6OYt<ZlgMpntiK|$pLni#o;Xn~7iWp{#f9Q!;!5#qajp16`ssEm+^@tv
z;<Mr_;_t;ji+>ThZ;t2lxp++cR!qa|8v0v(blg}++3KOg&oJ|y3N$a{4jAI`fngs#
z7i>fs*T6ns{+INz;0tnjc==Y9_kAyZ{`V_qIT>|>YBKMnfIxTt^Bs6pXpWZn&v1Cu
zWsbVx=*Qz!82lXh!EpHqQ#apNac%9vYsjM$45sISA{ZXskpa`E&I^X2p*$4EmI2m4
z7>$F=I_+Wo&V_?Ny+WkN=b}uH?a8J$9(EfC)<7{L9i&Bv^_v6P+UZ3d!rTpM59>Dz
z4*q<*cfh*TCSJaDxA`uG-Ns=W6S1c_LW>UTw-~ZNz12nDdla4rroZv@u7};mfi<uU
z>9N1q!}?td2Y-4u6eZHb^eLX+ZLr%oum-L}dTYL?o^OGlKfODP64wp4$9Q@_hn?xM
zJ@CkB={?u=B+rljkHGlD-P7j#b+|mEa5jEU+d!bi3Lxv5$5Sx=@@+3loG&k*y&n5v
z$LUo7=9qx=evA&6T}6Swdx}G_>^w-@rzmekdXwSEv5Dgp^X2tn*?iR+sBMS#3^#k&
z^tyEGntw(lar}@Dmmb}__wqtdPF-F)DC#&iC6?{9csZF5^|s=O>u|||Vo2z4=~wU8
z!7Wm^HZMs&7)sw>dfMyhhrcbHUfS~Y@Yc}5Xl9RSpv}-jfiO(H+lo`(xUV?rjr^mH
zwsk$)xZ?R^S6$<Dcg}vW`0yJ}&!IK1cb{HbQZt|=^m$e&uQqt@J8uLc(AaPlwHlCt
zC(Jt+Q;d-F28x>A8nrS-6=vM^5BdcL!WsMe&nBGYHSoap{$BuYH#)U1qf0R9Rn$Lp
z47^E?esnr#7XOEm_@2b&GSy%o^GYz3(gcE=PM2{%VVH2z3lKt{4g>do`bJ8b&LaNn
z#21b(KRN8?v%#3_=k{6!E3^)nx2B<#T};gh|3CKL1ip&u?*E^;bCX<>kOaa`fU87g
z4Osw@oe-{w6p+mYlzp>oLReHt0MVjS1p){O5~^0IqD3BSEk%oK-LRmoJ60`%5^Djq
zCZ^T@=X2(B?!BNq)~C<w|9hU_>o>1V-rw)p&zUnbXXc*yo<~@SQ1D{<1%s=A1ou4r
zht&b|iOW;)cWBriRtLiPUy?K)|Cc3gL-eIdFF?L7>F@Xts{@J12UZ7;K?{}OU+@OE
zg7W>8Z#Gs3Li|Y$76|sjsZKBlO0v5NvfIPt2FaPjf7slVp8VgFUmb-ZrSjJ&w-=ky
zy*RZ$(c65HG$OSgGIskIpOGou=+l=zmqSYV9o2sHyO!#^Or$^6a_n`RGUl5BhTa1`
zttIuhjP8y|H|7G~4n*MlIegPG4d$Hy<MK$P<HLSmI}cjgrEqo+nYk}6$HPec5xBcG
zfqNjcN7VfrgZMfvv{9?)o|BfD;-xiD8=Y9s9pPpq;xNR0dLRG2eK7VN{(tkQ_uu~T
zJ^|nI<HLS@u+RA+{P3PCKIFF_-dh#E>G~{Rz8NX*Xw<@Nyom7Q5|YOiau|qilOSQX
zF)<Ch|J^&Kt9%cF@xJ{*JOg2>vx(-Xybdn0P5wbr{wzdvlYc1ApMBhHiTM9tD_IU=
zPQae%_#fv$G#f9dL$JHf7=j(sa~74FN!Tm_-0|OROoG=3d;;P-_`xTf>NFTCosyj|
zLhbr~*{;o(vF{VI;ErC7EmmVTf!$aF<}d;~OA^1uhue%k`v2x~=XL$}=5jybz?90i
zgs}GkmaztLm31e0Z(UpL{W4+NkDvv-Yp40(l;(g}k3j<d)aRHs&1(?$ruXt%<zO<8
z>tg<+neh3&(-lvdl4#}x$1kHCTV_~OBsGCEn(W9^=26-yo&GY}{#4ia<&?kuWRlla
zbC9FcG|k-5xS6zZS!r_ecdVbR6_%r6Pnm=noBsOk<(0>ekFMn$TSz%t7Stzhjp<XI
z|E+1d(Q;~fDe^JPKl>|UM^_W~=ggiuJ^26X^~24vx9fjL8)>AbmdDmxk4^E79zD}a
z(c`7w%Km1jv14L1R~3&fr2WGu8Jko6|MWcFaNOmXSL4F8@T$-aNjE0`Bw=;%Chz9J
zt?vJ-dAV`b!96b_UWJ}?njXCe8+Q-)xA@I7GxcIFo|6_+AbEIVX%3p<m+`?1oVe}V
z^K9$I`7(Zk=)7CD{i*9<N2k)7esZRHwz%S%=l377E;ipSaJ|z4v4_}SjEEye-nAK?
zBXM$;c(usEH{Gun*NR)kd&S-2W8w?qLGcao&*BlWTKrn%_wmdxS<Ddm)I#?x(X9Uo
zy|eV5qM26<_sgZ9KHqOP-SHr5=F=janNJJd%%_EZo8p;ye$dVQKJY&j&&=zC{-kuX
zUMKW}(#<-Z(BGGSgoOT$bTfYs`I+@L!7zqb^v@yjlA}PnnJ)|f0n&$((7Ew_A;)86
zs>psyJuGI69mLKepYs{6w^$?&5>0=AKOg%Tjzdb4!)NkZ(ew-GH%h-*EEl(l_lWn2
zd&I}ZXT;~lSH;)Gcf}7xK0L7;rr&_(K^8Rq1Z>Q92JJl3Z0Y6^818()qQB`cpn1Lq
zhsvE#Q}pNKIGM=&aA~pa3)Q&W_UBcG;p}l}BHfIf;oe{AaM&KeOCsz4gWlJk;ax4R
z4>^35J7wymh118+oHK2%BYEPaN%N;Jiuav0cXGTsasI?P)2A+oclx%=teJDB+7uTQ
z&v$Yr&z(JcDh4`nxlWruaW(?s4xBTwxOo1|NehdS?7zP88jB_}?aWwR_%Cilw>R5a
z_|I^7s5aZ_;poThT<kn1-xrS8$<y<l2RFO%_;R}lyG@(=-Pk!-)^67C0yyyW>?e-{
z=nxqQ*9bbgfjM7Uu1m1nI1rs0gn5U8HtRPNx|Qk0^;WNmbFku6_{Hb@9&Tft)69IC
zAL~Ib!EWO~bU05iOhKFVD~2AQ9^XH(?=!t*>^8kyAlo<)ojFLaEd_1X?<dgX)0=?A
za^c4Gc+S}L_-@t4foM$D@EUA4D{g^9e0pn<9_z>Scn7!X{Q@%MFfVTTIEOh$*KYLV
z{;+7ntwAN{+CcJSxF;lAuYVw1d>>@K+<5<sFW+XA4}Ye796{Lfy$l(}nFp9H7uWuO
z<sIw}B*tr^-B>nmWL&p&W+A;?IP%@O&6nk1+2WeP*@}a}v4Y)fdUyw0P!Nu7-}eqS
zziapI{!7^Je+N5ZqRH*_cd)}Y8avu)u%ew*7Fz4Bzr0C!bE^uks0>!GHy9h*onS-T
zy(6?Wv@z+93|P=k+vsjcf(`9fTdfuCpB1LB_ufe_uiyOUCh6;2l_za^Wk7O~(>}1i
z-)EPt%rF+T2dr$h)s3_)55jhHVC~sOPP;nm-SR+HFqDqBy-uLj=0K6Pq+PG<%0qR^
z4^@X?7dRzlU4*u7X#v`)s8i*ojz6|F%{hK-Maqd_;*Jx+gvAl3^~RcDMx&Zw$JM(V
z)p$cT)_57~clSHy_AfjZEIhl`&D&TL$Zb>;=(rjFF8tkG`g;R>e=pPRn~2nYj?~^f
zm{N6XU<WJ|XC3!aLkBh#)vs|=TGqHtCk@P~bql^cxaWkMJnYzCGDEPi?R}Qy)v0!S
zK6J27MWEbmzw>t$P27SyWv#X(mEY2gwzZF~a8J0Yp^7J~Qd74UxfL1ZnMF+^^~;hf
zybk?N-m;=z`T9_UNalLy_}eSWL*8-En;J>j0Grqq!2+)=g#W>^ky+cTRt74Zy6Xe2
zlFNcU1M5@Ds<M)|pdRy*x;Be6tVvqauqNS?VaJjNCl@7_IjviLwYt__zi0QbV`)RS
zMC!p(dSF|#NGRfzZK?_8UUV!uc~gxyuVVLrV@VgZuT3iIcPus4spwdn)T?1lFtycJ
zw|+hJm@_n|Hfc-48gI>Vv{k5I7&eJF)da$uYFxB#!<xX-!eee>PHmtlTpM_TIXdfD
z0;KMqRU1G|_mf9W36MHn@`GL7ieR7n3-=z(jHKL=Snh0YUsNxWT3-H;3;XMJx7Dk0
z$Kv?3n>eruQhhX1AB!g}#{aY}58{79!KVkkEpOLjo4eI+uap+SJBA(mxV~3*xL!iV
zzIuVrk^*i|w>r=<;Y2VH{0y__KTC4l>fjK!+Di?tPbe$>e9A8~E9#V2IL(UctPi30
zd9b2g|G0<#)O3YgkhCQPo7(G=>uiQks6H*er`%X{XVuLft!uLvULSGGGFt`8VBtD3
zaK|P8%{|X4-(W0kCm%?ysuOg}v(WR<`<mXZp7(aWrz5O=3VPgU1KI!f989BS?NE|$
zExdx(n$ux@dg!4AMfJC3+_44rv^S;>I}kb%4Cc0)j`FUp35FZg1hZOwweqV5HQwH}
zHD36p-Gh$>3i}^R>CdCI7UxQXngBvvj}R_GxVa4B4e&#Ft=+ysq__P<(0Tn}sA^5%
zo~kve4Uc=l(18Z#Y(cr3-dX6MEpOMe=Sdn${qn$s6W?@w_@EPR7`3RKvHpz@C&S+K
z!;yE6E{I$nc{bAjNIleH*nuScA9Wzmq4+>B;<O)opk76tJGMna6%Q6&mbJCUMLpbJ
zTWfHwt@S?JP~%M4ir%><l2MyjfbyrhdG%|Z0>8f`An%0(4<DR<G_WPTyw&F9qLy16
zUWtm_qKam9*120~A=|BTLiNg?_^?$pOhq%dD5;!&b=I}oQm>5X^zZ)O2==qX`<lRd
zcJ_OHj%G&QG1jv;9!2@ew?%Mf;}~r!3Lwu-18Wa<qWcz>`_`h%QEn%9Lj<LD-24ob
zJKCRn-a7F3!Nx~Fc&J`QFj8kT!{2D?>4XtF7xf*!CX!hj_zbn~$hsw{Zm>ex^TvV4
z4%VR6V)@kH?B}%hJ9GNm!4F__djW3Z{{1WHuEgyj^%-ba;7%2?cO>1R0)K>q*PQoW
z&rRg#QJx$63~m9Mv-aBkh#rB2UIs~5!#~iF9)0;F154e{GU#H;{W&J`f=OGMMkrw?
z(+wr@0nPpx7EJ2T_#Cqb8??j!z$*HN3n}sosbI&k6tgMj&W7lPf<GpLNfE*gT>&pR
zma_=KAipL{a9Q>Q{U*leEhniJyi1dQhW{l=4<g30qy)%IlUl*^x}^S)@tas4qv<!X
zKQN)?{%>Nuy(iq@|0c#E6>Nq-1n4)hn^@mR6V1<LUImntx%2YqvKL_>!+1tihNTQ&
zW-?A-j|t<{bvvO*ZujWVYF~3ei_J~jgY?|<`I8r`o3?^#4<^jd2-EgaH9xvFft1Ea
zShp8_S*A1$$n>+@VXFM_)$K#yAi|}sXW+h6*|_PoR4-sgMN~P2aR*UdK$Qbt_d=@t
z%q)XOy$4eZVYHPo4@SK&qE>=ux%7n$I)rK>hC=DrMb!(SW|&{;e#9T?hGBe{{%dAq
z)IAtZrSFZZhp9dhRhyx`(w~j0MO68traP2LT|@QfQS|~0Q!{4Hfzj__J>Ym04~0-+
z_1maT>p`V`@ZtPLle3>PmLRCnZZjG}8tpemE0FdVYOoUE`=w=4v+)K(tB0Q$FJ^OQ
zz;?J1u7+#6v6*I6E{K?Z3F}}~t|yp&I}2^paTs5x591LV!M@cH!^-qS^fl^DR6mNU
z5u7mTG#2NM<nO)<q1L|?!V8FbjA=Z>uf{U@%4IeDG8aLppl}rgE<o47hHQv8l-Nvc
z#^hTe_tmjB_TOymKvTu;2%&)usn~opFyDuzGky0cD=-G((kHQqMx6=OY0NTKV@Ilv
zTjcJs+1$d^S;%b=nlO>345H+lF<LT`YQW@v<bGkJJ!GRjW1}^&!Q!Lx4G{adJI3vT
z6U#Kq8#Zbc1?KoQga$Tfe007z%4hUR?gAUVUNaRqn*yVs2cdxt8Xujf(;!B_#@%hB
z54O>-u+h1ST>~3b(M@wPYA%~=rOPk0OyRG$(YdCb$(@VYHD$2)sI)XVh*58G`7xG>
z%2n=6OLKWU6ZHc|Ww7`{^T6@LRQGn5-(Q)id|PXxW>R3C+dybwgDQIShY@WL_MakN
zDnq%Co2zB2=?uQ?G@5`6`Q?=#;xQ8<%Y^XdK}gzZv;_YSAyk%0=eH)*c=-4seSN+O
zxfUTkT=4vmdrim<@bPo?b;oq1BAkI!cou%-^3y3(wR;iLRBaChW_B1t0~<8HWf*l8
zqkrM@ODPjQElbhQqQK}EL1<uuDte<GDC7OnGS)GZ6BZ(%UmIUv4c#v%zYlGMp6<>I
z@KY$0(S1yx=gDIfn9)%P4Q$Z(ax!XnMlT7p!=2wmuh&A+vneq8PzVidP+QJ@D8fj@
z@!PV@lyeCJ`sMWXTcA5l-@rdVRE`Pt09^eR_jP!G_pFKdsS;jn3dMiRtO<Yi!?~#!
zW`<MjIt3wrLIg?|n;n6v5;<<)RDbRSgV%HGyJmF*+#TcQRG|NH)`Xp60X0LDC^+K+
zYQ30>D`^X?YrvE)O}WfukMB<NOt1ziXp8!2^oCu`WWPq7d%*%WW|R?75XG#{(1cOY
zy#C~jW^pMR@8*6&jG7gz4ohM-9CQry{COO7gPcv4zynJoR2yL>6nc;xZ5R&|UH{A_
z+8Ivpx&k|mJ4z|^!j9<<1mpUXJt*Cb-Grh*3(CHiwWVylXhx8^eS3-s-z>qrCDGA{
zqX|E=5jHcL%d=U*#HG!M&Ndr3+f3+;G@={tQZS%L^uUe+ttq9z)J^GZHZ0wUN}G`h
zXS4FXY-YyGX6Jh$t>}geD>58O<QQ=j!E_Pv?oyipTGJ+P+->S`w`m)9#Eou@%NaE!
z8<cYVCjVfZKSIVf`G?~Cal-o>n_;P6$Q`9|CEHONSDYQC@xeJg%{0b(#OsIh7$pLM
zl`%?O+%?g-?3U%&S$uLAc7)zpN`XHx!5r->K<V!+4dSB63A!c_g{QG&Nd<x*uESI)
zvBVU=q|~f?!MebmRb_3M7s;Z+nJ72nWyD_WCUFX%8~4#fBQ-LK)6)+_AzvOOKN&ZX
z*#xTj&Qg0knK4`8N*js-zY<5MB#Ny&g$>62V&ZP=PT_!YA5QQ?Zj&1Yb^@F~Xg0IO
zHRg^|JJ!Q2rjkky-S|@uW-$>hvBQ07C586JeFV|PxWl3=1&*;%$oT+|1Z?yYe9rTn
zg>EH<mwe^gN(%gm4&jNnj5w0`96QRpy_5pSV~D)0k^)CpP)aH(T<I&Nl@!bv#2HPL
z`0h(9X|RSyF;HECb}?YTx3qE>1P(sn{t3XYf~x^hWW;gA6zrxQC~yig+JT@o2-6M}
z?l$h@hzE`P($Y!_5Bu(~0krafbDQAZ7xqgD-brD?x5SvZ?_+w;C}N23zO<6UrN(^(
zG0C{2l_|{e-3h<TUK;DBm)gF`wnu;i*s+F$TS?(HUkOykb<Q27aUF6;sqK)6Zo42v
z+v^~*&s}Re6cV+)4({x89JczIL11TtJ8{^$tJ9fNn4Jx+5$kgc1E$Y4Fdbnu;rBVL
zkU)VCVK@zmF4$q+-i_;XSF-C(GeIt03i#b`ID3%aX%+=cr=jr_97%%R14lAgxfTLD
z2iysE54gLgpX~PCgE(fqir~~7UIb3Tj*b|pq(I}%=s*NJ1>A#`+ac^Q?js1lcg%N9
z@7U$Lvv(ZE&NO3vVjhkT4pSj^%%LRwK7o}LD2y}i;|RY`;3&lU#JJc+D%ug4JbS`(
zCgv!@?-a$Qrc=BH2h$ZPeCjL9Dk=C^wNbXS;9%LV0$apuN)u@cnf-;AZ{}hz<0!Z7
zJ9M_4hcbK5670BT5w~JT-ldfk*qPvN`xJw-Q|<7biAS)T;1pi)m6A#d{?%?2@d0+m
zC9AO~LQc%fs-&zt;BeayPdh=cLZwklf+v^fEGe!0?z7A$z{_W$-|Gl=LKEw|dm}p~
z4<d_4UW*-_j#w(^*qJ=$JB}q<mWT4+JTN>6NQsDR^R2!s!DhG3AJ?+}89kghy&)e#
zJMc`VO=5dS<EnQIPRXWuE++aIaU@S9o<s~x@*F~7VwDju-VXR@$;iVHd3G?cJxdVS
zK8oP(!H1V=*x}07E62{jY$$eg$|SpY8h+*Lm))<;BJ;mxCEeb|j;O?8?Db&#c~JJC
zHuKE?mJ86w?d_K-vC&FQ^W;{NtFSXwMp@uTsbur9hcZ052Rm{g_F=a<ER5yACjAII
zW00R>KRs16rP<htcv)ju(!4ToM)4x%U#v!*DP#i#;dr0qBR{Uru~^Y_;`H=+cg5%`
z7V@$)rOyj3jt4Q%h$CZ>M%qZWcQnCRVuQ<OOaA7YW{Z~ja=+}eq5}_vD2WSE8Vg~^
zBM5PAT!`ypA(|lnEbOUHiNo~g;eel2*%mJCjq5z)y2QBBr62bC&ce77`F?EN5ohqD
zJ6}Yk;un49vDl<W7gjq1_TT7QVvaI%FG4S7A3t-=>B}+3nQKm8zWY3L&FwkT1dGhX
z+NL<JeR=9|tbq`5?OPnzzIG&n5OM8W9M`_zKAH=IvD_AVu_M7tKm&BsCb(P1g>Yjb
z=*t^CLL|n8NQi}CH|G&Tt>bc86qgHqc~3`(xLg*+<w9Q`7leq*Wl>x%vEy^5y72h$
zE`R2_(APgcXRHfC@CY=)0td0$&Wo#yz5OFZTwUhH)y0kq5F)NF^Wy4q`thlQF^QjB
zbc_WjC0}We0GyPbxw7yTX`N`3o3n@Qj8N)Xl~j3(Ae2qZo-uKu?1_?u6NM*yr9DUR
zJFf4r3u)}eo`hv-ObB}{kcut0ZG1S{yliX3DOzqdFO2xxh_*f9WFy)Jgp-Z<9WAC~
z65nDv2=OhZR*!En8<7`UUUTBwf+|}r+7@w5XcM<h7!4C^K($w_0sYHMbg24W4QNXf
z*MK&sxCV??Bi4X6Vq62-h;a>QBiaV!a~+@6Fpwfx;Q*fBNS=RiwnrOdW*aFVK5Pku
zEFt}nmwZP^-i}y(ge<kqfX9OG2+6C)d_Uw;lFx;RwS;5*-Pq%@XHXU)fZk5>VgWf|
zFB*^&W6?&~QpZK};-a~6(QqU8H;$0@U{An04Or5JB5#E#I^hqJE+JB}d(Pt0N(#I#
zVu?nAzuz!2mU*Gr#`ugQx?!*5T!TA%;@R-!xw8s8;t^cD!K6oFgYSMA_y~If&Nmc>
zBJUd*5D*+tAu`beyNOJJLsqyG!?80mvZFZ4_>3Z^#C$j!TWfsA5&nCWk;G=>dL>bA
z#E}O8j>fP?%H3u?nD{{#2U;AdMm=LAto-N*E9%K{7DufdAjJk&`DS4Cb$lvlce8O2
ze-C!N9^z4A>!KwH4&#&5vXx7raB#$QpGGsW5u=$>xz<$0ylwRBIyyFlAIExfNXpoa
zP>Lqlk)eH}G7AOS2PlRa4u7@*<ryFco|M@R{`efjTF9&+-AzsKk1ypmV8?)y;B!T6
z<rp3jK0L%+jD{o-JOr>*F;8mQz9+%=Q!!5#kj)u$L3U>2i@4R;@#Hmx%NJ2zj~!z}
zf^CTBJc6%Z@TO;LDTTjdM=^*XTGO~wNXBlGLT97g20Kn0f=?3GE7rj4hS-Kgjx46%
zcI$@3+HT#DSlg`|VhcVA!VK()MqG;>rC3`^VXJY!n9$3|wWaJW{NWf&-x2IBX5FFK
zVZWU1%Vsp`Q0Rd@{&?{qZ8m9-B-j^IxPA;4k1;C?(SaGFWe6TmJem!$N0KrRTn2Uo
zA=tZ4Ng~$WM)ELr^n()Yed%TqqoPEU-8?K=L&q+D7=lNgxv(L5yeXp~W~0EXAuB}k
z(Su9T%*Rs`<uTaNnD}qDp@`08@bGD!?Bf8+e!3GzS#cwz_%Y?TL!Rkb!iMB1R1c!3
zJDqtj_wA5pdLXeO*#m}}4iT*lFV1}KO~4{e=e4P%$WU?hO+<(1Pz&dTO(*7biFINK
z`v7;k8!pP$DU4wL-8cG}7IXTJP*>WB_7~~6!xeLiMvOT{k6;mU<cKA%_%WyGp^rI5
zbF{-8Tx)G1VouSBF{fybBaoY(N^QiLQ#7J=I`#3)M&Qt4o+)+oNX49@X;`OkKg`*5
z><i=s+$C^$t@C?Gn%AzlM%fLg7qBNd#SBT2q2fY(1l5let!fd{m}1h27SlR?|LGA6
z`F*Dcvsh)aiT*HPoxcC{h=u&V)8kQO@${*+;aeUWPS)u`k)h&F5Bos-9ZqL{hO)=O
zMn3b?unoyUu0QaJ9)0U{<_EFUBcJ(^+J@xoM1PzRJ)j&h@%@#WfFeW1)%O@w-bmoY
zApwU25N`%}M}zn*aKINo2Y8u|i=Ktd(Y3H44Q&i!H{QE=T`JVI$+~j_&Ofl*tC4l*
zDarRo!?E)$vs=6y&riEO3HdqfFJpft&Yf;N4c@`dQ^9U8L1tLG9gcIiedS?w5*yw&
z;8my|Th4CpL1xp9L0#Ey%dxZ3_F`v?9mCG%ir?bf<sZl=;BZdS4_@}n|4bGCv9`+8
z&KJ&^JZs^Usm}jJi=mz8e?LEY_JWxU#!sI-IcEmD*teEOLkq^1M#G`tx4p9`7SBL%
z)9?xA@Opi*G+N_gZ)VtQ95zd%4PNY}<eb&&qE_*Xqg~{1aWwwp3TVNzJK;aRrT0Iu
zpBwfy9~nNzbEUE9=k_gq$4NdK`50?fR$FAkVU4t*IbN?lh;l>fHmp=uyC8JfYqRY~
z7qsr+4G()ga`HNOk-^?8&dM2curk*$FD10IQ}33!6Bl$u0<PEQ(qO;{)yX+Q*GQ`u
z=0x2tmD}wLi|Lmqk0Z&0<#ESCe`&NjHqKkgz2x<nyso~~B%5wSJQdC9m4(kK!3U#m
zhZe59`^pX-u)tZLK3$u8^K!hbaO+v#HQ^rKdnIA-XKwf`?_DfzcBdO2)EP^s{kf!<
z_bYd2=;an@gOBTkQKxN-&<5wMoXIvw4r4vFuy?^=@1M?Kvz}Tp!o7vr0j_t?Vwg!m
zV-1aDxA#)Q2t9DH_av4(dmJmay#Qh@wHr%|&-LzI7WVEf%{kZmFn~4LLiN46dpv)M
zGw<+HETWd<`KzU6ggq{$7M9uwYqEvC);U<Btz#^ZAM`kqzaFcnVdXR{{?iE$_g+N5
zx*4mhy%fyxR+kR;=1en7s&Rd_0cL%*onGB(Hghhv)=NGCEMDZ!pSob-tYRl_%{AXd
z0zO#p{{I$WEABLL*35|uu*6rm)3j+?<*U<zsgsLm&YiOWZc`=}PmI^6&FeII?wsQJ
z6DJq<o;z(?{K9L#357E*zczmS$R7>qU*w#!4BN~(^A;B8IR^Q01|MinAl@2A)W*Qo
z=i#6kdl5W(lkgelk4MhDcItoA`f1;`l5w7MitPzlNHDex;#X6X1q>AVOpB_)%NUvX
zFRzmJ!wn|z(jGIo5H;xVFE6SVGszK+dx~Wbe|fck%M^z!MMTp-#U9FOOSC~Pz#>lr
z2J{HGr5%n@bLY-l5S})7ei+fi17}Z~I%Ue#DdFMs=T4rwV8Pt^3)+Rd=5)!)3+LzN
zb;~_J@BDCEeAzp7;)1E|!ebGo^HfFY)V0$je5pHmMi?LX&Rl?AAI|TR+vWUjSMWEX
zQ`c$h7&pe?5aSH%v@P*^`OCER?~Vu)|7Whz);O*%@k2^F|NmhNq8akZh?b##RHE>&
z*n;4MRE+7&DESPwAb1L#$rQwS%*RZZ#6&nAXW9&?Ct|9;(J@8b*bq2}M4<L^XJm%&
zBMuPxz(@B>L_QHypDE4}uM<~_H;K24d_Bc@_lmp4$3(tvq5nbg4e`(75wTkQTErm4
z#N#^@#^*1vWFs+4{61R{mnodJ?Qn<m9VE_+o#HMMpMg9g|9#SFXpZ^vqZ|7FQTn^m
z|03P2-30%W()k#}@MaAs#81JvlX?aTy_xh@(#@Jp@aOvu`gfOqZ|N6EH)}N^++^u9
z<Ue2fV(BZSuN61S-K^1s_;*WxQ2zfR{W0l$gkm}PXvA_Kl>WAKJ}S}wm~?*2&Tt_<
z!hns$Y%yQ#Ck_?IiSxz9B+^|WoxdSaUn_m1bh9QB>mmI?`TvLX$D}_g{UzxKrN1rx
zFo}M^UnIyc<<2Kp)}xM?M#8_oc(&L^>`Ed$f5|2<5Y6lx#N&?^j6aUV7erG@)N8K7
z6-zIXzM4e%H6+4smHW@dU&{S=B*Hx<zAFEB#3OR&V=2RZC4McY!Hwl@EQZB%NbGhE
zqVuKq7Joz{9v^kd@!}Nu^OXVPFA<lDYe<COC~gx^UrXrM3UAgBLj7M<xIc=A#1BaL
zpCqyWU3wxen9L_#Y$BSqfDpbDb%f0m`^$f@I8wY+{&wx38PaEo3rY4@(X8=<^lz7b
zm-rxw@;pq!|1r5gC-?o*-;n+;iEu~dep2pVN)O?~3zk1s%p#HgIbx1jApi5k3&e}W
zu_WS65oe3@<!{&ESxFt`xrIc1Hz{0&^n0Z5B2lh~#i!-IUwln`TmF9*|0d#7X%pYW
zy^iHd6&s4pNTlCVY)_(G1tiMVheW&q(uYbPMIzi~a-SminbL9FG3ny8Ff{jB<iq<u
z^J^lSS6k4}k={<s6T6BLaj<x?$RD7Y9$!k6lf;?gY;mz@?!O4PO8RPXy|_u_i(saA
zm-s93H{w3=Y4Jtz58`X$TjB@e5%I6$39&}}r)cii$UnsU9@s=Q_i5<nJ`J8L_gt}y
z*juzVbIjVP2tQ2j=A{_)anh%WSBb`^6Z{uTH=n*j|Ecs1;%2c@yh}V~9DsPgmiuqT
zr^V+)Gaf*=SEU~oKN63N{KcN_ffpr)A<>Kj;BJ0l0kh@aR?HQ<h(+Qc@nX@g-N@IU
zray`NHkP^>4}i<1uM&SMt`p0}ZK7SX(TocapH_33-tWZcL^D2s`>WDl7tQzp?uVuS
zRXib9i~kTk-G9%tc4Kq-^J{6A<6N<WXvP<C?<T#s$nU2aez0i99neQhzf7Dc+O-?!
zNH^mWguhmLiTD%o7IA~PS==s~@d@HTApIeczd5j6oV!InBR(%45dSD165ki?c;yr6
zUx+m#KYwPrsbWL1sd)PMrIXzA#2%s<&mf(F(k~Q8h-1Vn#EIezahAAHyhdCp-YEW5
zTqkm-2Fq{8J)jx)fWMIYZt)TE^l{Kja_2M;rt`Y^ws=_lNc@}lnfMQpZ;cs0NlX#z
zi~OmZ{w>6_#P(v2*j2RSs6y$SIKcR3JOy4X{c@2%BhY`UI8&S_7K_)3rQ&MQjJF_{
zNxxm(F5WHPFaA<|ROC+=%>OCz_u|XqE8?4?8J9smEd3+#g!qNXcM?pO-v*K?q8YD2
zH{&%hOYW`3bHyAnUp!yzEk;B$o<lkpOQ%g~=69tyNt`Lp7HKem;Z}+_i9Z!LiRI$Y
z#Gi|1yodO^rT<1W<36}QEByuWp!g^89q~QUi~|v`O8VzwwfK$5FO6AlJ1)$S-dJod
zW{Yjb&Y~SJ_LSaN93&1AM~at-6GStPME*aPK37~KE)}mAe<I!{mWf-%?c%*6zfxxX
z?D+Cg>EE}O<Le4%$DJQYw`)3nD*dEbBmPrN<Tw%eCX1P3V=*jdi>I&U*iG&|#6jW^
z(Tq=#{-x5#i<8A4i*v=r;&tLm(XQ!uoAffVT-+w!Bi<)IB-%9{AD8~5_@ej+@ip-+
z@dNRQcvAekNQ)b${lt1=L-F*r9NWpglh{S<F4ANN)4NC<A&wF48jh2tUnR~F7mC-2
zE5sYbHR4*)uHm><x?RKZUg>rX$KBHH8jg=iw`({)C;boNtK$3OhoW7>@r3kh@gJg>
z?AJd@OcU#iO~n@CIbu68SL`D86#I&_fx`A3DUKD#i_^rb#H+=H;!<(BxLTx*J*HbG
z-Y#wv?-YL_J|O-|{EfIzd|EtxZOGT;{+9TGctreEJSisP+0gV)v7Xpa>?qP!AH#JQ
zdx=HjAaR^HL7XAdHXq|J5EqNLitEL4ahpgZG>rGS_^kMXcu@S4NGmlA|B-0dko;Ww
zKSaJzX1F9VMWk69y0;YDi0#EZv8zbCHw-^W94?L$$BN^{Y2sBP4dpQYGO<Fe6dx0x
z5dSRNH7381UL&U9T>#UwYf9QRBs<7`fOvs;nRtb`KwK<t6t{@K7Jn<gDIOAQ#c#wG
zX?}Um5@`vD<-16nDb5ye5pNS85FZl%AigS|5Wf&JVOogkHx|2!=Zlw!W5sL4WnzU`
zDLy7XA<}da)2|Z062BJf;>8L5>xp48TPzUI6C>ha@iOrWah5nwTqdp%Zxz>zmEv9E
zZt)TE8S#1X4e=eZO8lGnwHT=9*Ne8ASicrxM=@9ID-IAxh-1X5;!JUgxKzAJ{HeHA
z+%7&KJ|sRaJ}Le|d{ul;JS^HZ{l1i*h@Z7spJcJAXxH$wYxd>Jy{|Yx{Gn_0Emgeb
zBJEo-|1z;ctQ7AN?-OYOi{T#=pAnxI4~TyhX(Nl_kBWa2&$Lz_t!OcPeX*Hn*X(N}
zy}g((b`xoLi}5cMFBV6OSBMiuTI6E*h2nB?m3WJIo483V7w;196(1CLi;sy<h|h^H
ziEoR47LSO>#LvVp#jnLc1HasL#d=~BF-vSMo-5{xUBsSZUvaQFR2(f{CQcD&h;zjS
z;<aLlc!PM8xK`XC{!IM2_<;D3__+9__=5Pd__p|G@u*lOekOh?(&QSCcZS$lY%ZQH
zwh;@&^TfX50CBiDN*pVW7pI9=iC2pY#bx3OakaQc+$e4le<uE1d_a6i{EhgS_>B0x
zNE>sk{~__P_>uT`@hdUZ$Pb??W{Qo)bHsLHuGmE^6eA*y+A;qL;w*8VxLCYSTq)it
z-X@lb<>EH+Uh#hM*Wz!*C&g#QSH#!Ecf}9HkHx==Ux+oL+t{y9f=DZUtY1?xEM|+H
z#5}RP*h?HJUMLP1M~PR66U7<gEODWDjYu<rEYDBH4dQ0;7vclr!{VdjKJjVsCGmjx
zy7;#EiFjQ6Qmhqe*puZ+6q}2!#5Q7kF<<N^(#|2{4;Dv=W5h|~G?9i78U7lP#t*5l
z5orUFdZkEHh}54KY3`8vXCkd0Qco0V{E&LCNF#^TFBfU$kos(KiMUjxokRNHCeqv?
z^*coxG^GA3k#-HKKQGd1A@z4e8ZV^&H<30BsRuBbhNPK7vZ0tQwiRi#kp4YI+9jku
zRHS)A>Jvp;DWqO3(hwo_pNO<aNWEO7SwiX$h_pUPeV<4pgw$UZX^W8h5s@YbsRu<`
z9;Dt_qya+e?L}G*q&`HXtw8FNMcN9azDQgl-XPLqApJLsv<pc6ev#$@sXs2#N+9)*
zL>dC5USB**JV&HiK>808Y5kA-H6pG5QC}n8E>?)N|407^MVbMm{)9+tfYhr*8vLW)
zP^8^I>TN}u|D!%aq?JGFOGR4wqkfxME^ZTP?~ncuiI0kV#izvIi!Y0>h;NFAM7&=8
zx7Gp)>vz&@F<0y&b{BhzgTx`?aB-A4L7XDa5NC-?#HHeLah14M+#qfiw~9N&o#HO>
zVR4`MwD_F(lK6)Bj`*H<So}!*L_98jE>?^G5bf{E{6?9_)voQ+fc|*qY@%@g9c!zc
z7r)5K|IVdV%=%SmDl=~oIAy&G>iF5!Y-iy=!{KK`vvm<I=*R6`>>=#m7p^11d@Em`
zJlcZdV9=&br!EM?ciMKdei1m}m8a8B9+#evF&o~=W7uOp=wNz`HU_(m1JSu3??L9o
zIaqPVY2lh?;G<xi<94&*robUS-$(m7PPnC?FY~kcE{1I5Ky(sv5RQU2>$d=Ue0pzS
z0tm7;^}s90XnHq8ws9aj=O8`KrLdb7Z-hg9dLJRZ<?v*?q+++_<N0jkKy-R{mM0Z#
z){p0Ze0nn``0dK{(3H{ic0gvFT<qL>7hrCd?G(`I$NfJ<8!mL-cdxCoPvHQwEkU?`
zk_py>+g|MP<(oGl)_!=DkCtygWE5u}V75n*9=c3)v-QPmk7!?}=kf`77NMZch9m8{
zLa)z}9_Ow!hHUfYab(%zn!(9Nrg?C)n@taEt90!aTUsUjeQT@abw6L>zkh9&Y@RIW
zg8n(&)@h2~fc341ZHv6QD?KuJU18ZpEvIZ7uzr4I@|I>rd292E)?sy(vg;oo*zaV`
z${vvcm3f=<ZZE7XT;C%y`1S#7JC&^~oV+<R^3w0H-azY>g%_0t-?^xwRkO@U&!UUU
zCRY@ezdazc$mx(@*6*`{*LSMeg4E8vesV=_<f6)Q$1TX;<h0ExOR7rrCT(j}l)Gub
zw)~>b>nCI7k)Kt09#=CMT2_3h=>9_=JML2-JNM^QRD@ba3d)@0zg?ME@kj(8-k-<_
zbgszgxgR0+f866HC%bE8M0Li}$4|IvEoW|z{2~(Auw}-bk!Nd@ZW>V?TDreFb!`A~
z-ks4M;j)(Abt1!aHjJol@Y11=12-|$xsm50SI&Gf@<gq(WPf#VIr3ieY;Ee2NaVo5
zyo!SIR*}vXNmYTCts*SdA>?^)RUm8s$6Zjm%;R2C-2+?;{68XBRtGz{eaBS?&wn!V
zP~@rF!2MT7P8{r9vB(J)bS}%Oa0_zEaw`T@2Y;MfmS5ra%rCp`;N&fZT8(Aj%0XFq
z74;&^n|W2sow>*R4H!`FwM!`qR9){SW0jPgvY{3IPWE0|5gLNl*tgOx2psnUxp&+Y
zYVH=TZyy=3u4QCcSzbj(envt5`hv37k-Mtg`WZbtm)+lV(E3POirb^iIg#o)=L{&{
z963<!tUXYj`rgh+m$Hr#XXAhwf%PkAw2cgmbl!42vMDkc?dZODS#`#3s9W+~5oc@0
z`TMKG+s8!eY#5JKZ+h)Jh;=6RS9jmuV(m+{f$96J=WX9#-FEwPGxt~b+n#j${^};s
zmu!EtIvCzxeJSKY+Yfyl8hGgA#OY7frVdQmxUbfmUibDxAEym`8G5~qhd$04_#C8G
zkdg=Pt4$l&7*YnL(7;ScEeAeX>kM2y^Q?{gt8<awa-<!~-CsQe@^I`Eu&+iQjiw*^
zxISY|Z+iQ_+Q7i(h?@$xFw>mg@b;&W%AlF8H@=D5ANsf%O4MXJ$}(_g1fi!pC{Y8r
zoej6pz>bl?9WU29)4NC9-hqv!pD+Gpmo4ieJvPse^p3biX_2BWPP-ll(j$Ymyc`K^
z3PsvQoI9M`*)#qUSrs`q64>grIcMXj>R?LmNcN_7>jE3PM9@E)?yugutIeh-P{)pu
zwwt!0UuEC)RIPi{k0P0n+uZad<QF3W$Zc=h2ie(tVZ`n3to_qLXX87OA4T?m+-JH|
zG3?loK>oHVPQm7}PNX{2aW?*^_Hxj_Bjp8UiDY%gkg~!^b#PohR+w>qIjjP`-x*S|
z&B?_&O1bDQO^SxH4~LxN8&(vSyWMh;>iRn9S*c#t>QGL39`riR?yRcQ97lh-S9N3J
zok%yZwsTqHCLV7bi?!$l`*75EVHu!vQn&i&=RFZ8+%A$elV>H)&T-2lH$~d79Z?;8
zDKYYNZ355Car>)xnltmA8Rneah_iFtp^w|&ME@T}w$2<DS&m-l+(CWZ%;kue3inqI
z1}c(qz1aV8ujwr#X%%-ploiRS<kf&@VY|o}o`t<G!CBZ3v2hl<b#WH<yB}ARn-VK#
zJ6Kz%ELf1}pNV733UkZuJh(PeSTT5;+wJeo@+w%zi?F)O!b8m>ohs0emp_TMc!u8}
zV14(!ihMfZnv@j@mCZiD8s8IPjdO5C`gV<j->Pwg@2GL`U#M}Y99Mvf{U3Lm9;^y9
z%8J}w6=>XvM=sdl!1vXiS1r`!<L);F%4cH*j$nSLvcUSp^1|xi*u?e8SOaSlR=v5*
zta_7n;+ujVkxpePAGV0(R0g)abo5a5-hGFvpMG!khfarO2b^|u4g}hr6LF5OTAsVr
zZ8sD>Bv`dF<edn*=Nx!C0$aB;c*W>2V{~<B$jVx;bp%qdV+F3tBXQLUy*CbPJq7cg
ztWE4PBGMXX$kVlHt)23*4ocH=(m-eZy9eLH(KzpDU`8m?VMZ|T`r1J2u}%?uiw1sv
zu&|>2(aD?h%iY|IDst9l7ERtfx!fz7w0XVrVzZ1Q-am5J4%j@jtmyugO?dz4yq>jx
z`|#xQiz;y6Dw<UOVzWTi^1x)Xs!s0u!t$Y7Ij7$Pd7JA+3O^iLk-K%+vFk%&to!rL
zmtTL=I>MEU3M)RvnmYTIr$mk!?m5~rGSRH9GwEpV7Pf+mR>*1*nBlbPFylaV@V$p3
zEO|H*?9wWN7U;Dn@^Y<LJ~A@a>5sbfANcXX%}1Tzjl=-KA4>$?Ik-`${tOx?q@KP7
z+{C8v3b-Nj*+?LvEkXnWNw>n$JCCXK9Zr{E!Uu@$O{Uy`l5t7mL`$y<&VkE{=@P<{
zFho)(cxZ8(Krrb?40aCxbsUIb9_N>OxtCDn)LXCnOcOas7X;5I+|XQv3WS2@<BnjE
zb8QpccJK-=aQR@CXa*o=&6?7rg(zo9(l>~)EQzx<mnPvSXRK($8JAemhGXvFb?zU5
z5T56p;LYw@%CvwHyv?j=QzyugZ?anqC-*#)141}AWBAX_y$C6#tU?gCJBMV<JY_D`
z^D7|UL-kKod(gKH_LR$+QcwEcP8D?AUi9T>J1Haa&+Sd$`Uscu7Y6P_H6K!H3*_eZ
zW8e`~&!*a+DnGSJy^?VYsnWneT`og2fZE3hR+r1r6j6IS5kV(2=s>ERe3Cjdsy+_2
zu33gA!iqnJ=YmwuFLjN|nE|Q%48~VKp~|mee6<G#{i)?qbt%-kTuSBwru4Ycuq2Gp
z{%JHUC1bSa_<_3a5-cTSw9Bb+DH)?JftH5FV+OGi>SFO2BRm7w)I+GHuP(;Zcj{c`
zY<wqRG@QDObu#MfRC}_WFXZ7Z#kf253;G(hK8Db#JSTkhBdRl~4rX_1oQdD>`5^-j
zbcQ=TP>la00!xriJ=c93A-JDm9f#P`4PN|`4neu&87?8{reK`}uD`$q3liHpURoAf
zHOUC5Bz|-7S8U*qcy-bphDLup!_o{)1G7WpS7WeCI%qY9y0O(5IPEblrlOuVt#q*n
z0~c4wxOpYM<WF8#h~r-`$LX8eEA=P+(y%z3zwwF4E~3CEQLdFha>gXqN?7etFw-XC
zLGpYt9)5iPe<1*?NCd<9%N|f_gB>2kU_|siC=JC94`MiW*q7Q{LV?Nqq2kl$`xuxz
zCvuE<3DMn%BZwZ@k;Znj&_N$xSzbzkr7%9R;#^{jW87I9<_s%DwgAQ*aibfbTVYv<
z=!G5rt4b*-r@bXMCx3ASo0SP?GxNP{ZpO>z=X)W&=!Sld3`Y`78ur3$4v4tC)Mh|C
zVrp9BZc~T5P20Ff(}lpeFoI>s)}|c4$v;TS-##{*VDb;e`Ln~AjfHIFH~8L?xRS+=
zEsC?ZM4?U9-oQx*$5o}AgS*#{yQ*{_gnlTT@rgiS&5ROPuT`ZsAr@decGiXDWgMX&
zEunBDcC;n&m38L_cp11+m_QUb^BRGOLL**Er1|ApyNp5xc60)wfpupiu%67AWF?U1
z+GP|tE7)W}VH<XyXyiTEkrKfg!-f*;dl);@Avqz}M5U0SqeQA59xb83wqOi$9Cj0f
z0*_nVDhX_oo!H^Ox8!9A?-*r%aV3Sn`^u6^3K^z_=Fg}c41u4=peqrxjC;w_N(zg7
z_qzeMD9&Rdgi9^#00t{5H1d^DC55xG!*C|i-iV_Kew^w#*JM;u7;M}xBlz(N+=FIe
zgvWg)R7oL-D>r;nD=GBzm5fS$j4=c|Doo5U;uvBncGP+KG79|G0@l};R#I4r9mWrr
zFH7u_Rrv^%XN@l$XmSZxAXbWCM?t`+OA`BKRZ_Xs_akWP$RtmJpImwlnv??VMM7Cp
zN#Pz}nNdk$hp)`4<R=9$V@IbWJ}}}K;v{ynL<0r(P1smJJK8VDuwPz^-Q-MRno*E5
zg_XXtq>{pBUzt%!q1;zyRXzvdUF=Af_|&*#Wef_5=x%T)LPi`xsJky;)&`2Y`0{1l
zp|EG8rHE<R&Ecm|>?@&43Y_&0pVZ2GAl&CG!OFO9zPE&3yNTa}_m;GTz?tMoxI4g}
z4$*dUi0tB%u$$~C%<+{FzgsigcKl~YM<YFKdi-lfS&&gl!SDVHQcd>{pzC_hf>0#|
zzxyv}V!Hn%)3?VFe)nG*jO+g6cor-%K}Hgrv7783g|NqWC;T&H6gxRT!^RRGsg)E)
z`ASwLg&n@qq>@6w^u?<iRI(4Vr^3V>!G4PMDT1cM?(^MkmqgCHN@D#G6=gr%WV#aS
zM#1lgs9UTbE@)8s27LJ03T}Ud-}x2?D=F~vUbx%NXYz>kIOM?|x7zd{<UzsjamXXq
z<B$h?96#YeT7=)@kVmY?UBX_)4rN-<_AHYj`_=^Puy;$$Gl3Q^t)$?0vxQ4cH{+ER
zi&qp^QrLkVF^ETf_obB-{Oj##cD_%IJNk$1e93sxo1cwaQR3N^?1Q}Tm?GF45H8fV
z7aDi=!z-~PBVw8fkD^gn<ts}nDfrjp(dc?+vki(ftq|>z=obVRBM9Gn+Sx?5Ltqy)
zE%w9uBD<t+)4R-VTIckxl5ZUbe({286KXnww=2^E|57`ijTS%}1kYy^kpge<a3}t=
zrbdw1JuTXXyr1z5r|nLAOGA6|w#AbbqP;{jggrBGq-^hp$ZIhBKQ1W*yF6|pJS6Pp
zjAwg00^1%9k^Px{7h)T<1iLE(+p8eu^>E`?J-ECRyz;?ZF0m6kL)eQLWz@rLJTSa9
z(v264ZrD+MVv`Za68`mJ-OgncI+}~Zx|f#mHaN>%6h;xZ8j%m&-<dKmIvkGJ>kX>H
z1cv*uh($&mO>D)EqqZhGa67%6{@r^V;a}F)J#5P3--|~PJ4|w8|FiPoFt7|)nvkOj
z|KfLX?Bcg>YqSg;WwgbP#T|%wMjXNRDKZI+Ap8PcMyxlkSK0zJLcndtX(YjGD~3AO
zmj*T3_$d-&d|%=|BaR^aI3o!TA26b`(OF=c`9qC}(|mb^d2|EL)eYEW9Pr>0PjvAk
z5q+>TgsnV!CUe?noR^}j`Ww%KUDz>5*;PVw#Z>lSN6#Z3H{uxLEhAn@v`0rXOAzsV
z8IIkLPJ7r;%<Bi|62ianEp{tyq0v!Tc6Gbu%P4fi?vJLhPz{v`b_67NMA3JaFXJ&_
z1=#CIezTegnTy*{_8Vz9&(wM5M7)xC9J?tfPf&hliPM4b?^DHYr9E4b|4vhXp0bn7
z$$2HQ3%f~xC+*AF{eY+`mG`hCMS>?Z#)obtPibBUqbb^pB3d+d0_RooMCQft)RQ^C
zk^>TB=)lRVBzf_VKgqYF{g<L?&2^AM33jASXb`chgo6m4WsJyse3q&D7=j<sVtiO?
z>~ORCY<gpKoJtTSLds|h2pqT}Wm_ZTZfj$*w|81*6E`5+6}=~7h~=7_VL#P^<kcD%
zSb~EyMz;6G_=@&HMcF;ka|zyYV%D}<Cf-J3F4PiD$`=zH4x(nk#6_^iOods+LNi0Q
zY|I5&nC)>i+dk|xNQ(1;BEPdoI}mJCRDDM&TeSgp<gu$X5&eNmd+c~pA$a?U`q_43
zqm^=Oz-BNCg(B>TMX*hnG19ZmgN$wKm>9O4(;&>k4u7HqJN);RP}pJIhZAf%JmiH)
zb(?)96jozL0r!>g45G3II}#(*kM_mi(D#+Fg+Iq`vZ26cjXz@L$YUFJq(W@RUKjST
zVOD!F?0E+hvnuIyH+F;|>?oqt9!^ukH<0wZ*b#_e$Et^9Xc|9@<@J-I^ASH3p@Quy
zMWvi%?1)WdVE2uDGdhaG{y@k2ei(vX!{lsxg;7vGvkk@nQP^2i@>1-HF!H?^2~oZr
zJ2Jz6v)Ol2xOiKqEC{&hVMC|T#?BYN#p~U1A_koEaUg!M>DB*xjI2(ZxS)9a)dhLJ
zsnu`URz-WpY^&n>A7@+DG_q`~_HhS$>C?QcVObNlRbjRBJ8i38hMyI_$F}O(2ogXd
z1{pra`{?XrzK@AM(tYErjf{a+&$qKm>#YF~c2<+8g_^Z*pP$_?+glROZ$B<;gtw&E
zh~Idy=h^J!&{5e_TX<>V7OnHWYkGMX5B7fV45r0Zn&;I2`Z>)DU_JD?c5U0`de`Q(
zK{98x$!_88bJijc*Spxaq}q_VyWWp!B-ZsBvSiSFoa<wRA2P>BeIFP2e&_qzI3J6B
zH23{x`C1!4hcVK8%=a<Jz}SY(WzIcJ_8G=C+sO5ObFSljg#BWgc62@YP4*pI__<!?
zqmiG%G#^b2+A~FyPd+81dMZhpA8@{3Sic0`tW(mu$`9iEwK1hz;5*gz!!0uCMxWEF
zWa`z$M7h?FQpaS}f=+#Rd&!5hvd@O)*!;7zy+z?{?;7;PobH9~XN-qU+QA+yz0M1J
zEmoe@(W{fg1KGKycLU6|eucr$jj$dITdpwg+RMAu-4kfju=NFA-EhaO{M>%sb2~0-
zx#(<f(N3>H@l~eN)Ei6#wU>mw&SCG`Ufw0Wymm(Y)Pb$pX<qWlhudf6=NF-~<+opw
zwIth{x6^C3=f@+@nVN;Oq{X>e*;y?-jH3JYYUACxY^`@!Ana{gmIGeurG|36y0BNf
zAm=)7_FykF?9C2)se@4(bjz;Z>`T38Fle6`_F9Ew|D)z?uQs-9*?)7qs4d&E#iyIH
z{m{wrZuL#seu!#QJn6uc?PoA$JNr4WXt1{z25pzapzRtO)4e7<pb*_3L;;EeG+P^I
zuQqBRbL53XFBm<f{|IxDkOk5OGv>}O4%1xf0+>N9zGmLkm{HU`Cl+<|fB^$Xj`S_8
z%JAm+@e8fZQkv8pkeByw+sq7inmu{m!rqfnrm0Ih%{~u$@r;GDCxO%8K5gEjuALUl
z>og^=8(n72oe2B0lV<jwF>(HsaHr{07Ehc%ty6xu)35?qo}Dwd(}LppGbjJsCTda1
zZe3t3cG}GO3yLqCGiB-$=Zr>bPccsG8=y6&XQTFK|1FEBOt8?IJ$3eism1=G;DIxy
zR!s?is5x7E_+mvo#aM0h@SfsoP1s)DtpJS@Z^-sr)^F{-%kg{JDarg`le9K5+z9{6
zc5u~m{~g1&(Np3(%-Kf${>Pc3HS<ru!G>Qkm!_rGjm{P2*o$MX@3ci*n6}#ULSAxO
zb|HR)b^7x+!vCT6Xyc{}qmZ%jB@~QlF))tXJUs5iZ=RVc8guddSqM=F55xEP&BI7K
ze)BLc55s}KGx{5TF^=0j=X4#vsmE=e)6i)R9Rpo+ENG9mcbvaT_lzgknXS~?Gsa#q
z+T%DUqbO{R0Gc3`MAh*7zac*BGsI^>#xCDEBm#Amdx6+P>@P;dks_Z4nC?{ZDsi#M
zM>G1b5&6q0^{wK);=|%^#V5t*#RK98;z#1A;^*R5A{&_bB#L##rs6qbcX0rTXOIg-
zWB(5GK}O4eJPCb@bk1$3ZtUJ6AI`X-zEb{tq@=!1dWH1u((jZ0OX<In&PQ>Un-AWM
zzhC<6(%+GOM7ptWhj0Nr958$miTL%T^Q9g2u=LJi7rFP5K0rF>B{3b&v0=P%(kDv)
zvGi-ipNPi3E#loJ{UP!9qOntl^j?#0?ASv8Q2H?v`sdP(JzMC;E*;Vh;dzJt^-1WB
zrJp6ejr3gUT}d2IV{Z=eM#vxC!?^RRL4R{zfIRQ0HxbSAEA(@uw-fWkuA(^~5N@#a
zi$%V5XL{qs$)Y(w;66wC5^<?`z4#Mxt++wFN4!sbNc@$!SKKH5UVKsfqxgpSzWAYN
z&L@=br1To`pQ1UR;GfL?2i6lCifu%`E~S5-*j4N!7K*3anKbsI5$_85PZO^ai^V14
z3h@S!^U9d7Ip4rLrQahyAU-7S5zTpr@XttpUVKG-O*|yNFB*H(i1&BtUyJ5^gnNDV
zXV9F7U`y%zWuNZ(VmHy8k8m%PZq7sKW2BE4CyTR0zRYKOoD4_aAl@pj7b`?#hZ^C`
zuNmM@x&KQ1jrfB2vS`j<gnvsqC+RW2qvEIHNwHSsJVb^w=P{V7^D|R4=QG?}N<Uld
zAa)k{uAJ#`AwY6~c!4-fG;=-SKTi4tai%z1<Sa?1bB(xMTqSb;AN_9=Zx<`XyTu*i
zE|EWCFrKl44L%{=+Lzof{Wb9|k@FQ9@2}$D#jivU7cTlIi5Vha#nQcnc$U~!>?j&L
z*$8*O^nPNIc#$|v<U3uaJ5HP`&J_8J1O55iIeDE}Dy|mSh-KpK;&$<F@d5E6agWGf
zHJJYI#TUg_#Mi__;`^etyZx#3FU49hgfy9Ms@PC$Du%^uF;BGiBzsBkCtfI8dy-?M
zTYHj|rB4^<iPnzfGU+SC)#88Ej^rbXzehaXj^qKk8@t|+t^LUN<<2Fu*gpKNhx}5k
z6*-ZT?unwcADJn=nb=Z1M{Flr`;pzG_Z0_-{286;4;3#F$BI+L8RFHVu?voPCDJ*g
zhUwfQ-X?Aqw~EGIIKtg4{Xy|xwIj(H#?0r>;z!~q;um6#7{EB)w4azRW{O#2SUgwk
zAa)VEi`HJ`0O^B8zM^M7)?VaT>HO)9?$bnLe;oSN(ytXuL~Ae7*da%_4RYTs{!IM2
zxKrFE{ziOEd|G@?JShH2d{_KHtP=kwR*U}-6Y#9V`qU9K#0Fvu@hq{e*iq~%o-Y=P
z5pkF}QXD5v5RE-^<Ud<_vA9HBA>JUa5!Z@a#5=@)*G}XcO6MK%FXB=0xcIqPD}Ez}
zFxF;!riwq*PGo<@8z>GDhl`hqSBTR@YcJB;hg>H2RpM%Kow!l7_93@R|AqK~$T|M3
z&y(VdqO}M4n)J8CzlcZ0PsNjBjrdP7G1*T)S<Dn0i(xTa>>zd)yNNx-0pbPXaB-A4
zMVukd6&Hx7+kyOv+;0&#h?~Vq@h<T`@j;OvMX>#z5T6(Ki+>c~5dSRxMXVD4CjMRg
zN_6q^iRmYZsbYrMSZpq~7S9!P#C-95vA1}-oyg&GA0?h{H*&h%e=N=y7l|d}O3~Vn
z+$7!FkGxa*FT@ALhs8(5C&XvOm&I4aH^oCDKSN=AS^JXJ(ye{TARch(9}?5WO!0I(
zljq32oyhN67{8Ag5eJJGi=)LW#Yy5!akj`0W0>A@akaQcEE8`Rw~2R(zYre~`DqQ)
zds2K}+%Nu7d_z3lZsjq#e=73h9H!^uodFpV@fy|W{9K3bt;9BBdofS!D)tiliPqlb
zMbi1f57WC+oGQ)~`3VsHmx`;z)#7bpnOH7v6Yml46CV<PCGuk;rvJS7n)sIZzWAZ|
ziFjQ6QndCqgK2(xA+e#@R1AyRVka?A>@M~a2Z|SpW5mnFiQ-gojyPYuRxA;37H<_d
zid)3(;@#ruc0V7L`(E)G@p<tz@h$Ov@k8-b@uc{T=;1Xpk3+JUCR+QU&84>$JBkJ3
zd17C2fOwHOOg!E0=w!K17x^_A%W<8!N?a}8CYFg?#qHt_ai{nn;;+Sh;?v?m@lWEr
z;s@f#;$OwTi`L$$hZlD&Z<3fUW{O#2SZpVD61$4$i~YnRafmovoFGmSe=N=wPq&MD
zo7~I9a&en@zxYe>G4TnJ-|w-0Z;MC7V<J8=H~wFUr`t(Qujl(`ip|89Vh6Fa*j?-;
z4iqmGhl``c@#19hDshg;4-Q%W>&2VJTgBVO3h_?y9`QkOxA<G}cj8Op0r7S5ZSk=9
zk$6J<Li}0`;Aa|^lV3!VjYMmI^(^UK#O~thc36kVeYkj;c!fAcoFSHq*NZocw~Dum
z)*kDf(ycw#-%9_T_^kMX_^SB2$WJ_3zfZ)^#cDB#-;C%V68Q}%_2wcTTmMr#ToJwh
zY`}0hSMB@sA7mE_%WvjjQb2Le8Gi`-UvD9*IobzJ75%lc3*`6>uS?B#7XC9FUjLcx
z^l<d!b}n{2vVCv3T!cA2-!*u4wi{lHnXM!K<B`VcXEeMYZtthx7&^mnXMUrw+cH3O
z_93lHY+>X4hC_}|?_s2ufpAQZeafac0djnL9Pd}b&2H9jJ{+t}KmK+}Tfla+eskau
zpYPM1P$y){eCclUT>;s~f#`H><v3vq+N|F)=<(?V2l~GqF+CJDn%)M;HV#B*2-3qP
zI=WfEwQz|~uR&aT7+OWsy9ct3!$ig*J-&OioAtXB4)N(_BRw7`mJg?6G`-!B8HfFW
z+vaT8zC7)?(f={*@!`&E``vb=UQjr|Y&#IH$SNS)ncK72<IC4EuD(2c_ISJw8O50g
znC%m!_pjKI>V@=<+DM>n7t)?n^lsY@{Q!=<KH<`5^5yYi+2WePnSp*9Uk{re>_~O*
z`UC7p<#+9RUcL$c{dT1O!5<Cr2<)HhF*{Q0cGZP#qOwSE?Vy&)>zXx5D9hT?ydtHj
z40fM(uiRPK?_}=E_L1P$ggf?EXY9HwQg?0JNb<&n_170R-x`1wsb<Zbv$q!}uJ_(a
zEU({uWs}79&C6dKkWk*J$jRyV*@BgIVVz|2@6sZP<;}NLG;3bIxQUZ9>{wx1vn_X3
zB_#z;xB<5+E&1J|bB`Te;H*!D)v3EydhMN)+gCP@9IDRP=X7?CpS`kYWL{)q#5p^!
zCNS3RnOhUMFrhYh_Lm0>Kl?+zdtUqMK!>ywfi$;|*V%o;$vONE^IoxXf%8YEu{N#B
z3%O<ct3%td0?P3(SJXKX3O;xu<aCWVt-I8OcDlWH)r7)9xOS;Y%i0c~<k~>Nu9~!P
zmzva_u8~tACujNY$zi&^f3Qx~v+jdc&n7m89jBxNDBDGDk8U-AI>B0};LC$7(c78s
zdB+EKtPb>i;@~0V?^ZbF<weamCu|we%;~W2<ohc|Gz-FFO(E<>;b*6I$&r+zl&S$<
zN?E^?zgUsF<)%<-ByF8@ylO?D=ekhxiBKI_Zra`gwrgPF#|xI<7<nP$l)dPL^6RWi
zDtqcg$P28mYT|D2%AD3|CxUg}t#;<UTOH_kA=)8(`PN92NDD~e_uw8rx3>Q1?ArP;
z&Tz0gFk#pX$S<|2tzXcmCfE_JllFK`;;!|(3y-A~!e=ymoP*Vg{qkx;a}o0;xD`Bl
z!VSH7FsXc9kyDO|qQ?tX1n@s=h1b5-L2pYQEE?t2B+h!XI*?I#EV0n$_hz*-0ja%o
zR&D)!ucDwjxmR{==IFC(J?E_2%$HzqDg$i&b|%{Ey}xFn&dKc&W?!ZYOGcmcN;?q>
zw1+(+w`cq6wAA+1sV@cAyJbH)m{xHJE%SyGEU$1@7G)Hrme+@6FXwo_6$xA1f?#=a
z)dfkzj;*WX!ZK2zYCu{_`LJWpdv~4)r8s4GRz2^zWs@U&BdsFNiBQ70$WZi*t~H@G
zZl8zIGZNs|6+Po_^pFsa{KM!OU29U;uopaBlL|RG%Xhau!zs@w8un0+h`R-Sb*$S1
zeS<v~z2fc6c@g#u^x2*t4E+7U>5=4$y5$~PGNEETEH^z>6$-IOU@f8JhnFY9j#0nQ
z-dnyQ@?=$=I)|z|zSlA`{@B)J=lI&?p%Wn&$0;xxWyMh$;`ZKM6LMU*=GCO_Ma=@}
zhq=3J(s0aDd!^vVsogcHkdya%Mo!L6sr9_~4~D8<KrenFIV-Lg_lWl5)Dz$IdOI_8
zA`o)>WL4EkKNsb84>&o$eWxIjxXI~|btqIdAn}pNH1w;E`<$Hq2MQt+BK^;Bt}-2@
z(829<eBeh1op3#4vuIMwwvoE)|MX$B&tw%IbL0C9dPIHni~w11;)qwCU!B<T+}Z&8
zZ@^){{Y_0E<B{EwV{U{!_`M_fk>`(&L@7>2%8nL9E{rUSbUe}{^6`hMXwPo2fz$&w
zkVYLyt#I2VR}Dx)d!Gony$__^v8yJ4qZt^otH#L<)CNEQRgDwgRTG>Lig>kw0bOxs
z1o9Gb)ZfnJ@!K=-$iY@egPX%g{Ht5D@=#<vtP}N5PLA+;=H{oC)j4uWq%LeQb=j9#
zG5u(2#qh{@r$^+HB3dSLkETTKGd75>J({u=d4@xghnaI8a{J8B<C1|V5B~K?YDLOc
zzoc8TSjH|jfnEqdJQNAkdY>UqIFOeRE!QOjKRNj75vTIH51sPno1gpe2yQ_BeJbc~
z#7!XechEQ)==2RXiu%F}MuGAGZ#r&TUb{ks3Ir0&<di_t26_ynM_+zL2y;dC>2fn<
zum5c0l4O3L4<(ps5TT@t;2*P5#JN7+y>tqn$2e;!b{tM|62;s}Od}LDbG(8{eW|%2
zGb1Pz%tpTW!r)#M-M3McAR9%@*h%8=^rcBZ#s89|y7<2=i8FSVCh>lJUDDN%VWSB5
zUME2|ig=SwxWTtkgt49jvq}|!Y!uy!Yy$fdT@I7HYoMgeotH-!IzYz!_^4c9WhUbU
zo-|>cWV0gaqe^0LG>J#!l8DMk!k7Id_V`KEbw?t>I7>+%X@KUwi=&$MFw%@!N=oBQ
z7599Wk8^j@`0<8sDX9rO(w0!|N#E<Ka)j<%N_v;-e8%lfU(Pp4<D?C@4^>VtN#~pi
z_qjkWyf~dCopYkx=Z!v_I_IjnFBqMNKf{<jdNGg<=g$x{{Vs<0b^h#~&bbZJhf;qa
zrZ1tsJEq?WJ%h%VUNXslU{qLN+Hcg`F%nJZ3_15@qkn}Fb2`7nlHMB4nL(>be=vo4
z*QhX?<f};-4`(ca-6UVlH7X1z`6^#bX3%nyudc>>wG5a}IuKy9OvKPP1NM`A?N(^%
zTwqoDNW23`=Ypcr`HY^<i9*u(ES)}xM*!yVfO{}dO>fTlzMjwky7~6i*OyaYPXAW|
zsYvGc&@(1F?yCVF+PA1pvf7S@m_yYK&Sv5e<9z59U=Un?0^E8wf-nlgPzr+}6hp|g
zK^x41i=uPBQ6i&%<juFye`2F^aRd{6AEVo#@zK)|l@|y1A0B63nA~5r(T~{Zsd$RW
zv_a#eGb(2|x!-ulZS;HuHihR>1}66(GrA2LADv$#cVzT>!OrM0CiitV`rS7AuNmD2
zjgQW#T(8${5S(M9AF|Q80D;Nf!=)wD291wS(-OTHy+iN;8@(L@o5J^^z?L7z=r(A4
zbVlvR=sCepY;>+RV4`!G0TZ3;3uM}$@zLiX>U>7u89X-;fqC42Yoosmp&@h6w87$|
zGTI_WeIPi=Mt$E#{X81g28)k+Euxh$>Vv^MY}6#o1vZ6l2EotO28)l%Xe$}@m%(>z
z)J`^PKME}HNC=rWXnge5h{_v@`%;i=Vw(D1W23Ku;OA_E*{HmxGum24-5(sos9Za`
zl2Lgn-A&;Z2wWK<(*|w8`L#Ml7?rm~_vPS5n=_Y5Fm>ko2&Uj%7$MUJwYl>I-HfPP
z8T}8zKicSACBa1J@(3n6*G0&*LF1!u!+CKhcK7;VIxd5z-drTXMCa-Ve!Xq5_^6CV
z8w~EM;9wh->nE6~TsXmxYJ<f`y${hIWYimiH`%CMTERr+nhK`SUqHyTLF1$EM$|_c
z{l?&PHhNRMx-!u_QsA-f3n9}6wb6ONIBDxiM!zhWggc-)U{e{32W$xi9<W;&-3GM>
zjL{kOSw_D+7_reGveBQm(O+kD8`MVU0b|q`7=3Jzt4f*{|B|tIMNP&8UsL!N5Hf90
zTX;ri)VCOYT<~cdy*Fbq`fwY4GNap|ir#2Bt^>T~H-^o;Yw>?X!n#3;dD(c|;JPX3
zLfrokn9cKz>7AQ;VP-hRTFVR3{2tBfSzCEVsr#SU*h@Rr#$GzC=%x9Ia4uMejOrm7
zs`XmHq+UI@zI$oPWyZ=M)@{x+KA9;nw^tuc*`Nzt(1+=PyGYCqU*kACeE8n+KeNM!
zoG@x$mQAk0F@w3ikBnfZAHsv=Xv}yZP;}!vAAGh<<YUKI&^t;g^fK<F2*&jd>`_{4
zl1C^CHzG;jixTJPnFJ^>H{T0ML^oWNkzJfwzR@{w@iQA?GsCy*{cKjS31Ks$v&{z1
zHWNBW(}#fJ1+o}HbTQ&sf@zzw*-U&3da-QA+H8D}SVm)QM!pBqiEg-TAghr?M<b3R
zm?pB?SsF`xlug{Y$I>2U(>Csi8{HTeH8Y8^DJjQq@(+^ohZNi7ABywG1<c>r1S|bQ
z#tx%toVeobD2)%!&n{q%hIUVA1tHN{SCp9Vn>Q;oDV3B|Qed*ylNXP7<8;bLu*0@S
zNhO78s238w3Yd@G#-q$8f|o51L|Ynm@eSD7AmmHfUFUM*73`jKZAm4ClfFA~tttGt
z?ZC4}yqqv!k~r%|y@QL<jU4<smlM~bV6Zwx&}53|EH0^}z?#9G?a715>{&t91I`4e
z*up3a5i!NTd@wKtI|GxfDYCH@M!Z;EFSosdfn)W)9OXCL-T1#7J53Uh&tgY6XZ?bx
z4V_7TpMx&h05vgF$>B^cG8Ht2XI_BF(Bxs?nFyNF4=36iapVZ#O6&|wa$JoZS?iN>
z{{PrJ6Zj~qeBW1hb&}3PWEU_%v&c@!0>~02K+*!T?;?UMVUslpi^%ToILf91K^hqb
zQBiSMbQIUot0>VK#|=jv5dn$dHbKVm{eGu@r@M{l%-nn5z3;yF>XVc2`JcT`ol|wX
zyXsdsn>j7a4rWEjEVy)NS>!j*Z&7UiH;OQ<BOF>qbc3tmEQn810#$_@5lp=#Rz_}t
zt6CDnw!>9-O0kfMuY-5_z6!_O=n%8<_)@xqVdQqMUA(gicLCm?OL?zJIhcppOUaM?
zW~*A}Lnh_eSjw?Km(r{loneGoL^(r=Ehhi4SpH!)KZo{qI5RDIydQz1pbxMY4x(_&
zBJ_CUV92}hax9qi90<I$K%8cAgq}v8Q5>O%kES4|G(r!r^e`4gxR4nNhdPL{CLDFp
zGtmp@GhOTfTrY@^;V_r|5qj9e&{ZOanw=U#czb=J-D@Z@CPrRFIOiO+lL(GZ6i9dq
zLGu?!=;;CnZMNbFJq4ao8lh*fXDo<}gJ&8XvJ=H7eD1OcJ&U~XEdU2Pv{s0>;m~u7
zBlK|8!zhl>bKEmZBlP^uGZq*foqA@l3?Z7rnU1F?(+ej!J5U2L(F-MJ!kN_cc#~(y
z0(e)!AvF*B7UR8;cm&R9SaQ9|VF$w>p~pMLjOLu<e8b+_X$PqtznORK5N@Omd6t=C
z3|yh<@lH8|W2c<aJmoBaLpiH}t35BzIGlqBCDy~4((i(YvkT$G^ERA1klum<6=B?&
zjf0kB6^E91(s&0Gd*MuZ^ms#d@P2qXY>_%PdU0vsFy;tGI1z+H)?kF52A+`^p~oB5
zbJOESH6$Zrqk3+N8P%hal;UoHH>wx-<3{yJ4(`P!$+*qHy~aC?;2_7@xPXJ2-#MT`
zL?et^jQb@KdYXDhAVSYJI3(h*<_Va2Ij;FE59U}fLJx(yU?fK9;n;?e9yiEK)8Yns
zX-Z@=lFWv~yd=CqKF@Ckd8rr9LH-Dwy?}D0zXk_A(O`t04?QC>LXS7>i__zVeQ{dc
zurE$A!@d!Q8?IFZM?0>o{s=wZupdM8GU2-N4~4-U9tTc?!+;^YNq}J*n*?zu)^Qx$
z9N6eJq7g=w={1no6T3(B^EzT|=&#bxCr*srIU_=U7>;@E6reU^cJs@frdX#;K^&(5
z<Ly+iWph4oA~24;5)RiY;%Wuk$-yL?9cxXJ;ly@09KmG~dN^624QA&IlXKEM>je|M
zNSWmHyzLoFBJ^-VAusW<@s1<BDTXe_oG=@YwN4;$=LWk^IIY-(oQtO)*6HYIHjU&V
zMBfuEmBBnOeIP#>cX+;riLN24_IA+rc2rZAWv#+4{7ipxN124=UZNGY>7Qbf@mn^m
zk2(V0#bQ+KB00(?Jc5KllW;h{neq~vwYGQN9&Qt+A(km>JM;YO&B`Ia`8=#4QhxZM
zK@+2`I?jt-9F1LMWBJX~W)pi^z{XyNQoOuu)mk`|e44yl5X19%ZHN>9G%sUb``Ns<
z?d%D)Jz56$;wNoiVryVayjXkTMg563mM!^7+fS31ZQl=96N@#b=RR}ImEXKcbTr!2
zVQnk}Z0xdVzw-RZ?<*0T5{(Vo+8NUa4ogac-JI@Rj&<R(XagC>T|g4zTDWRP6RcZ?
zS4xCIJUAGYJQ8ek)k5qsKq2h#r{KIoI@>}R<PDgiw$nMycEe#wL-6dH0R1nB!^NiB
zg*Neac)ZKrDB>|Vw1?OW2c=-2xu$&$BLNa(D1=_`5;u}afx~)~I1diX9-p~#^@qV6
zkcOj|U%X&12=78x>@zFdeA5A=3G*5aXVLNqJyeRs8G)Ce=4M|;5~JZD2Iw<amKi2|
zDB)dMP$YMD4_tz?gl(mlR}@?fi2cSpg5YNb(^j5IYQixG+DdN&IJA{$3WrOPFESLK
zaVC5uG1+*B5#Ch-{lvrYfe9Z;d}6#~2yYcMjQHGyjwC9KcNp=d@s5gpkjOS4BzQ9B
zM*yCPdD8VeIT6x3|HM8ntj8hQ4u?h)FB$JBg6kA~3|t<e$2+Bt;!43=9%My$+Tr8-
zIOgUle)J5E`SJ)qO|mbcxVOuQEz)RZS~-@;go8M<FG3Id1|J@Y6~;TVN>_OMKQ?y3
z9K{{3slBtKGFlg}YTo55D{=$;>=t$dyMtXpf9zT_)Lv_F%EeBajo%U!!(q1wULIn~
ziJWZxP)sa@)?hd!Cs=nZk}cp#J{DrCz`w2N$n9{r8uy_VDgC?Qu-qZo$G9pI{M>*~
zH=CE!^P1P+1iRma)AKQ$DGI}o{^M}iCxR<78^z|ce@(tvKd$M+ZYzbuUJ$%~;Ud+C
z<Q}0_vCdr6hn>001P>#;eqGbY?i(*?GvToKB(}q)P@Xcx@zB%^r#BF0lsW0~7Q-Xi
zlT+a04^ezRq%_+q{O72}{>28b(OA@_ypKIf+=Y=SaWWiI6RZF`NpQ!Qf_tW`a-Z1H
z7-okClXw;5Za#R1!m)|uaJWRQ0E+QRp8k<=m`EJhS*DwzJxWh6IP?Z$&2~L%WUW{$
z+8`cjUjO}2w<Njt_B)rE^>+|Qk>O;z@y|1)^e%L717s^W)J$ZV;AH`l>j)+xc`=1Q
zNRIXVhP>KffIu^{O9uU$P26Px_Tm;e8%IB{BxqK^UcynHxs>lmc-#)!PsV7qpVvyR
zL+B@)8vi^$$!6g@uDI4E#<gx4TN!IzXVbb>Ci`W6QY}sVaZ5XAu%#U4Xem;88=K*W
z75Dvz4Lbc*{HGbCrwEo~esql;KO6MRW!Y4i+O~Ke(3+-Q(eF@f&@Y!2OLe-noh_b4
zn_p;Ss+~6Imy3_3ns=Jzmo1*-t(|Fo^joD^5NC+lY|!bKp*9uE;h2q^6|tabSvCk|
z{X)Aqit<cZ(O!)OMa!~5C~MhzyFA8{&|4<jcCnm%Q&#j_s#s98EE|+=zT;zgKQ4vi
zxY(2u?WtH$v=pW=KkddwRxBu*iYb<vvZ8wz3yP*<id806wB50wpQJkdQr-5!wJ7HX
zQ&zO~v7l)2OtIReik{bEK|e|L%Qdo`^`@-oKE{HgW!a!#E{o-CHf2S3I~Eiz%LbkP
zLxb%Jo?Et=vt6_&VnNa3nPP`Y743;wP&5@&+-p)r_c0dqlT^R-frO>-n>1Y7Y(rx~
z(UNS?FZb3{DCb#IR&)<zLD8~o&@ay&mh+-1E7}jSplDe(=;!7ROEACaI?;ZL1w~7-
zK|fatOL*I~CE7=^plB%!;??YzdOHJsjNyb03AJ&V7r({ZEs@M`wBr9|kz-Fn5&wJ7
zDK6^JclM;2^CuTM|F=mWXLrh+gt6;PnpHBrWc<`glQO5VgMXrgjHPT$2^pOlr-W>}
zKdOYB=iZty#XSs#*jp1a-PF;Lgv|z;G`^s56WpHYOAPTQ#l#Evzkm1s?iqP51c|dl
z?zj*IlpANdb0OZE>0S)A+DvznQJGC%wXiKDX=~)UmxZ!BF|b8HH*L?lw#_c++o3~y
z{<({xaXY#PlT{0~ZRrj}nvgpt(><?r%uqKy(=86U>7#Rl`<v%b%h;_Ea%W^VZfw+Z
z-PV}_KilShmXL{0$MoI3*hm6XklE+9wedR>LW+ONi|20O25K+&lL>i>eRpv`h3!b_
zr?Ah_!sO9xd7He>Xe;&;I?WFTP^0_a<w)=T*7&boLVu;3=Pt_ZjJWSFXSyp)+}b5j
zVP2Toqn&$TX~^B~5A|_BFv_{14(|I)^V~=LTY~R5bW=iAdnV8HOiHK)6??~Kx}QO-
z*Av&R1<l(`w-%&#_uO7Jm)D=@s>?E)b#e!zOEcM}-9}&Ues_7EdvyS^(#^wedS2U3
z?v#+*B(tUao28{_?SVikT7JLTtJh7-A2fTh&-ib?JP&F96382hL?15Q;`YpRlSA(A
zB_a0-ND(K88o3u{x(8hhpD*2Nd!YO~-km+#{o9f}_uw)k@rw}yrEO2{x4Ic6-dOn*
zc}_vycVIvF&day(aJru%2jqZDLcLi=>T0*z6v`K0mTBx2D6>nZ(ey1YDw#jC)QOY!
zotNDS8mv*-(SKdw_h%la%kC6c=>NmgzrQ5;JAVAI0sVUxjCLT1+p~YsZ0PWs0O!9$
z1NdK6{{43;{>E$lTIt}^DElHRyEBGmRh8a<r{b?U|C{#yNIy7k(2pq`KcMfh0X>KJ
z?&JI?DEt~dWwQs-I{s&C{kDr+dvNJ-TCLxn>C@aEek1kUvkNl(f1O`^3B{))W7~hG
z&M%L{zoPSNW<m2(r}<>Fu$eSx_JZ+qClr@XpD=U0r}K+*wv@q_pzQw)onH<E>Z=xt
z{DzD65Ru>I(VisE6&H%;84$$ZAe(n<G5u!o4)G!J3GrF+WpTgwvG|!-A$~1>CvvsO
zdJ@H-)A>C|@v}sJkIj7il9hZ)w7Q@BXrph-N!-fGHytzGLD~H2jrP~FPs(<&TxI$o
ziFkf}V)SZdH<8^!c9!f;vduF+$j{#|n17Jshsz!>d$MfvMsTEGuJ9`rev@o|m}NN;
z+1q9F@dvi+A=yvMeof^2r5XRR;*ZJxQug<<jgBYMorNVi)3*`3ihab9;$+e2aH3uO
z37`3l{wC}zWnV|aUN3v2?CrAel>LzG$7Me+`(@dGko~cETs%qQ_<k=|<3}^JqpsLk
zY)&E_f3P6Ch<Rdv68T1m<HSjdpDHdCtv=?jly1Fvo48Hsc8L5i&wBTW{8-BR-W1;#
zt={E9rTa!aDJG)~<}*K-fM>}Lk#NmL-lAsqQ|v<`{SeXUSi&B!c&lewB732Djnc0c
zH;P*nzfF8VG`}6d{~~Ra|GLOq187&(r98oKxNpRSL@!;sSdT<phS*Nb67xxv+gBW>
zaH}slRraOg<w|#@c%#Dk)<V{^P23?qLZbYq#h1i=iZ2&G5)X<-9}@ZgP8$s3Q3IBr
zCRWvh%wjmwbrpMw=PUgMqSbpGFME#CEfQCXS1X?H31GdO#4X~zB<g!qq}~JV7Zm@p
z_>Oo$JVqkjw<3NDGvx<FtIt?Zw$Wuo`fS=@cZK&5tLiXLQo5Pqd~vbTFB5MR*NWRn
zlz+GQkodUbe<$t}%f*jK<U1mMB~~i_Z=%&rtd6wo&kzaMTFep8AraqQyg(czjwj)!
ziSxt-B=Rj5uNQ9=w~%mmh`YsyN#uK6d_nw(#Ci9ih|8==htr5*npj<|Cz`LqP~O?H
zTZ`FZCowGc6V3Vp`S=wh+hf)l;6&Ne#aW_RZy^41*;k6!ifhGNMBb{wa(^Q}EIuyo
z6`vPh5nmVI68YOC%lTORR6Hi05KoF$FCAaEn0&l>kNNooAekXH6I+UzVvg8d>>>6Q
z2Z+2Gg5~k<K9YCykyAvo-hn+&HlHSC{57I^a2EDj*&D^%#2w;YqSZ}*ShiU=A^)?o
ztFE6uP&j`HWW8qH1XjrYyU1U}7@s2YS1sDShlXq_wh=SM^Tb{vpI~Nsvu*-M%N{H8
z0a(V*6Bmg~ME;t=c>Z2Nn)e!j8)g4iyi=^Im;S86`6E5^?-R>Kv#vt;N3uT?KNrpO
z*ogl@c9Pa7sbWpBuGm;?CYtpZ@@LAn??LD)J6|ji`-_7`YWJ|+7l{+aDdHTlL|iN`
z6M54I^ItEn5pNdxVqC^=74H!579SKJ6`vBH70tR1`S-~->pR%Ip_%1=D1IXHfo6vP
zRs2D;I_fD}AEk?C{fG1oWH%Ad7Tb&2V%7Cvfx`QUR!4o9>@lKQC!(Gr*;Y?|p6vM|
zAH87vc~cB|t$2fI){h9^AbXd%TYOY}LVQDfOZ-6mSo~J}POOfyS#NF8t`l3y&Jyjq
zvAgUZ;y`hzXm!xX$u1J7i;F~lu4TPfir0!aiR;8|;tug%(XJ~Wm;F2OdGRIDtTW+%
zQ})N=r{WjlSK@c#-^C=Y+fv1vB46{#_BR%riB;F3T@`+=7#6MWdDV64IK}gUUzTsz
zr*mX45EqLp#jC`s>(-45=TpEeZ@aityia^kd{W#i{$6}Vd_#Oov^wa2k!^L*kIS|?
z=-<mu)Os;RtRdDB`6gMmv#HoxY%f;TL+`2ZLec7=50zbYT|7<UGsO~dp}0c4QnWhg
zH_5(5wCm>EWm`RTvwlYVA5i$?;?L=!zpnT<#rMSz#lxamU!&ZwWm{eJA7s0BJt|sV
z^!l=`E_w^uZA7#FM!8lOJx}5J;`!nQ;!ts<c(FJ^oFUE@%{m?BUnYB%c(q8$2p;b;
z(X7{DTV3>f6n?+BM}&Hm$@hZzvbbOTgLptR>v@#>ne5NSZ$!xTnDV%mW_uFFGsIfr
zf3`mQD3yDWI8n4Z>9b`Qi<gO3Fa2uS_H)5H*|&=3^8xl}o9w&9d&Nh^CqzC9&HaB#
zEEoSM^08;ee=HsqzYxC_zZ2aQFMX1jF4hzqiA}|-dg)yho+lQHeZ`^TNO8P4Nt_|h
z78i<_i>t(|#hb)+Vwq@l(|5?Wy6F$fepGx)d{+EN`sp7k-6!I4@oSNygY55sXm!$S
z%gzu(VwTuZ%oFp){-V`IA1&MJqEC`-b<yX@E)g#mmy1`6*Nf}KTg9sS=yxgnUh!e^
zaq(I4Me%j<P4Qjv1M#4ESfu0(`|Iyw0zS~vP8O?+wM9zOFutXjDdvb>#dF0%v9CB-
z94?L(FA=ASGsO~dp}0(3C0;MyC~g+FiaW(!;)CL&;?v@D;w$3oA~koozaNW-#be^v
zVx>q?9;QzfYl?NnhGG+usy$5KQ5+}^6=#Zb#p}fz#hv0V@kR09#H#w_DbN98ed%H=
zv7Hze`-zjqX(DxmnEwWGhj^Fxy!ev%y7;DeNIWW9-S2N@C*x-)mS0V*E!GpQ&Ucn<
ztMlDm_CRr{NTnl|S0v69=ZaR>d%0|CAu;`0aie&fxLvfm-uKIXSgfk&{ffe07vB=!
z75^e062BC!uJ`w{efWZj?Me~T#X4erv8mWXw7TBevb%_RVxibqw7TBIWnU~#5NC>W
z#f9SK;wtfKv8vv;)%o70_&ddW#7D$EqSgI=LH4WSe(@dgfcS~{nfQhHmH3@#b-@#A
zc>S6zRu^lFXNir)mZH@O&y{_S*hB0sQcH`+ZIn1poG4BgXNe2M#o|iwD)HCi8gYZT
zS^TYdr}&7tM|?(nL3~YoLwrX(AbuiRz3?w&e<gk=THWx3n(9xnhFC{zDz*?a#T>Dl
zc%B#*`-wxu5n@&S@Hq-E5m$;=iR(nGBfdqp)e+w<`ytWlhQB8JUGW3)pm<n3E?OP&
z?`2b8hU38Mh^NV}Bi0ws7F&y1Vn;DwED#5XL&OWki^a*}G;yw2Dqb!w7q1b2C9V~3
z5vldY{kTiKUwl}6L3~+!Lwrj-Abuns7LSS4j$`@BVs){$c$U~$Y$>)CbH#JS^Tb|a
zUvYpqLcCC%AQp);#kt}N@k;RqakaQv+$!E7-Yq^PJ|<ENkNf+INHsj#ABdldN5n71
zZ^gfh{yJX16fs?_D>e|Dh-ZuK#cZ*wc&=C|_7#VSBg6?}kvL17CoUCNir0z17H<|e
ziq!w({_heW5+4)yiqDI$iu=VsiSLPj5f6!9h+m06h;Ci4-c<1n@l5e7v8C8nq$DBR
z+e4%>A?=|e1qx{|5~)E*`&S~R2x)H-sYposd6A-nwErYhdyw`KkrITotBX__q}^Gh
z*dXn`A~gqT&k-prNc(1y>VmX)iWC{7{e(yzLE0aQloO==wMbP#+7vD&DI7?)7pWge
zJ71)XAnjoyl>%vBCQ>kv_6;I+18GM@N(0h<TBJfC?Kec~|It1uQU;KArAU!K+NmP7
z{%AK6spLmHTcn^L?E;ayezZr4l<uRwRHT9*?bRan`Dp(}q)Z>}M?|Xi(SBK^ARp~7
zMC$U<_BZfIc|O{8L@Myn?k-Y@kM=;3dVI7eh?Lx;eT_)vJ=&W@>gv(HN2I(S?Y$z!
z^Ju>*QbUjSry`~FXrC0RmPfmxNYOmnSt7ObX!jN=k4JmDNR>R=OGJw0(Y{Hf9v<z7
zMatsQeo3S{9_{x;3gFQ`B~k~EcDhJ8Jlah}D&EoVDN^{3_HdE<ceJO9_!{>Y-w$%B
ze(%F+-1*=3eh}Oqm&tdCOfH%@f9m+@v!~2)<exBcVsX)e_}H0qCdHc*iYLsTT2vAr
z^wW@;(`Ogi5=%;poy<vdX3Z*^T^gTjO7VnQNQB!;Gbfam7EhlzzZAv((;E&CZ*9Xv
zm)_P<w7}1UW^01~OoyMf%vLoW<G8hi!&jL9FkKeXRIT?j9ACTPXCbq-!+(5*=j0m;
zPsDcd%ExKZJPgBhtZz7+Z3DdKew-uBsLjR=h8<ttaFjP11+YB!fi3S6_-!6|okV=T
z$%_lH-r_3hdSTsu4aTV5Y`WP9h_827KIUd4uU>}RdRM}4^T6x8+}?3Q^k}njRo@Tt
zK5l406U~0$E2n6A>*2R~Sj1tJ$8>hHajOv!-@eb|%EMP4(eie{Z}YH>lPIsPJy>yZ
z+u)Bc?{6rN$BF%nkKWPp9)O?aWx;W4o`ZXS>>z{9IJ&Cu2YIj4Klgr+{+(lE2gR6r
z$rs_`+ZPxg>pv`+qwV_>{AkWxz-%|5ysp*&ZC~K9N5?#)YookF^k}o`NIRz(^%C2M
zKwLI)@2*!bj}O}x*9}e(<Fo)_cC+Pm$j!~}_%FO4B)fB$uK(=&L2938YD@6udhGom
zzuH|E?%$|dxXzXp;ksq1M+1&;&53#|@ph1sRd*NWe_4H1t8ig>Uu9tT>hKleHeugw
zclK(9_k#2}%LzT)%fH%v-@jqSS*_~%SI;?;nEXz`<0qUm^1tf6>UNaSVU>U5pd(kO
zJ$S-NPCVgDf98af1l|03?wZ;geMi$0))!oGVEhr>C3gJa%HWCWzFjA(yIsP6K6d`%
zA;$tUd|lQZ3oP~_yvDJlF~33Fl!|M{tUH#pxW=)>8E01{!JoKze#IR#h8#;6)1o42
z#=2t(uv;MRn#Bt$S}a~z(Q@%Sc>h6C^<77kYBa(dHB$BmvX6i6o8jx8eayGG1=1~q
z`=<Qy6TakwpZgZ4od~3*qoog)zj8Fu<r_RcUpX)1m7_ji@aRh4oa6c7Cr-F$xMkxC
z{70`&%>VMnm1V)eI_LOHD+V1YOBs`qdfZLkf!C`II+9W=;Y9WHnm+7T+H)rYZX({P
za#y{t>LuMW0KM59=~K?E8{QaR5e}~Z^RbjMz7uJI@?%be-r=U<;}u2y;JTF`^R?Ms
zQPf~?c+D|?n>EMWF@X<x6szZ~J?3EV*+*|4b7!z`CRALV^2RY=gQgW%cVoXatw`+m
zCi<gAMZ%1%ij@sYDw=hhSg`|X{B4?6wCGk^(Y)V+inGU@jsBWaaeG{vq?EPC+&1W6
z#52ur$4scWW=6}3ri;(6XgQ{1MY9<TDz?v<P;m#!yQ3e<?siVa*^8%EtXkZu!bLq-
zqwF31(63|eD$gr8c7MNc+i)>@+t>Xe^l;0H+sCx5*fs;{;jUSHykcU5?23d2$18fZ
zVcy*p=eJ>g9M>^_DNjEZXpoM69C$3L+l27IV~PFJ(4PZwydNoC{`I8$63P;9!`}P(
z_LD$a(v~^}!Odk(@TlMC>ir<;D|uvmxi~UuI5K|pdwuto;L$761M6SL8&r6tCWjM_
zUXyfx!TNBcFvgpIQW$S>ICjzEq0v$3M`+C|qp)U`Q8@G$M`3osSoB1*@Ch^ea(*=W
zIP!kiYaZSk5=eil+}#q`>?`x-zH-!c(as>`<J<N*aInGFVE_FXO@8c!>qGml@Y>gv
zv*bVCzTi=(#*U*-&D!29$vIs+eR+q_(%^|ea96KK@pg|?^LCHa6F+qP`d|*;#xefb
z&cz=bnh?&1@2<t+Po1^{_dkL2!C?INosn?#iX`N9XTb8GF>rt5V-JqOh@bJ+F=z3b
zV?K<+J7$bTzmy;IkEtJSQPFZn-D7^t<Ev%_a^q*T*IOTz&phNWOFWv4x4vAR#<R=I
z4QiLYewJ&_D||bLyKetMe;Gq>Lg>{AUYIwppZ>P?y*<NqKkX3iduY({AF?(ciZ~aB
zTZOxYJD4|joOh`4vG-=&f|j9$i_t2K)s}4K;`-r0u6N$J+MHk5n)`YkE<gLwpN|D+
zFm?Sf^96F5V`0UP#a@aN<+aTvq&qGI-ZdlOn})fZwgJ}l_6oq+tql*CPDe0a*+J!J
zyd&d#TK<Hli1+)G<|ELp&%%0)Vn`t24~Ta!roZQO6O!~gGX@iuFk>+3Ojxn^bezNd
zys^z~*B_}}-W%s;;lj?Ba}4qFbG?R&han1ql|X`z*Y-e(?^_@-AOD;r-bJ=NiT8jl
zOX3}BOOuk}Uy{TH;N?l&U%ZurONGGYzNdiT0kkKu-q#xb<bWSWijQ~P`G%QN5o*+A
zNM9~;r!GJe-|%$&4<jsf0?iS(!h0Xh-_sn)*g9~j1uSV4V@qg)j&C$$@1$9Xf4&PD
z%X<z}Z)D;zG!Mf}<Nb5KiA<afUs?c_`zFzxL31!XzR5KC+(R|Ku%d|8eMnYqF5Xu$
zg;pXKo@pbPbSlkJSSO`j6g79ktY%)FF^xOU8-UYhu^MAm!|$_cl$7$!5i}P@&D&@$
ziJI@gthNa6u9(h}>R?Z+Ey|YF$yj*ng^8PBEWGr>SQ}|gviZtkrQ?+sGuR2$@U{!%
zxfnmxrSYyt&-^16jcIeZ6DIa4{0x;ggbguf2P^^8u!3`Zm)?N?TwJFeVq#;Cqxogj
zET`F@CC}s#f~u`^Mgxo#9_Z>&KA(^OL;RQH|IoxWPcBc)X^u2LAD^tD`)?3H?~!Jt
z%2O$UPVw>l#9Mo%StWFen5TNG<yH$_W;JP=%S?}%*yEU9dG$EG@*4lVUU@I9(jiN}
z--rW+VNl4NqyUqNVCUMcE<6xMAvk>@Z$@-B-Vp?Idb;EE@$nR-AreuX7eQYd93lwT
z<3%8Qbi?--NHBzGW4t2>ucE=WBIrjwv^-YN2wRT{k5x0mR%60ZOmyQC7IH;|SM+FG
zw5K*6D|@Id+lz=5KGYWOMMR5+hYNQoVG#KE0`ElxYcLI=hdUpqu8k1WgAjW%WHkNp
z8{34i0I7KRVw>WFaq&1ecpIjSQy1<R58>6EV$NvdeM~RZHJoMXSdL`%rq!d_3EmEj
zR{3U^Pv5CjHAYv*N*Wp~X(&soZ3-Ql5iN9Re4#5~uqVixrl=7_12|~lEir<$i@b2+
zS~w){!yUMR=NAap1FPXoa(Xs-;Y4Tb6qLD$Zg7yBTN0rs-wU^mW&_v_Y&nt>dyRJl
z@gW>jki4H2brO{8WH8D7M6ew_47S53P7sRwcqJST!X{uR9E6NZBlNuF8IvRQyzLp&
zBJ_Od88agl@O%e{gG@-kcZm`3t!uhyaF)6VGmJg89u74GBJ^zcjG)nidkhAS8nMTO
z7gvwa^Q;$61klCM7Ysz`Y2_Kg2t7PGBPK0E&t%W29-*fc4&qb9Ruf*jBtp-VUN{jl
zM`sAZo5@j5X@s7Eo-sK>&p6MRX0)hzk2sRejLe2-5ghi8;635kyCp^u&^zcub|7r8
zNiv#v%_Kn$^i+7p<On@~_l#)~dJ=I6O%1i-3BjQTBGZJU26{Md5FQ&o=Je+cnbDUZ
za+Q~W*bHYnJ~n1XbDaF$BpJ<l<_(!4945RO8YOdv@VPlw4s?byW$<2S-sg;PVzdp%
z7%<x^{O5Rr&LOcI4nm1(5qi8~Rgw`mtV-&|4XcvcW>|e|vJW9p469ufp(n*NmP9zd
zTEL->d|;LFjwCcA`}2v7SK&<6^myY3Rma8;s*a5xRLw=xY&i7&q6j_PJY$Iwf2@ro
z1JSn-(AgX<>=Qi$JtHG-q@Z998E>SZ;8GaNOfnQq&$XVhB*Fo5FB}Tq3%q5*Q7}E;
z06~jm0|W)f1_%n~0Ld^1aVXIO&NQB$EYDaH;h5lnKxf6q#Ym2eohHeGB@uca@Qg(f
zdiHomX@s7=aA;s`@Qk&CCkXkkoaWR6jE$j@97Eo~8A;@u0fI{C>EjuTBJ_BpXe2Si
z3twV{SG|+{NFIG|tKf97*<JajHSwc8ZU=v{jixmG%g1nt8#223^p6!jGIsVIc}c7T
zV&~9k+pa`$9Oa2dJJ9oUko%q0gUAm({{YfF425tGB#t7Rhkgzs<{>$3;2%KpJi_pM
z!M$)c5B(e#j3ar<U>@>3&p(Je!PeV6_J~{C9(3lj2g=6TnOz$P_}f71dHmPt>((d@
zH>F27=O@BZH3|{m42p|m3T~W;JfGVV>F<O2gxY$M!##hPyg}joWa%A^)xEq@PG3&G
zm;QW~!w+I8vp>0B;c?}h|4Zc*c<KAHoUxvN0I4?g{iVFT*r47E$V)u`KvH=xuz7i{
z;|E=&?afoqwO-oZHlEkPN-w^!72>GzhO~v`)+%Z5MY;?xtbp}$KasY8RN6w4=PiT}
zv~}3)svpvwysVnX*_`6Jysl0&X^YLZ@^tyUv?aBf_A@w?+n?mV_??mvnda3ufaE?P
zJcBfk{i7Wu+l%me<Y41pJ&5E<7vZ&ezP(c6q}P^Wy9;KeaxJU`NP|K_mR|2FGm6*>
zhlL372^`)e;4@c}FJUkTgktIa8yuF(L=gL6M4P#T&%+@*aS7@++1aqUa7a&VHQ^91
z4q>{rfJ1s>2AoOHll)>6K8(29gd;tt?ryjQyw3y;r*|(LvJ)>F?+}6yY2i}mGiUXB
zFqi`kr?)8_8bWxh02CZMNezyj0Y}+c?ssydr**0!^Q^uXj$*DM%-wuAhLh&;C5pVl
z@2&M?ipe$6S1aI{kMz#O<MPo}oZ<}TkpJB4DI$n{G1AC9d2#Pu=kn#I8*)%T)?)<M
zEs)6fne{KvSO^aT+$okB+qvPfog2r~8F!E=xHBKhPksysd3l1DCnm9%DI<i<6%Kct
z5q1qjKlaIN1=yP~Tms%~gX2W+I5_k=;qB|1eD3SVaFAfehkfY}r(-9vP`9na$F3)r
z+pC~4Y<<SC6?TSaG8`6C#FcP~IHB@AIrMi#tx2%g1fe2KBR_z?rLwRIu^ki(vHcXy
z#P;m{Q6^fH`$Lrk`zo56#;0B!!3%mc&R*SPmDy`yECfw9+i?7!2nSJh;!5KkM)2z;
zgc9Bds>^(Fi<1l4IPV}{NN{l)e|#3Bge9i1Aw)i+O?R>*nAI46fagOv91X%NZrBlc
zITjE~R2uIvf`h_jwEOd;BUFHT`oXaoB)@k|bmrstxTX>Md4k0}#(%S=pfHvb7nFer
zj23LDOdDrd{1$K5MKZrR^#8JU;{Qb|iMctRK;lmn5z&<~MMO-xI7LL$zfwee*YV}K
zb*8wNX1aAkZfZX_wG?`YnHM(xi5lX0eep%K|2+PKx}8CzOoL(%6AZFUP_;aRx(2PF
z_;+91W&_U8&TgAcb;IOL!;bi03N^*i1KKv5<X#eT+hk_vxPvm?XPwZPOCXDv>&_0j
z)$(%vP3z^h3%BnGSv<6@p}QAndkP=+WAQ%sIfpg-pa5u4YNQd}GrYi35A{9F@X*4;
z#U2(K;O)>Tqq-NA=3#+{d2tESjh}nz!>$mX-wSttoYC~mj}mx^Q@nD2E_$Yk?ik;o
zxT;JM=3jQl9&KCXWMx4zvR{AnD*7jj`ji==3pzuK@&fk?=oQ}R`_hOmW?K2gcG>Ma
zw9BF<WhQnP%8Qe5e5ktECghIHqxRw~H>DrcD}Vlg4Q$hVqFWO(g`sSBC=?en-JFnn
z)zT^MMn41HT@ZW3vD)g-b5lQgrlVUD>IAztTqk#SKX*5xA*=~$#0hbFiAGhk500Db
z=_i(Cy2qTnaqf0sruz(JBtM6G;^yTjf7L7&)RFC1fi?36Q#En+YMgz2KBJKsm2dmk
zbrEA(|G)a-<f28++(GjpJUOg*QnvY@6BRxD?+`mQb>`+kV(`CQ_VA~AnYlU6FK8kD
z$2Abm+5Nv#{xCZ9|3`@);ukIF2W-&BU6P(w&AfZmE*rRH_!-T^!EU4f^ED6a*&Q(q
zIJ^(=AuJ2MEnx0P;)hmiGk$J#*%Vt!G2X?JEPiv%onEmJ*WAq%Z{rulxXs0jg5tN+
zX(Y0K{;1(?yhAItxlUD^ADLpC>(p@?!Q}4nxKSf9Hx})cd%9VOHPFw=BVvk584*9U
zpv;uIT$p0%h+X5j@uRW$q0$hy!W-fiW5=H^?IQdF+D_qY3)6QKdy0L;0pb`Dx0ado
zGsO~->vNXFPv+#W#SP+b#a-fq;vVr;@ePqbHn5xz#81Q{;&Jh>qKgh@dVV)dHX+eB
zXN#@LH2iR@_;Y3VlFfH7F@A__{svC_64^6k^Jit2&v$n-ewl3Z2@&?MW%KRdjNdGK
zhwQs$8*L%P^9vc4$1fk4{tfX%(P%Lu{tMY(ld%6TyBZe7%x5$h5pKR9f^9SyVYgL$
z774qX>>jfF${r;ai6!Dn(P%BAT%!#H-o<c~_mJWrm;IdVmt?;o`%kisCJ^#}D*L$N
zzmaV;fe_D|8CX6)Tyy_wkvN|G&fV;Xh{JEfc~)RNk{TkbA<s1oHy_0~9%S=w4u)ro
zydi)#Z`mNt2S0F#>=EKv@e*;Wc&RvFyi8mnUMb!vt`#?mw~4$*g!P;G0h;*%@=g?n
zzaYLW?ic?c9uPkgKNCL}zY$N0JTbA{fXJItXxA4*Vso*r*g@<nn)!r${2qn*`-uES
zmi9>TVv%>nFr0V2kPAgKpJ1<&eVu6L6~b?ky-B=Nyhk+i3h5q~{j$irF<8$Z#dpNR
z;xX|X@ubK*Ynac>GqASodSYX-nb=0m6g!Ds#hzlJXucRlxr1e!c?kO=+2#vU*!+T&
z?cjY>BwzMJt`N<ar?7t|+ss$kx5(Zk-Y%MXjQCx$cZ<ANh~=7j489`U+?xgaE!ppi
ze-RIf6{68lMf&e#|6NSbJmx)Dtf#8hS3`w25nGAv#Q$uquh}Y>w=tQ16_<)viPwqz
zO`qx3i&eG0cy|@!9~Ae9Pl>-5UlIQxT5Ye7WFHhO#4p9Fny&oGhxJ*FuNt!Ji2PxY
z@gb2v;?TAlU!7(18(D_;6br?H;!yEI@nUg`I72KEtrqMG*;k6c7T1UyME*$4`hP3l
zDO!!Mhh$rgucu|dB)%&CQG7?_cYrL{eyRC|?61V{MDu+k((yJxrcV`Xid<(gyrI}c
zY$Ilh=ZID#tUxw@@nn9ZF$<26JyyI#v>IWvWOL2Pd{#4Tx$G-MzFv*-H;OllMvE5y
zZL)WW_lWn4kBLu;&xyYmUlZRD-w~}=?WeMjh*dRfd4D0>mm<~>>xhlSrea&MgV;sP
z6AMM7X^V0P%N{OXEKU$-h_l7{;$`9r(P-YHyc=Y%7OQH9?NIn#qSXw0RQ6u+d9kV%
z?z;;AK(v~;hh={$ek=YUx=CI?T8-T5vg?Zt#TH^4F;_fCJWn(ly4YW<ojXY3qs6ge
zkvLr}78i(1MWd~Y@~o!rjS9b2EEBhhJH&g$`^7!tQ{wN%SHwSvZ;O8x{~{g{E5yHv
z{8-3wm?Wl(HO0DOW3idoPRtU|5v^8lf$TmaZ=hv87l{+aDdH?~p14R{B3>b0BUaV&
z<sG>!f0y{6_^9}__?-A};%nj`#dpLH#ZN?|@r&~RD%(v~zll|~z|K;5W3i>!R;;S|
z+gsu1i&p!0m~5*7X0(9Oj!P9jM_edgE?yyCBi<xh4X}vp--!2#4~kav>uK4qh_8!>
z#bYAxd1n9D5F3h3#MWYav6I+U>?v9eFWxlG@-7sM#OdNZalW`zTq#~B{#xW+*DUXL
z@gDJh@p18Y;tQhH=;CeK%zr>UEFKfT5l@OfeCNRQ2_kRord?lbBAzYsR&U046?=+>
z;s9}o$eY2LzDS%U&J!;amx@=3*NMD+ocV7Pe=FW8-Y-5Z{!V;G<PGP{|3~qF_>pKe
zw~opFMm#C{@PU;1tp-;$*)_!aVngw4v9*{jb`q@yS5MhigKL0n-U`q9CWuyZYp!go
zxplehRpQm+P2xIni?~g^Q@lrfMBF1jBfcQMCcYuQBOVYx6_1D~#BapEi`47pekF_5
z#JXYw@ocfRSXGOwyTW^jeZ>CaDDfh3qBupIBbJDZ#bx4E;&tL0@n-Qh@pkb}@gDJE
z@p17P@dc63Hn1Pw5kC?SidD72Di!`W(ZzRw%%3Dy7i)_R#U^4^EwN4t?<(et1!8}3
zusBM*NSr865oe3V;$m@`c$IjaxJJBL+#+rht!CN1via}__xD+GpI9!wExs>)B7P=*
zBc2rb05Qu8h*s0AhU^AnBau&=FnzArO*~KRCt8iOi)4=%XNmJft7&$H?A79Wahte9
zyhpT}W>3j}R(x69Ct3}&4`hEX9vAtz4EM)smer7LHOn$&hs2g*Td|{PHOqR)?k)Bc
z2a0?ihxJVqr;D@11>$1y3h^58MscmUQM^suF76cX6CV_x6!(gJAc*bxqi8kCK9YS*
z#6z_v9lwZY`hbY#yyM5U6VYD0h>xMh?y2vcYSYF~3HJL-C$r?TS)~&uf~CbCr&(WV
z(IUt)OrB6W!O5IhB3%atW}fbcg?Isn|B<p0=Jz6WQ}mY~J_{1R;j1RIHNk(T!&fI}
ztD25++*-n6x%&^(Wg$(~dgE{3;W6aa4i3vjCm)VmpR>L4&xD_8=vdz%INJtzot+pb
zJ#1s+;x2$czP!OGuM#`S@;IJsc^Adyf!8^NN{-T_&DJ#ww)HdW4HRAr<I`?7ZaM<u
z>+RDD_cCH&vR;PUdU->Z%>%D<uz}-*=+S257Qv1$uQJb@2P_ZErD%CK!Ef`x>m=X@
zIL;Tl*|=XJAilidxv}zaxr>%}JNz~e%cz6$8nE%&Y#hIXk1wwt%Hwfj`*8Y;mUj>Q
z%){}(twUqSSy|<{G5#^Q_;kCQo?bWN1*HSb7HSq7I}ET*eFpyc_J!j1x0ceez5ERg
z&6x|B?GlvN)fyn%#EpkMuGvl&%KO;Fc>ioV62mRJZAN)>5y*2>9XPg+$A@i;FE0(_
zv>U?gX3K+aL~fT*Y|HN0rBm0A*&VYwhC*2;*!!QImDRa(=TIoSvx!2?B`M1b`-go#
zTN3xBRdjz?Pdkh$Y(LSB*x2ijyBmeOuFG28XKlh8so^uj+2KB`vu^FWu4~z#jPDxw
zy7yh131x&6tHy2eHR)64gtFJVc)q>EnygLvckZiv=)-3YJ9l^3SmU^xe#ZW!u+w5_
zWgzt_JjabY3F|))ej@zLDd+Cd;S=Ti4(CkmP?qmxZ}jE%M4ATS>@{6Cc38KjSNpPp
z{cD3Y!d=!n$7^4aRd!<-PXgcx`SxYiyW{0l;ri2A-q6bGX)VGX!rQ{QqaCp*cj`OS
zo(K=E%$PZ}vfisyPk823;@#A^*f`z4erRRwB?r*9XHKOdEN%CN(+?c>!%9MH-Ym~5
z>$0&yxP4ipu>Yv9=8mJjTJ1LmvfHoOcnIncy~l0B1IS0O@Q+*DXA|hQM{l@o`<CUu
z?X-1{PhQm(&+<FRXRh+M%`9_{U%!f0>8ieES(_rxxUw1z>o#_eCZ$ymx8K|lDiOiG
z&YF>xfewR?JHckthF1nMR-JO24XzB_*9*!KP8oXY3uoO0=&6)uJ;M#c!z+V%&z(xI
zIm{`n40QLG-PY^R<(tD<W!(!Jg?E2c7VL-P(PC9s^ke%C*9U#aUEf*0f;HndUa+ou
zcCWQv*3?JZwA>EswjTA@3a{IWei^qRdtL8(`Ri)=`mF1)#cAH_wvm--o41G2s&=99
zTb0g-BT?t^aQ4Pq(7XM@{+sU)`#!v|viePEbIKKAXG8U_`zk|QM~0JEkH;S6?QOWe
zyfU<RUuBoA`zq&def5-o>b}ZWTVI;KuQGpY(yjX{>mhv6)^{ocp?#I3;qSBcz~Nxw
zfy0SYpF5RSn0oWxQ|{Diw;nj0Uicd98aE#}oKg4^e2w8tDcpN1z3@!<s>2s7tOZ}A
z!e>u8h1X7Ra`V2*ER?qbWe2nNRZfHdTDVK#2BVI;Qx6=j$y`(G-@5mdzwj*NO+#3S
zWlnvkGVR0XP)?ue&2FxP+8dxn^`@dNg}cH?J=H;2Q-sx?`WjNT3;S<lNnOIebNx3j
z|9atleKxKMcet%MJg|PjMyK_;`_Bl6H$D<RQ0c6|QC^J^e)nI(H-yn=$zw74Tdz+D
zuL}1M`#1P{?5kXlG^<x*)E4fm+`M~V<%ZS!Dz~m4R~fj}zi!`Q2emdY^lf<Vl&^4S
zxK{YU;TG6qU*X;19Qa!mz6gK2aC!Or=zY|7IByf@QkUB%JJoXwF*7=>bILGU`j3HT
zNq@JnGOb-9j%eF({-)}=>w0xrxBP4Oz6;7QN1T3TTQEl5f^qAz%IX#LEvp4Z4d-}`
zm0dUaI*%(GbYyL^|F|1;kKT~hep43g<ObW0CZC0)zZdEYiQ6!m{HwFqCEmj0jiZe{
z$-<s=S>Z2p&Q9CRd7E9f12edFIK$4{u`9yYh1;ygnc>yM@bjk<t{Ykz9J{Y_*J{q=
z_os2@IyYk;k3Dd>&2@|)5Z*j}5HwZp3_G{c9y@&n@}(jCjdFik%BETc`wn-T+9;e}
zR(5|zxOxQr=i}^Z%@N(!mp7_1&@~^qpF8FERWs+F^R7!Qo8<&I`PT(<6W5I^>s=YR
zXkD*y>wZ(-w`_el;&`(Qv$^f8{rz#isJGXD%bO@Qv#czb5e}{^+Ry#l5$67x^U_cD
zFYuH7t9_dN3;YxN7u=MAGt<7q9j6A4`p?V=Z$Ij<o5|x8sI@<~r`SjADfahAdx|rj
zZ{Ok0*ZHxxfn5K(M6;)f>oUuH-80v1C?8?8J{pGGZ}CU|aOgngqGuY1R~%{-&f0MD
zQ=a*{qHnJ}SU=piY}|&3(=GhNU;q9CMhnhnvrOuUGyPCjS>H{K8jmY$zrj7aDycsE
zyn{RKic|h(7dbeycYnOsH|76!=)L=KK13Nvw}tuZhaU_3r#a1Yr{T=^1ydv6lBVI;
zP9-Vd4TTlu=ZCL9_>aoJ3FU7(R6UII+@|ISou}W%McBIz2YkzM2~4{ISGr*AT4=6(
z{09*Z^SiDuIDnQv!TdVxPb!7wwq;O{!TcXcxE1BO@6g|Kq6tYN+)@PlFJyA)am+&v
z(Bn7(E2hWs36t?A8Mj>_y*IL;tWorGx#V`4j{i{M*vgUuNz+({FF2J}Fz|cE1p+;R
zg!Az)aJ_Fe{gkW-+~nH<e`4Sd_@CrUz<*zFgyUfuu642b_M?;_)?ALS;B)*B!v$v|
z%vV?j?+Th&c{si>W1pe<7-P?8?8h{(!9QOg#&YeDyqB^4Xu4}&T9(3F6?_-aYzJS;
zB%1wca(7dyqcMQiHOQ4p9gTss_M)LFo#62eqRCfyq;!v(-@{BbIvRtyTWzpXN_l~`
z8nY=r52pNE)LcxHzqfm_PtZgrncu^oN*#?MEQzl;NTrU3u~rxhIvU2>YAonz80!eF
zNjBg2u+pHTF_e9h3LOpOIWG-WEo05b{3{mGDHpM3W4?l~KvIk%i80q<Nt`k^n)p$g
zuSFAo0kc{w95EiObl+fijgy$}8xmOa`7&^*e<4zy;q&bU=>Gje8Fd|_cahK+E8xU4
zoKy%{VBBQ-VmcT<Qo#r&c<H5ckqn&+D~iE>jx*8r)R+o}A0{O;f}Vl~b}lB0ksc?C
zfm`%@q~)bulb_CS+RVn~G4w8?A0McF!Dafl7&6elsPxlg-noPbk^|jDc=^5md|n8T
zmJrnu?}=H^*8mO?1T%UO@j1Cn$0I+4cPHX7BF76Q`oTesV0k1~+z<psx90HS`Fz6G
zFf{t$6jRkU35F3~4I>$9H*@O{L<nr@6eM^`t)<^?%=#^+7#_mext#r-1!oNY2<&wV
zVr+7L;$X{J1i1<hsb5`2&y~i&!}9c84~HkVUR{>hF(X2QEiy^@VAV`GmO=6nOK2nz
zj~MS*f{kK|Kmgr~<750F#u8EwBlzGCgUJ>qcr5Wb94gwnl%5I`K8*O<hMU9g?dH~{
z+~+=UEQsWLuyEjrVg-{MykNq-!3wEKb}3TZo;CZ2eKlJv{AV8_@TFz+jDf=;C1#rN
z;w2G!R=^>AJMaJ;9w#r2(DRgMEQ-+cmS;?h(DS}$%#5&8*@vbMdiW6$&)x+i^epg<
zK!hIN++||u+2I*!5qjA3hzUe^KQQ|q{Y!jn!qIqo&_O(&&o4{tk`bX%JsN-mOd|w`
zc09j~p6155ta^l=UT}B{jTr8Q2O{)5<Qc&TJ%96zv<N-C<Ir`GJrADIaCjJ=;8Xl~
z;*fX%&UKb8iO|D4eGtyU!kcF>HHoosXwmAW^zddG)3x+m?HP+A^zb$q#7v9Ov&A!J
zMxKS|c{p?i@wV}fBtC;fe=Uj7!?B6R@s^d^#ygDghT}*g56(1#o_@x_@ug>qXDo`)
zv&1u|Md(@P88aih;CU7fkI@mlA;d_S(DR8GPJC*-!w8M?)l1_>`D!!DHM3t@Mh|B<
zdWqnuH{*w%{>H%gp@);e3=BIPOfpV~MJ8r$AVSX)&j?27S#4wJ*#L)H2+kIhot|CB
zKrQre@|apM$jlZuads}}#F+?(!$5cwrzBt|PN^5pv&#n0OKgWjO;0YP$D2?k)y;%@
z!^D&XBlLI^3i1y0eC);4HZm7{QWDh>I%z$*tR0L@FP!kE8S0>i6N(R~no}K(8>0c3
zD>OLEycBsEaZ?UiIOR0Yo?OPck_m@LlG7se4D<{LUBI)&GwMa?;VphhRy)F3afuoI
zV+n6oED4xd@rW00XNBpM*i=BLa4OsYhi8X_5qi9-fKG``1!!KphL{iFFbWB8{4Wfc
z@n7MEbNsh}Gj+s9I_ls^pJ`%H2R+_MM;)<|jygEfUxLG2BD|4~b5d-ikL0Pkx*06!
zIC^;bMTI+;)1zVh<T5*qG4MEuN1H@*mqh5{Kt_1ncz$vj$8)I(A4zzl8M8Y!ninjJ
z#76VTxY7LNGCP`4D97?+aCkI*NrWB_Y=jfMkYY$-l$kB=M9Ypl{fUDU8+*5U=|45Y
zZP8T*YP7%DMQn*VKsIsgsx;VMm2ix2K=gJvK7&hg4q-p+g$JruywWUyV~VZdy>PgK
z*>f&~?Ks1g-Hs)Ac~a$QLU9B~5-y({I2<#~XU7f_+wlP}M+Zj&y!O1t#5~jk;pn%g
zCHi?(?p3($euiU5%*GiP!VF><CtW)@G>N#ucrPNnIkx7>rS$Oqx7c%DkElO@)CBKH
zMVo%ETuxiALhX!2(%1!UFsCjb*oPX_&lTWZImZ&-xnRxnc;?Yw5{I*d9i{|+VlZ3P
zU1K&p=+8{kOv>SecbZtUYnjc4W|~(b<1*a{-YF*6Q1(JMlWQo!>X3lA9?lF-dc0oX
zr(3geF|gSr9Y(0G)l1{!8+a8E-x}{YUiSN#T;qtH#ygZ?0hm05cby+;OS<-_K|HKH
zq<)+n?Sca`JX~(HG35*<I>Ir<CD8(+i*L>e?uxhAf!qL%ad22)5Z)DNnJ>a=awA*<
zBtD>CK<`#K%mZS(@eU#GHQsT=cW_v=K+;0Z#E4*P*(TGS^zgQ8)V_LYVs=J^Mi)3F
zBzPQ6LLP*fCVUj(b@D==nRmQD7_B9E3$Lk=)9qaoKAiB*;Shtca}O2nU6zRb-~<et
zsWy&S4`&MC6np^AONf4<@jM(x7s2Ui<R$C`jh4t6I_@X4G{>A^c{2U+jLnH~=5p3D
zoO~7zX9<FLc%p*|eKz?lI)v@A!S7_74;(xoNK4ekd`GW6zl<J=0wJ8x<^6ecdFM%u
zRXzf87SYd3XHC;<BZ-c1SgI_K*h>-9*een1<ykfhj^Sh%I9$;Po~szlp5VEPe(pWb
zRrGUDwNKAS_lcjC^58K12{sY?v1_?)Bl>t31TfDw4NXDoyZ{^>8X-80eS)XvXdGM5
zdxKFb!5xSeWcR>S!(HfT5{@Of8`SDR@pg|)GP_I0u=`{T^u5^{;eQJ_RD<s#Fsy0t
zfW=)DX=a(Ap#)oH%AkjDJ;pI3)JMCbpGob-6p8mPtBFyl3+LWt^c;sntr**=l?E5c
zsMU^AlMB_EEd&2C8?m9gw6VVUE#5v4$#B?lRQ?~-j+io`q;&ke-0c6DaKuZF&rQ#C
zi$ftdy&wJ>x@Ts(4fEVdA-7@3Z62&SFq~7=(5(p}06zS0oD1>5&LOv7h;jh~Ly#SK
zwoOJ(PJz29Z$`Lto92IX@#OzrC)m%e)-U%g_jO;$O$+V{-s;ZEbF=%oS1s%3CI>%h
z*y^k{E!;(!t=i|f3-YL4aIUBLFvL?;sN<<ZT<QhZ3E|sQpL?l?mL6()Df2xm)3X$K
zzDn`nX+yYYc_}?%2DgP*!$>cQ#3Vd12Y0p!Y{yECMngAKy(cTt-1uvbHW=$6<TbNc
z4f6sgd4UbRz!@Iudeu$wP|v_r(T3&4YIM~SDN+=Bjg_#)%pa8{ISh$bNR^_*tDu^f
za<PGFd8`VvQ~72$JYfo>Rnfx)EcEgv=iTC_yaj;<=y*_@VL?APEz~Eczq=qaKdW8S
z{^QSb=Z<zWO0(OZ+q7Mi_8mGvtRh6Q3V(|_&CYkLh1zB0WaW3sYPX=#f~M|*U2g5t
z8N-`nMAgV+aic<RhmgBC&mEQLwl?N52jV3d4qG0wV=AZ3qKrk&-MPEm27A1`>7yGq
zYwHf_=XUMq-nX=$yA5&`d!UhV`?AsQm%df*{mZwwFFAX9yR$~SX)m?Ju=O-6W=(O^
zywFdUj`sVZF)?A%q+Fw^GHK521>^0Mq8dQwj?gBcT0&3rzn3!}FPtegiUsi+3Z8ZX
zrXf<#pItJ2>g=M)p-Iyw6hqhG(%yJ=%ugTtFPS!{xHJ?^j8YvVb&;9b0e{2h%rBl)
z)FC{5W@%CJ^x0Fx^Jh;gojzxFNr&i-O}3es`FbXL@|^h-XBNez6mrqp`L?+~s>w9x
zr)}!pZS48eOZ&{9I2O_Y?MvoNDP1_BxM+Ou0mJ$Z8{a9jVA$Z<MGMCob1aOpgNx_P
zD4JASGWPu5y<^p8JM%i{vfKL3jwvb_*@=?ri;GGxn_J{{hpC_Yeg41^q2Afqp-!0{
zGqXcES=pVlx@LC`wZcn&iYAm4wGLf`=5#2UHL+;&<f6&#JGGyPm-bAW7Q(xJrk9{o
zLOHlgqHE`iL+xixnmhm8N$A+3MeS#u1G{wE{8<yhDF~l3cR{E2C3D+P&hE^RnR6zT
zwx2L@`nfnvlSA#NPR71YX`d5nKPWfUe#-1Q?QxUY^hroEbNYl590CMR(NSn$g1zR^
zKp1a6i?^rDZI4k@T0CJ=>A7>JOo??%j$;Ny3C2?YqS@X+GQ-PLmhi>{yCZtYq8(&B
zI=b<L3uX0US?K9(2ZK0^|BNrkad1q!g<7$1htHWavm`WSPH_nR7%EghhH&&I6_u3C
zDK2UKAMScwo73RpbsM;Rup2Mer`2ufm0sz0|LO@hAaTzw_&1>lM+Lvj!kf_BJC*~^
zaT2Q~4M_H<1ZxIr`|9}4bnE%*`x@Z3hzwsNe^Xrhf3n4g1)LK<#3yjE_=w+JEjVnL
zi$zcT=3*(r`+Z_tY-z%<{|YUJdZ?#*v;p|3CvN*^v>47pdhRuk1+^I3$K^NWp6<+2
zMTo(kbL<(XIm${wQvk;w^u_@1SFb@EWS^1sN&N73Hi?1KPT{#?H?gM}7Ke%aXwGtq
z#2F%gOJg{f>f{X~e_ElvS-eAhNPI$kR(x69FaA;dNc>tnMPlj7!9*JE1^lF04IRt+
z&Lm;;V-4*Vvdy#Ousg}_ruYKcePs`mJzDlu(fkmNau>*6p>+IOll5&DZ&$q0T0r=2
z*?Sako(V_zYYKl`;e62p+sn5Bu)NP@n@?b{PsvWex}5Q~#3o_~@m%o&ae~NiGFbjx
z+2&bp*vn;KsrVaZuakY7>}|4l$-bXN|G%klqp^VUxG|iwljJ#x<oG5zhe-1g13X)H
zYcX5wB${!Ebo@Gk`S|?=IYJySP7=+yMEq>oE5s|sUx_z~w}_j>+r{6C_lo@TkM%wy
zz97CTnsJNxk7a)<9urT9JOQwrfS4v$7wd^;{32aD*;!&&(P|!qW%m<#p8(4rFPiZS
z`%>AZ;v#XSc$K(TyhV(NzY)#2MtS$i<|lC0XT~@9jO-Ugt9?)|+iD+}@s9MLDEu?=
zxcIeb#y!$OjL6gz)VNC%%{)N-nX*Ho`R)th?PX_+Rtv$*6T}xNypK3o<QHY!FRO(x
zUiMV+Qn6TEAo9)(=CfJ|>t$~cBjRsFGoO%tx9ms7C&cGPqiKS4<+A@Mejt7<9u>b3
zd9OCx!><*|f24uX7?)k9<C|(oe(y$RiCx8W#R8GvRWcplbwZ91CyG<V5|Qs}VY(IK
zmEy0(HR1-5-=H%6Z^b)Be&NS({>DQ-Ej}l{D()BmB)%tpEPg6}A$}!(CsO>J<tOl~
z4lr5d*I~4cd?wgfb~CY^NKJI6>nffrhQ)s35OIXa-w&AY5^=gXODq)^iOa<+#OuWy
z#aqQPal5!vykC4+d`jdm7Hr2W;_KpDBEL*!{9nXFVukpncvAdcOhg{$OA%{{XNn=Q
zx!6|hAa)VW?<VjU%I+%;6-SEW#YrN6iDUiL_#!V8mx@=5*NbaJt97tN_BQcu@jh{{
z$ghT3{ywo>d|P~9JSZL(`BfeB@#{MBl=y=f#KMo^X`<COs4u&z*g~}02D!5H#C-95
z@d9zUI9ePpP7-H|bH%0NO7TW<tr!u1Bl6cmwtu(yxcEDfYh}j&oA{>qC-Fn^6Y-dM
zLaY@3CMG0#<t2+&%b>Pwt7Xtcw$(Dolx?*Py2~yQ`-nrt5u(*HxJ0(qGMFX1R9qyk
z6t5Dkmcd%tR?8qFd#AWdd{}&3+$%mW?i0&Jt7Y)M?1SQA@k{Yr@dwexXAK^g6fs>q
zQ#?y-Dz*?ih`C}n@jUT-@d9zU$amGUzVYHDai%y|Tqs^HUMXHH-XyLQd9x(T-67s1
z-Y-5TJ}FvlgWt>EFaAM%PyDm^nfSTLyD?dx4{LZbD5i;Z#QGv{*JQd(v6I+U%ohv9
z{^DS9lxVdLCd!^7&K8Ts%fzMPRpNExYH__-CR(k79kTBd?-w5ye<wa8z9haXzA64m
z{6PFzJR(+z--_Rf{uHmj62)|}rr1<$A!dp>Vps88u|Vu24iT+(!dTgth*QN&Mcz=$
z<F`z_TD)FdE8ZgBCRz=Jow9d{yd#(8JuUuTd_{aid`tYZ_!serSRwM3UY6&>cLQXy
zSWT=g))O0x%|zY=%zRzM9%65?pEyt)Azmn6B2E^oYAo=!VwQiU_$%=ykvAGMe!F<L
zc%S%)xJP_Od_jCw+%Nt~d{5-9%PhY_<ju>pefVHYCW}^Ep|<RLVq>wH*jDTy^0sG|
z(@PvA4im?S<HV`rrQ!l{vA9yaO1wc_E#4}YiQC1U;(g+S;*;WDai3T&zAe5l9uyCY
z$HlM3??oTJE8u<yMaaw=yN+0242jLf_F}epp4dz5D-IAxietp7;-zA-xIkPkULmd)
z*NdCQt>R8`m-vwQn7CJbUVK&DFaAk<PyAT?ROEf|?59&=RSkvobT7W9c$U~$Y$3K0
zbH#JS9%66t0&$QyQXC^r5~qrD#1ipxak+Sn_$zU(c#HUtG!!0Dx;^46;_KpD;=AHs
z#6#lOVx^dXX9LW<6|0N2#U|p}VmmQQJXh=~R@G1#q3{dE$>KE8YAMW@y-Zvs^2r9a
z?^bcUxKre#4vc?7v|0);%6?sZQ>?0~z-J?v|10rtBEO(B{UTNq8;Fg>v&GgTmer0Q
zYeJYNKVXQDcZTQbdz;#{QJ4Mx??0$15d9iF6F*U9PA-}_e=2?!oH7Se1javM;zay5
z6)!h1bIzoAa{_+Anpz~i0x!=`LuO8&U1UqdZ&6O>q&c%@72yY>xLT(aPnd;7_+2M+
zLMeW)nmE4{#s1Tq{Y`-V$gQJ?=zn}|W40#vkFJdVDpEBa<G8hi!xHl!rprPa=83QO
zC2Js@$B$b(I4rH4d^m3Fn|tN+K`W-AV}1SMY#ZQp_<8Gn+xWP+KJdqvw;APKi*ziH
z)!Xv;dqaGAZzI#65N0<UHv<9I&$#=rp6SNHsLjSrfgN9Ob9B^k{BFW}8E)&n41Svj
zUgvNF#|hD+&Bo1#9baDU?%o_=c~~Mu%ew)7n+IMe83#PBdC|CQ83&gS$E|r>c{ue)
z%i98fe0lXzUN1IYn~mf5+41FdM0q?;Y#*j!w7k3EXC96RZWlGiOT(%hH^x5<7oV;}
z)6?q-Jgano*|s8Gfi*ze)TiK&Z(m;A{^GDi+xI&B`08ygV75<CURP^?c7JQYk95(k
zKg#=a)QY8JdVgHF(K|pO&r3Do*ghT~wk^KAOPc?9ZrXaGC(x;DD7O70J%OCuoQ{wh
z!1j;z1U~U@@H~y4z?$6|;dSBUb&0DFR8Ct>O#wVjySqvF3WOzZ@@0=~^s5F=X6m}y
zPy3oV&C>8J`}wQR315V#rhUN!cy7E`I3qkb>@>+bi6`^Bbv)_6F#S|QjlY%$Px#Va
zuI115^?34xdq(R@|5^UG&$$1?@TZ41G;%sP$0x2zK6<{35<W~l+9&9{Wm7n19iGbG
zJ^sk%MCSzFw7x&FOZtgmpi|gs*70QUN#D7<PX<E)gmgTap0V{r&`CYz&)t18J=F1J
z+LJ!xPlG=t!wXLdG3=xAJC44Xlz#NZ#Ej#vKWTsGlm1j+w{uSV>*Hsz+`pE;S1Ui9
zhL#3T_=9L;_wvH0%6(f7pdHDZ<{Za;D{WHC))u55?U#~ev;<yQ>9lc<zr50q|DUbI
z+ii}&xiWE6YT3<=s)xrqYcf)xKM+V?A4YF<=yuY-q|-@%5C5s8zwS8+C5Ds!o7_|W
zl5Qsh?Sg3Ad$ro3#;*%MD^K|-H@qNx&!Mtl{ctt(@amQ8f_SRif7c1W6IkP}P1%%y
zXPSdKNvjh#oEd)C3E&uY*;*^SreQGW@$hpef^N@xtLkkFAFbzK<6E1s?u=WUW+^8E
zzIQ8~xd$pkD>jGgg&T(7t@P&~sLc5AgGwjV@>I<c%}>>I(x#PH`Y#zY4gObKoT{07
z9@=*AiD3FuClhzCeW2Ho)Lw`gff%Q}GBH2<WN;30zKXEi$4>Zy@09yC)oAQ)@}W1H
zn?6Zj>9%QHp0LHgsdHuUhR!DwXTAZof<8wQd)XS3r!_$dnWt*zBy8zinUdH1RIL%2
zr(7rVRIOKi8yQ=xnSaxJwT{(FIT1_==HRI01<Ll;@~<6q<nuh=CSUi~cp5$VL@?QZ
zBIs{jnV#0VGVN90+Q7Oi%d6p8^FKQW&^KpnDRa6Nq^wQcbY?;7rkYT@aE^bsA{iPC
ziJJx;S(BQw!GE-O+Fj_mK}TNk2X1kW4ortKL(sQ2F?`q2SNt2%!)aUnYm+eE`h+j`
z#^A1>j=_}J7~B;<2EA}Q27PG7V<((5lK1xt`!{0rUEu46(U2TC<(M%z6=Tq!)&is9
zk-`_sQ_BvZ?!cC@PGZ@k!Da=Ig*S(t4t@8h;c55qey2nJ{<IT8AKLCe7wvlBWH8@%
zE{@FRZ3xLenV9B7Z1Sl<*9T6f<A|j_>6{9ze&A#p{3&^<rvlCcCsXp>Qvvs*^0cGB
z_uX~$_epil+(3)aF0?M%E*@jHEb+t-oiouo%%A(A(AnXs^6udY;Zfm_58ZNqE@uCP
zu+tQ|FY<NAxbK^AD$w+=<!{vToyWY$*Y@-B8s<569`Rs1j*4DC84-SS>}%#ahY~jB
zR3^4-dCHFw>UTIYeH$Nn0Oe<dkNCnIr4^qhMrz^t_EsNegl8Utvcc+BpQe`82&ddO
z)@c=PYMz2`8*WyxC48|-HQc%IP$I@g>V}Pt{73WCQPvrlky-93=d1T>HN~FYQuuZG
zu0tQ(pIXK;5;r7Z7Vkdk%*7ne!#*|U{Pmr3ze+Om_H5+17f-)un!1xW9X|MvOJ90u
z04@aH^&;RKfNMfp8=U#?v}b<=*bUFUhma5tn)7uC?vwo2x));c2)tSJ`jcie>;eAk
zaS<Z|316Wgmx<h-vrI_Rb%@4u?`4R<bMNh7#h!cb&#WsM6gr1__?v#9-C%lq)0;Js
zWdsAAy`q{DzM#1SAQ&h^3Ox6IEecNHg)ZSL@40t;9(NM1_mu&9?%lj*VsD~v2ZCJQ
zFA<zG7jN_0o5%q8bK?BD*3avu<A2tqagtWB`H!gx{?zOh@mO3DQ9p|C{9X}zydqM3
zFQUP|p2+L{I79jhktX$Kg!y`X4m%8&%Hn;!*|rrlKc!i~*ym_o$WjU!`w2~aQqi;d
zexys|T@AkNex`QU>|S2&4%)vpHt%SvHjahuFm@5V>E<!|JNzFaJ%1psMpXo#XY&WW
zY6oKWRNDMiR`C=auXZSAKLI<P5A^Re#bb)Y#1s8@8k3U0)y&iXcNv=!sMV&kHJ+V{
zHD)@W#J}4#<~d{HQGCz*+?aS4-!tpr7^g47!}y*_`O9=ZjqjO7SYB3Z%YNDAXFr{X
zPs-K)#;QD<>WI~n*l^FL3Sv4Q-}fwj4o=52{GPQCRyF>lExQ$#Wz~3#jO?SZ(<eB-
zd;EVuO>bZvrcboi6Ik}0@g;&;H|L!1H|{-Hf>r0O5XJcXSe^GsTtyFWp12#H8a8Ro
zR?OpNXVw6-@4ze0l>I52z1(L1E3@0A@!8Xml~3;Y_PA|vOib-5b>Ly`4e4R+z2T{0
zlg4Lf*4oVeJ9mc7KHX+tVzX~!cAGRldkbXcYaD#9yHue!wZCMuzh|>oFuP3}pPgAV
znf(oyPqvuswf`4;X96EZk@o+d>B${JI0Xb84nYn>!X;va0CA9T2nk0-mOFsR5lFZK
za(TkK3d92u8N8Kc5m|M;R#{KH@mSY&z1DR-K(gS8;OhVPtNztYC!n~;yYKG)-~N1R
zzV%c+Rb5qG-Cf;P{Y*m@zAZg0d{21lSXF=W?nv5`$v<}6;vIoWKHerTv&k=Ja;xf3
z&ZNDV{1bPIO}^D8f5aw#naQoHKRGXtTuu>~9=gFM|I{W=z=KOY7QT*E^Cx98uD}SK
z7ve;!DR?8KFbAzeEU8uVCtZkSOPF*<=(t2B?PZe=izT&c{-jK{oJnVfM%tv4ZPEqw
zu)wR~sbf|B$uCCI)l9xRwALoS*Cu}&9<RPu%_ij)naM6^(w~NQGbva5yvd|ozV;V-
z`oj~%eW#99t;-caIz^at9g|-cs?B#dJj1e}Y?`YNJuLWeCbz0~?>s@TM$(N;{<F{!
zn|!%VUTKrx%H&qnpL{ub=7n&9KA}}M`O7x>pW*T9ZPolqne0*~?Hl5RrYZPAn=}n;
z9KEDg&7YJDA-D)4&@aR}Op~-ZQkXjD#FAPyf6{eGww_7zL!72GN%L*eQS`96ro&Um
zs@mi{SeuaaMkYTlw1~-hu&!n*9;`dysmFs=$Ew)_#iUGjE0Z<~-EEUTWRt!aOKR0@
zQXV8G+rp%cLw~V_eve6c9s7bw&DmttY=N1S$sS_TCLvBcn))W=J%~wqJUvXB1y3ET
zs^s<GMl#-{8w7?1=i#?7SdI)E1_E5qNcYb-w&Iy!X`4QvUN|j)dk9Qo7)vR}DvPzT
zVuaN1wak)M-7-tMOtByp=M!uBM4W9IGR4AJh_#yqa_Z5}OL5xS2`oTnf|Fxn>ZAo2
zju#7E5rP(H1a1#;>n#m@)?4sB%8#|)G7GH?BP|~}^vs2$Sr?M4SWE;OI<`gN!*{yG
zF6ekhTIhQLPG2B1;gQx`__-RsI3!vcZxPYP3niE*KEGcUwb>Z~fw8SMeE4FGu=}WP
zzXfM66p9FMAH(5`ZC>Tpno2S~&6C)T>Q}?zb7UfnhQ?QHo0nY%50^0-!4?ck`A9zq
z4qlrD1_4esRPi-0F$NBM$Rn8xJ{q){L4$d|DUFYUctwZN1+~e|aQMJ6j27(-hc88g
zQF?OW_`xhN-G<XM!wctG#u74{cuCLZfjOjLl3(+o5ec&%3fd$qgzsVF^*Wo?D~4l!
zB%2HgZFPshGZ_xYlr6@0fBfW<Of=OkV$DlU9kY$;6b`O4@Tp^7>%2B|&2RH4!<N9|
zs1eKI>NpGiD*PjH244)<s(REs7?xya6=L%RPRo{2+sZ5rn={KaZFZDgZJM@-3;do`
zF!`<*OmLWo<3pem!#k8{X}m=}fP6S+Jp>$Yf(uRanwH9ra^8dM&}>CZRZ)he!(}?Q
zv^IvVpAE-M$*yosody0jm}3O5<(lJf)S=M}uKCflDwcYU0zDqJ@o>zUoD5g9Tnw8I
zcVxNH0A^!1JqX8K$j#`k=qWs#%!NJvseVn(ZANowT$7KNN6qtYqd6w7Ip+H`mmAF@
zVuSG(5;O*YE)-8+WYcHC!>)=Gc>6MX*nx3W3GM`zC6-3%nc{^L?88Q%p8JeYUJ<3|
zaZi{VrDwM%lt<}#(-Y=LtKc~ZhclSqqai+TUK%yeh!7B-4vaD3C=)%jD(5=$LQ#5n
z%0LLl&KVQK6NRS$gv2O4?B+&|9=5zGF+J}Yp&}Tihij2>iVg)h?1YzK^Wh8Ljmv0B
z%C@B!&?*>x4zX_<<<Y!0@x*}%3&Q(U9*sc{m+9i`^tn-bhI>MJl%DaPFh4pAo+WTd
zPF!rl7c7m^bD0;u74TUj;OU4<CGjR4?g151dfxSfxlwv}b|R)cO3y)0m~TGMu5ZrB
zVMKE{C@qcB)7}dwc;aFYM4=Z-jDa)S^i1)>3Gd=+dggL3lvoW1?NF4StBruh<hX9D
z7ZZ%q!}G&y)y_?$6h1JqIO_CN!J%OYUO~+9qvu;AAai<noyMMmQG3BQYP@E2G%=;Y
zC_TJzpjQ*TGN4xnqx5)}^`Qi>1|~5*V~l`(&{OIO!6^Ex*?7|Mc8t3lPnlxl9Zq<s
zOnK0E$_(czQ(;t!2ya$tD8cgwH6*sdp;XCHdUkq3Vw9f8Jt4z)PL-zn&Z*K=b54B=
zHRMHj=hT9r@0=RNb1DpnM#uvA2}8OwmtU|Y<+NUmdk9Yx-gS`&apMsRytaK~6vh%w
z(erWZT@s}y><J-bV`4f4+=qESbT)ktwW25A6B48Jcqd0`hVSG+t>PyKYPAq*E8%cX
z65h#yBTdhxUN}z!t~Q4$t>h>@uX;jal%97zA;Wi0%uV;56LV9|Ine~&2(>1>a{?_F
zKPN`<L?|{YLkaIhK=+BC2)--$SoUI$E~+<fe7tea3y6H<2nB|`WkTopjtRT|r$^}8
zo?d+y?7|$9-~bat;i@a3W0<YR1w|*YjXiqjIC_sbdR_mgD)_^-`hfk_bi7fWf!956
z{DwEmR*)aNB%0Xae6PX_IIM}p6=Or<RK!rDKCUj_kRh-29E_w=zx%F9izs7w??7xt
zEOw!dorM_QM-Ur|#Ud9kEn|3BZes2*HlBBz&P}b3y^0<^2VPcrHT|I+Y=zk>s>e~v
z;;Y9JTN2jDE2+KpdHZP<YX_Fq>aZN!;2Jvf9j3DN;K(ztb&J?V(_S>{W4vznv^3V9
zyo&HG8)8#qvB`EHjETTud`<8Qli@7JsBbB%<Q0`o&f-FaxEQXMu~gDiZ5m~eHzqOz
zA+~VMOc=)cAQNH}oR>*=n+b#1?|mcvlhD%M-C!i)JtmEcpYkK)r)I1d@($7&4udj+
zcNjcJ<il$=Mtk{;^gV8EToy*><%JqI&4-rJx`@4M<Hogd8PC!OaLtRw@^+pDXY9w&
zlM9Cd7JEC(7gO{VmZvWZ9E*#Wek4yp7Bv>9;yS#haL>4m5^c<GiV1J`3j@&}%-0LI
zsfNHa91d+sc=yh^fheoI0WQH=LMun~dUwi^#CAB0uZj2JFvbg*8{nr9m;#n!=sg67
zj0x|4h>SUO<Ulc2em374IJ61j-T#Vsr!((XonoRdoa-!H7Ny4<FBbFW*40#a1ThWH
z6omJzr6#<P@a|dIvwfmM1M!~qoKYD;IA{}-G!>o<xCER>r~|$H&<S-QygL(eVmtOV
z;iCwzNsETSJKTg85o6$BU@u@Ew|KvZ)tDorY`CD)**s10=<>-W{w&nlJPRH5Ftb~-
zi_`27IRy@u#E7tI#WB2njDcg8wr^rE$%cJX!Mx&r35TvvB%%#a)MaM;$9~A9wm))5
zFCdJ=L57o6a7arWQn0-vQYGG9$FRGyUJOPN&6XW2;M#m!szjW5G-$*Ua%_*2>Goyx
zaB&WHMX=N+oSrH;lL*I&{!DW?#}a&^wo&$`V$$)Vu@lbjjDD}WYxCn(T$|4-?t#My
zieNQq?TdSY*Q@c`{CJJm=EtiUzkskRyd?%P@+8@%VSLOC;1W^dAU+}|d2?Vm*~s&U
z$To23c|?{8UK%2KYlV7<<edZlWP1l;Hat5<!{K})X2GGpFc;OMDgC_hF}b|~hRh9+
z&9ofOYSO<Nj+!K|#GWR7+u)GBJ)V4q^D0*n{04sBwNbes8TNJ;Bw1n%*L?*~^c8$*
z_0o3tmo~`KE{8+;%q^OJ-bXySRj_*byEpZfKgja)$lJ8G*et4pJa8ea8FcjfV@)kw
zNNf=EF_Un{hMX6wpdZdFo{*Pcv#}p=t_<gF&7dF7%O*VfXvyZqtj&yF+%BaJ`r+*3
zT1OjD+3eX}+ndtIS~VV2SX1kVi^_c1<uRVN3FASryll|XhiNt;ds<JESFBazL9x7S
z5c1MHDhxO=DD%cQHZSJm-JD|YaN<F+ylhYgZYIbD`Bl$_XX9K`qF77CgJQW*W4_Uf
zwLv^6rbUe<Mk`jkcu-7>8a#7wJ+)Pd2OXjHV+OVtBe&Hi$5<WWL9v}s<8q@Ft3y2K
z2(2HpU*@*X<QS`OJSdi<4f-)TGPeyT$5=zegJL<_pdT8H+ot6;h%<A(>q|T+wi9Yx
zYP4c)6Ay}MQR8x>6{~MND5gaXzUlED-+0gwT0f>$IMn8Bo39S>pjeL7xYcOI>JSf#
zX;EW~(Tdd}9u(7}#sfwx*68t|YFfMt9qWOoDGmk>DmEx<<FLxV`Q?`|bO<^ld8ZB>
z&Zq@TT>;)D-~z`mljV5v_=N?bl1>9=O`0)pa)~pk=a|yDv!`Owe0a*aGfK+BCoSyJ
zz1^6pv*v}%jgchSzzJJJQ)6I{%2=bC(`5|8Po6b<R>{e<O*H0QFS{`_Crp~gMf(5b
zY|9qm%K&2r%$B>Rak89lp1r?GGt15`8#i^*q^xOd*m09frc9VOqkJ5VY?UDl?KiHh
zd@`&`K|q_+#LvtL<<lUUW~V(DjN+bz`M<rPEcdF#FaWqWG{sHJ>h0FcYH>mfw?)_;
z7v}HSDQ-(x@LSUX_T1`(VG6EQTNma5>t(q!v)tANE#36jI%c2Sq1C_vojSn)+{vBX
ziUK#YxHt7v!>wAoiwfM)S?+I~DX=tnqB|3o26Np{VX`ePx%g{$R<Zl&l3X_>42x}9
z!4sS0)6m@XtP@Uv?Krp8vtidR3-@%I|J#z7g(+bAK3-&O>$NmO2OGa9A*}dsy!e5P
z@1oS-Cgdu1eMN!7K1wK1*cOyJrPytQWxToF-AwE}>}D3A2%(_+MF{(KuU(8(?uQ}l
z!+p~D9|+~bf?;>a4=$$O6Gm_M;@oDe5X{>B;ruN3reL^}`zGuL-xv%}^?dgRcO@Te
zhSsUsYPsilt=5K#$7H!5I^}Hh*<t<G!+|Kiuw%<uTc6=(*p_z3gx$7TooTBNDbsV^
z1z9Y`T}#65K{v~Vp~eT`y)cy9zIDV+3-drU40qr`Y#w%hd44X+A5ADnUH-z>ao4gf
z-2)Y@*A)q@|0@;Lxg{aD5W-c9wz?M}+h-ORxVz8{zgqTy`>3;N7!PRLrd95&a(63^
z>pQLq3c~JIU~Wknx~OOD&a;>|C#M_C#l;Pv#mvM_#Ah?-6~Sm+j%P7WCeVCV?f$Dx
z#~tGuSJM=rxhNPrdw$b|<Hi*Y9@Hnl*ohmSGXaigvrzU4Jrjq<&Ropu+&^RukQw&1
zX2N1w#tvxbxLv$1H7q9j4cx^GRLy*0%tBtZP-_j(nAx*t507GI5m7na(cw(y)pAh(
zGUoJ*^+L}yU)<)S@tMTDlKQMg=5(uRf6v&I{8t;{!`jMfHuyU7@~(|H*6*>wH_h$h
znc(Zw1Iqtre-HOfex(%OT&yu@1TixfR4?YE=WnsU$K&v0?C+V=`Kb2y(Ai}1lanO>
z4EuXL?6l8zhB!zZCXN*+iKXHKajAHj$YnCjZ=-mdc(?eV_^9}_xLf?K_($<Gu^oqk
z$hW&VL#z;2kZ50PPiz%sEC{Pq{PmJKm&bgzO1?|-gOYbjen#?(l8yZ^<oCAZD)DRS
zeJeQy<0|gAvDlo%{@O{-l5FgOL648Gj31!*A(FX%ocT->7l?dLq`tBDh4{-PU!(Y2
z#e2lZ#aBeG3}?Pv5zc%*mHd@t+^9`_5{dY_lEWfj_A-4J#rKljPx27SW5nrVP5WDy
zD1420t+<KAalBF7AzC|Id}GZ0zbL*gz9qdsiU-6mL}Nb-=`wKMF#U02Qxf|Ni`HIN
zSIK;*O#Q*)NbwxSj}vE$Wumczg>;uu2Cot~D4tJm+%F%V$Q|ONB=n8FEAUmxzgIjb
zMybC~JRtH<1DVd)vjUAhE3gs6;hKsa#cVN;gr2cm1r|ykrTBBi^TgTWG7|ciit7}9
zwRo$zMSOsS{$pZIdsKgvp0z{uh4j7^YucM?n&{OlEM}9)|5UNBSktc5InuZGq-INR
zp}11<7mHVm8^kRn_VY{eA@Mhge?t7N_<QkV66rn_4~v+MFvlk(T6<89B%eegU5?mO
z?5+5IVv#sXoJt~HsaT=#rD9F{PB%*L=VDEJPERYHwd3@b^ga;xEB<pagtfoycgbQS
z66I+jwij#KW$Gt=YmaG^^u~+R6+cT{Dy|gQk=W05;w=ilL%d)7wfH;<{nx~I75={X
zxp+`Cc9WoA2af5Qh$oP!Z!58rcqWPKsIiX(a-$wjTSJc9D06&4a;!m`7bf6|lG}+n
zVmC1&7KrA)jdXks$b80$lf>!bEOEJbq4-nr3X$`V%!d<?<PG92;x=)I_?Y;V_=5Pd
z_`dj&_!rUK=aE0>C%K<QF+;2?wiMflCyVA!Ads%7WNZJye2;+efeJ4a&8sDZ^Ybe1
zkKZ_voE9amz0xI;my4H(KNUG|M*XYBO`;iRAbgADZQ?!R{o<qIlVVM~rEe(Qj60Cu
zpCx}R9uU6}Ihn%p@TCx$EOJhQay{`l@dUAz$d~xkGvgGnn`ARyf!s&(8RBrUShV&^
zCrP&UN@q*v+i>PzA+8kpwwmF5^-FFNZxQbhcZz0Q1HFBc@$s`s_qF&}v8LTo&Py`?
z`eIYjjBgO$R&ocCi?yiVU9|Q``$*>6EyfQLhl|DHIB}AAo;X{)Ks4ha<a52`8$@ew
zlwYKAKW5wmz9RW65g$dHcvs_rB=LCB+6U$5g3PCnI6ySx8-#PlobkmXKPRMoo@mE6
z3nVWUSBm`Hkoso4170ur2Jv>0OCG7m&k@N-#HU1S@AGBJuZed2^GC@aiJyr4o{{-|
zC*rFNBd3f1+jc$|s2q#M3q>=Ig8vH1mEuNmvv`O23-MmjjIZD~<16qfh3^($72gu=
zcx#Vj{zEI<?JLpR`wViNg0MufmRLt@F18eF+WG9M@Lu8>;sCKw<cDnBj~$myl3dfy
z=OTq$d!H9dzEtEFZOrE?5%wXByji?W{JFS8yjOfgd`x^!<mYb8*N*4jlKg?VN3`}o
zzmWW`NLxirpCZ;0YmWC$P<Sh`qnIt$v;*2#;Sq7LXzhWHmONH8<3g0<JjpfffLi;X
z{6dc9we~-+mVCW<gSbW9CjLr%P_*_xcS*MPKYuIvZSg(vV{xBo?SCGU9MCu{LA3Ti
z>q@rvKTnX%51LtzuHtE8Z!sbkh()3qcOu<b$rHtM#hGHcxKLasULam3t`V;luNSTT
z&n=RFDZ+AsDfdqCaq(I4Me%j<P4Q3ShhmlZsTk6@)Y|{7ExDd}qS#K%7Q2e4i+#ib
zafmoVJX@S7TDzaKC6|dy#O0#3_xUr)SBo3O8^l}0ZQ>5`e$m?dd{Xi=Vof`r?<)L#
zai4fVwDvu}m7I{O^H{7aHWZtQEyR<=j$${_+WX9tZ0&sxlzf&rK`aqxh^696(c1T1
zFL|T5P23?qF76Uv6kief!9UNJ1L8sP8<7S87++g#A)Y9nBAzA=7Ke$G#Hr#U@qE$R
z*Q}I$i+G1fiv!&MQ{oHa%i{0Fw?vvGp#FaGEAg<%|0H32qDY$slpBj(#8bp!;s|lJ
zSSD7A*52h^lJ5~|1cCYgQ9LYuCtCZH&G4*9z0<`$BCRGc{9Mu6i@Zeg4dN}LwGX*n
zvb6`fOY)22E26dkxJU8<@e45}!`pu?vA)<y>>zd$Y1M({?JEut2aChSVsV^k?LE>8
z1k=wK&lgvSv<kuatHh1sX7LX37oxT2_^{-sL~Gyib;)mve-=L$_lwrPV*t|y+`qN&
zm@e7ccWfrPg?N%^?K{$r1=F7)4ibloqr`K>nsyy&`GV;ei`Jgw#geZOt$oK$l5Z66
z5Pu=wE#4>oMtnltExs!LL3~I2Nc=?nTKuaR!ix@;H(9JL))Q;meQc}n4q|7qyLh_T
zM=TJBh$F<a#fjn+ai%y&TqrIPFA`UYSBmS!sCbjORopKAN_<d!RD4o=UVKS>LwsA@
zEB;0NN<1vOb-eaW5^Ia~L|Q^&dv_GOiao^MVn4A!93qYsM~f505^<(DM_ec_5ib%~
ziEG8H#OuWy#5=@ah<A(ki95x|#plG`;_t*ih_w8|`u|1zN<1tk)%D`j#QI_*@dUAz
z*ip<DbHzNdzc^4FC7vTr7N?2j;zDt`c%gWixJJB2yiUAT+#>D}?-d^w9~Ei)hVAj1
z__p|-xJRrKzZ4INK}>%#eWI8l))gCz&BPPMb|MWCFnu@ibg_>(KpZR%7mLNo;xw^T
zEEkuGE5*yjb>aqblX$zhRirf_mhTbqDe+nH74diCJK~?jJz|ykrFcjT)>r$9b;X8a
zbFrnEC3Y5jiG9T(Vxc%%94pd*5$iKwq#Yy5t3;YJqI{=Fi$#<l6=}GL@^3}jFQR-{
zq=_QR86qteQEnm9U=ij1B5e{;o+;8a5#{9~Efi6{RiqIj%Fl_kMMU`>ktT^Ke=5@I
z5amW9jSo@oAkqdA<z6Dq3{jpe(%KN^1tN_OQC=<5t`OzzBFzg?eoUm5A<D0bG$cg%
zOOf`3D5r?D7DTzJNTWfNJBc(2M7gg>%RrPzh_w4dd74P`Ka>}Xv;su=a*>99C_f<5
z-Vf#HMOyQr{H{o&K9oNbY1@Z#qDb>Slsk*G;zRiik;Z%|7mKvlL-|6HW_u`KBhq>g
z<t-u&^iY0Hq@5nhAB(iYL-`w##&{^#7HMjSa!ZjGcPMugX-|jpnIg^VP(DYbbsfsH
zL>kbcyg{TL9m>BDX(fm9PLalPD8C}o6b|JNL|Vk5{Iy7XH<Z&wn!TZXf=KH(lsk)f
zz4U{2uxZPU`Z!(x`F60e9K~mm`v2@;qmA3b;Z+OP1$kRn(E^9VY}xpwpU00I^|(IB
zZg_odwvPD4s|P2~NcaN2i<du6M>B^=J??K1oXs0v=Vs(Jj0v^bxHBR9^Lq~YZO6Mc
z=Et(w{EFeXY2bCfz;lmh?2b}AZo1FU@Maj7jzr(Io6Tbi0{r`3avHwNh939JaJ%0{
z@Y^)-I%Vx0Crpnv8#fQKKfmWjcyp-C50Cb-{4Rsvrh(U~M1Ck@Y_oBfBE+BHo4)+;
z=o`y#6Z|#}Gr0-*{nj3AU)%=x{rP=@{CJ#LK0FG=^4kJG^J9PDwlE7OD=>FuH^$N3
zBU-)5IX})0_N&m#Lt4Ape)TW{{N?-HS6>WOV&!`gepIj2rmx@m$JxOSjr?(Tu!kbQ
zJX8>u?;o^-y$1c%e=f02xW!jvcIlioyHogBcCd50o{B$#=5}m5*kihzT^z*@_9few
zM>01hyc~)oN7h6d!-}jM3FM4ve#2fj5LoN%Z?ZCYAe4SrBs0>Vwy!hZ**CPJ`F=N$
zx;vEp)hB`Jfm5^h1uEK9T~e_C?u(Z)4g@kj{v=Q_K2mnZDZ9t**_7(+KV@a|flO!X
zfy}^&$UFP;Du(V0O%I&Dc3-H%L3rlAq|rAZZc5c9qu1_Bs>s}zIQ_(`B={36=2hJ`
zedxY~(QT@drmx+X0J#m~E~%Jb)du@(Tk-pslJ}+_w{>r7W;#l_<HOne^Ui3NpSbs;
zM7Kk5??nlL4Fg`M<?0<PoDR<Z`&Pgh|NeJY1UsCyXJv}B|KSyVBgqFsZgk)AqZ9Y0
zB>i@uQxWR&DQZ=3Utsza?0W?2_R2m7`)@nF!M-5&dr`Ihe}J0)s_%O*?aJSroVUNn
ziu(Iqw|%4!YMEG(x4&dXAooLPU>}HWvm(h@1Ll!fmmFN@?4Q2ktUZ;fLz}w$-Sk@y
zWG0=pC$(<qDkqS5ATwia<k176VDf>cfyBK|+LlIl9LP*5iMVU7j3it+ZeN|zJtD*Q
zB{fNn?5`^6Ic#5I`|VXFP3r7RXb-tycw`M*IJfS;(CE!*;TBaF7wq1bG<{;##i@n+
z+$Jrn5__&e3ENa9Oy7-GEw5@_5Im3>Y*}?{K_T+Wu3FKgtg2PdiB)Y<PpoRwbAHu{
zqo-8eFuf&?LS5{G`c|i;Dk*h-)h(l2R9#ZgwyGsss5M%s?P$dJ>{``odW)*tnoO*^
zt>-CKCss_YTFE0=kW=L%|BHK~$Be$?rIft^XWw0uBkd#QXzf7H?P#&KRX2=oTXo}f
zq=37mVt>`dCgoKZ73{C-+dii%vB~zT{_V@EZtaQwG5Sw04cQke$UvKAphYrshU`o1
zIRt&??K75rKK)L2L+JV&(FVZ{2^$mh*ExClfotpRcaxm`4=!ixqwO;SozeQRh@ILv
zcva%wOOl>G5K2kjyD}Xi$KR1ZFS03uei|%`42z80S6WfXwmr3SU#Nm@R(D_0=$nw5
zy|)s*x2}3`CEAz0w-6;^@2xy)?=8;%$z27J4w3yllTPc5`p3^C_N|Bej)#rxP&%x$
zUl+XotUVW`?8<jK_Wt~hZJU#Of4*xQ&Z{8H9ze;i{->6VJvn)=Q|FewPTk(0U$-sP
z`M^=i81LWrzI4S0r$p99wtbiv8Laa#_XD11jU(BSf(XyA@4ou>yG<XS5;<$nij)l>
z_KTdb@3H9&uQcZ!&pw=QINoh57~-|W#pXQs+F}pRvw{y2_pWru?R$CpeP|!1q5guZ
zTPvvZ%f6qzH1LD|XpJ{2zWB5Ai23hjbLk5OXf!f?AcQYXK=mKkb>{sDCaBG_)Ic&X
zn6Nu-7KH?pc<+U=>8ZG#xlhsG$E+p}B~?&JP8f!~VQl&xNO5D+FGF(2GD&ukQ45tq
z2!@i*q;?>=Kc(c*y@*TrHB(+0Xa^*QZpUv@fcMt`7xBQhmF{(ctB{220Gz;_yYU-=
zOCE%<z}yw^&ZWp9L!gYY%qIC##+EboRf^^&J&&;;!lkTX?D-VyVMi%kY7|&Xk&BB`
z`cYg)aWQ<UG_|~((io&lrKRN+l(?QDr8PW(l@vLRn}VT)M9$8p8l%q_usruNmbC~N
z@k<OOQp`7!M(l<AcnbgD*NeTFA`(e_6#i6NY`%~=aT+UiAq+Mfsd*|T*lRXYfstUY
z*+`sNN}XiWaT+NN#+NTzflN|iciDKd&}=DqktT6tI>h{#$f=8zE^G~>{58c~7So8W
zF`!JLDFRRAd;awKXcShn7OZ&A$M3LUd7u_-d2&#g5eVD~(EammdG<~>);!bNrqgg{
zUg9-<)2&I*jGk$yrFj-Ntx->jsj|l@F)c2lDsfwzwS2ZVGk(0SO)fx#NzI*RC7M}<
z23wmXyS0g6OW3V0Joq}B;NTlpd<d!@X<f6SQ5Z&ex*Ug_1&6RM#dU`*;b2E>S<Fxb
zWHUg66$Fmcyi~>hJyf@?=_&B^jcqhF0;?{@<cMlxj5)H147VGT4q=~him7%V#-8vN
zLhD{Qc<%#tdR~45!So3AC;tEfN=myQlTB=4T(Qt9qN_SRjp9gx7bci;B*w$J&Y~qz
zdftXZ_(#AXQ>u}~bmJXG%z|^B1xupz%=N-q@CS@{<U#c2n@t@?61T&_0L_vpJzUZb
z>kUMKDd#9+2%O1~9@ZPy4T!sqcO=0kKq$eQA&+<k&qhhj)*8QF1&aw@^pJ)a4rlg2
z&v-b5R{)p7!R%UjlpbCzAWV+ZbDt+nGj<Jkdcuq-+orCmW--we4z|ZaQF?lq@IoTb
zhSS4~xG_*hk9V94iSckaj077J9WmaXrXzUmSxh_*hweEoO3w?PFe6IOo1Rc=te4b9
z(_>eqQF`Wj!uTk^m)Ho0lZDu2!b_J#>3P=+=P~PHj?GXa0*8Fcqx4Migvn8Q=6k}l
zC_OZB1GO2(BpbhKz#a&G(13<q5~asG<U`r3Uxq`CiFe`59_Znd7lg@CdNMs>T9lqf
zo-iZY9-gjnXeFYr37@khN)LMt!ij~(TTCoB-l4>5FO*mV2Xix_C_P-5hws&i?KYeq
z@3bo-cEX{^#N%+V0~CtV<8{K=IoKMN@OoY$(H9PFK@5UJTP%#yGtv{h^Ni1zP$JkB
zVRD051BWA>9;L_Yk#m~*dgPo&z8*QJe)LtSd1vg<_u*wn#0T@XKf<!ml4!g~&RZDG
zgM!y1=aom}J#xf&gnQkva0$G3d-)LTf4E!?Wl!4!huWk^>EU`=2u-8(@FN}wjiU5;
zU9Yr$bRC4NO-%X1C_T@3!jdR^Tzk_WMi3q0u#+>{`}jQ#j!}A)9<TS6HTCtrvPQn%
zS5`lI8Pu*eY35=l@ND*kB~f;|hvCp7>~tTQaAZu6V-6=WrYF-A8u>aMGG?dChQpPW
z=xLO&4|=?7*4!mgUZ{B8#XfwOUtWbT_d*GFF>@^9eGSKgeT|(7Nr_jj5<OlA8$o#2
z`=KbZ*@mF$y{m39>*rlBi`iLub@bgB-iJExLCC(wA!Xz9kTSi>&H{U9&xqylYWLcu
z>D!Yb1f4Z!k?g67#y*<oXGdimxzqCxCSUOUXW3p#9bP!uC2e}!JrOsUbsO)Cqn~wU
zI(89uk61eR**h3V@@m99NM3Xp&V$b*Z`07v<IOm-k>?*wvLPAH%LEUTO|uhz9v&;(
zLsi$A=X@Dz_r;KQ%|CC4cnl(<_HbEUhH~RM#Pi37(?8lAgf#=m3eP{7yj$TrLGM7V
z8Q|q|^n50I`hCfzo<Bl9q;Ow8eSavQDV~0R(kxMT)(j$5hW<a4mM1*gZXjuvwL5Eu
zkV?ykDYNnRbqEf+{dm>b?xpKz<9SDG;)R{T3(0-*le}Fqoz;B}x;?$HeD0U^M0`Fe
z-7`pDau7bmrlUP9K5QYZfLv$%bI0@ESX1|1=q7r)gGiP+=#+-Z&R+Onl4V7BQ*xvi
zK7^d>g*PJSd*Nr1yd^`w{?*`Cg_GX?%WYB3dDjb40_=6c1Q@+%!r^X5a4>^=MIbsE
zo@sDYgCR3|y<5s?VmTbH0mS2Q#@ZZDw4rbbPB~N1%X1C)Bf`796tS1SXF`V)JfJXW
z957e)^$>7fB-qHfeZw{#&aPf?C?2sA&J>Rq=yfK%h}dMpVV#a==T0~kf?l4WC<O7k
z@eU)J;`A~(HHW7q98;h@=<N=Nn>fM2fH8Y#PhncQ<EhLGBdx&k)a5Bkzdcn0&S*4>
z*;?bbCmhYrjR(E^>e%<;<wc9Bcp>#}h_LpJdZ(L0781NZp&6FN?g-Skw*+QsFR={g
zrFJ<Snvh_D8O(z2ls{g;u_%DqKEf}*5<)7%E7aP2TPRo=GluL~uy5gvjAo+0i7DtP
zf(5lvyyz9fAxDD6wYjjkv%DyRCB{7?pR6#!qX?Eh!I{IOVJm{X?n5Z+0k4W~o}ijT
zFvkAqVN2to&9)G{R<(63b{Lg-4>NlPSylW4gQ+r8GCZEcFqWCOO9uOMn}TH60Wk~C
z^kUm;2<H)HqaoRFl3&c2a^43|1o=US7y@U~vf0=W2q#!`qfZa_k8rzt^HrM>5U!0X
z{>?9Yx2}#T(cf$a=$~wv=YPZC4`wtbq4kb5?t`NeH|~R@;xq1J8dJu7zJPI``dRJ_
znDznEa&w4gVHd`Gn&rCTt%EzXnnb%Yi?VXuqOhBqb!UfGgZt;?bjWclU^*ttuq%Gc
zv)o<IF1IY~*3CNJeLg_bJ#}Zgi^8jrwp+~2DsZ#2+y-H{VXpfu4Btdy<7W}}mF14l
zayx``+`=sPRhWps<NV^}H+yHh72z(}Q8!r7f!QG%>S@a#_i_AFCi%#+Fge5s>0a0Z
z57j07g9-I#dT8ZgxQBYiOpvPtlT9H0R1WI3jX&G?=X%PS9#TD2OJnprWxT{;`f?AR
z<i%8YL3KRLG4NviJM+R_X?bbl*&AO@-`*YCbk5F38x;(~kw6n?!xE9(G(7P1PVUNO
zS?=1v1IasKK`6^w5bBt7a;J{jG`^JOW@f?o(j=G{q9LI6VRvLM3<<$34~}u}4c~u^
z8-}lJ-+H1uK5P%x88BY7G}rx0U<%CpY=U{8VjgrI@PclxcfcnWm>w`|rMnkKjuwTD
ztsi3q#j`Er8HDi+s`#ht97g1r-_Ej06SK);EV;-+&5t*RV@{YOjk_Gh5=_h-O&8A`
zk*sRS42&_5)1@;k#rO;k#mWXNGM)vQBlq+V8P18732ic9R%gc;^odzSiW|h?{{O43
zAH^D?vt#;!wO<ss6BRQ9WLhP5Ky>*0c7&{HAY<7Foidx&dUE*F8H>{T_3IfviETOD
z*npcddu|wis2)CJ=ERc8lS?Ltht8cnsidrI_S~{|Vc3Mr$}v{qvQN!9HGC5O0KQ~G
zSxLL_IY`pUnvOfU+sPC0hwhW6h4DY|=a!v2dset}*X*vRcK->+N4U+=qCG5_Ey+l)
zW&Y#b-uZaf`yLxTdBJ;AGg{}TIemIS``^??Po}MiVaVYc0*+O@Eo9bQaFAhT>mywZ
zv;3QDR!YP}TyH)j7T}r{9x)N=xk4kp9nFRh%M&jnrTF$^Z1{LD&AkB)ZTPf`C-?I8
zU)gZmu4%rfOJ{4j2Tv3@)?7EqS_d()!hR9Nq7crckccwGk}zXC;6xJhBOMjqMKr^6
z==YJ##~`LZOXRSN@&u8OLX>BV=Zh=FE5xhC>&2VJJH&^?$4JbpJtaO%VoK<@is!^0
z<@Y65N&ZaoUnK|8FIcX068d!{A1^s9xxM60l24UvzV%0XzQJSqk>X_0eA|!sGRbBP
z4SA*Hwc^zz!Z%C4Me?1J`2vvf4@-VbviW8o`~8E$&A0iGzmm-17|Uh8y$6jgAkaKO
zBflPsKb?eZrZ^ElNHQOunf@HfC6cF0E|<KB#PL|Ka6ZH{KW+?1w=*>T4KmLMhBp$;
z=p6EilG}+nVmFbK2uxQX4iiU+W5n^|Tyef=`W@1*kbJ3lnOG@aBi=4<6@MxIN_<#+
zRD4x@UHnkoE1Ld?{eLC-JJIFwLO5r2$>YT4VoR}|Xl+k)mCToSOxIiFOfcm_(ez8m
zKao5^oF>i?Id9B#%fySt)uQRIh`&nmCh<n`4)GVF>9^3oPx2$8>AwhnPV#Q?ccSUf
zh<{J=2jV{QfM{M~LGN41roTf@QGcYtYSyQ|*i398o+Ne@yNIWVy~Mtvv6Y4V21_0z
zju*M$fcvwyC(Mf{$mXRJxJ>aEh^xiRMPo|~dgiaI!J8F+yLgv)kNB|osQ9$_y!e{<
zhWJPE&tjGMsd!lYPE5oj9_y1T))5<sf2$3P-b!a|b|K$El81_Ci$4*~i)H8;TV7yI
zTV6}0$9G&T=TF5eL{396e1m9hTihafo47-KP<%w(B|ax|y(RPez4)&9zPL}cHoy)_
z{zj~6BZCtj%&)%KOl%=?>VxrF;wj>3VqcMOMW}a{SR{@X$BHH5xnikUE-n_AiI<AT
zmKgG{lzff2S-e^Nxp=3@=@6Fd0r4@>+S+(c@*ASHt?_5c*0#oe$zO|q75RUK%-`4^
z1M5g`AX?jFVae^plf~|0PqClaUmPk97p+aQagwKq)5S8;+S*ty+1lFpndG(NdePe2
zxJmMD;x=)IXl-pgEZN%HcviBtweh-SYiq;WHnX-iK2^N6weg+gnzqjBVW7zN<^M#J
zCy1@Yj-s)FhInHG4Ln`p5wSol5=V*S#mVAKagJzgqanW~k}nchiR(mbD=jMdCUL8{
zUHp~!p!m4BOMFSRHq_pf{I2++xK}hb)lj}KC4VPky`pKabTLyrPCQ<0EgD;E$fuL!
zF5<ClY!pjxjA(6Z%$7V~v^LmQNVc{%ekOUXxL({S-Xz{8ayghepT$STC&ib=*TkAO
zHufmIO8io^Ha3FEUjB)qwXM-ma&xhzm?d@=dy2h8Yg=Q8<dNcN(c0FSB6*fLS6nKt
z6jzIvi&u*q#2dw1#U0|k;-lh|;@jeT;+NtfF%gUA%=JyID>f9Hi!H_WBLBpi>9|0T
z>?>MZ8HJKZi(^G=D`UFkx#E10EBu(>YO$t`j2jhxt60-U2A2df{gdL$;%nmD;(OvA
zu}b__<g+XDNfk3hE-PesOR>F}C3Y8kid=X|{UPE=akMy5oFdK==ZY&uYXjqQ$?L=o
zB39L#{cIC=h!2Pli%*Krh%bw;iEoSViF?E<@k{ZL$Y(d!FHy`8>xxap<|3C>Qopl!
zy4XiNQye6Y5YHATi_^r}VwqSWE)_2ke=1%rZV+z}tu2nNlDCV$5+4*F7k7y-im!-o
zitmaaihIS+#e?E^qKgMtwoAI0DIPDLAhr?Pi#cL9v6t9a94uPf9>tQ!h$Z5=;v8|F
zc)qwoTqXWY<hodvd$V}ExK;e6_$%=d@iFmP@kQ}9@eT1$;)mj2#LvW<Hb#>0x{T#X
z6YGi%#pYs5vAvij*0f1-rosn_!^L88vN%mF7Z-}lL~G0B3dxn?262<PMcgLdBi=9m
zMtnkiPTVd2L3~H7Y4e0DmDxUj6%+C9jdH43M{FQ+DKq0w60Pl%E|O0ZdyD<Wfnt$3
zN*pUr6pv*CWwrD!7q1ep6>ku45x0pu#QVixi%*Krh%br172g)$6EWN}wovW+B#5Rx
z@OWTo-qWFd>Qlx`PW!&e$tqhkvwXrtuzaq^Y1UU>vasCAnmnO=f|E6|4F8IP*X>yh
z%<{iz{g40r)Hxn)g4ZUoH{f02_iuOwV73<cr5+w(%~n&7aopO%Vc2p^y=>^z-0%B5
zVA`y=BV^p}ojipv414+WI}7U2aew{cY#HD+cBgN!h4;nvgWsRu@~~&)ocXaI+5C#&
z_vd#%#;CgxW;YvGf&lAh+zJ%t0Q#lfY}^C{`1ku!OUD^s_sH*0%b{n}Fps$?SePDd
zHm(%1Kfg2aa+Lj_^}y{aR*y^Iw`t&Y)<J=KcC&F8Ai$qru`fSdhGO|$3%^anJZ?mO
z{F_m`*|@6^;LmRw^5b!0`S?oMw(~9UGY$I#w=w9DeBWg^#?fsTt)7EbE3>VV;;8p)
z`E67w^zy6#a=+Z}hx3=O)K}knh_mH;27Xkp6foO%<aeqSK<<+p=T3ah;4DXeZ<rYG
z$Lf*3>N%evzwrp<HHp_J?l%*TW%K7ZD2ye#2(z2buTz&UJ+i~`?O5NRcJ0!=ho^n)
z?@v$Sfyas>?_590X^g+w>TwUhIc*kkTHHAPQ72s5D8lc<O2+s2weyIvNo<mY0=(v?
zH$+WOGy&Cr@WIv$M7ccp!Djdpn;%wvLIe{oL_{!{Wd463l#q;U+=-0oV}3(P^C+0F
zseq)*A;rJl;(6!J<WD2^6PGX6-Rx2L#TQ!(nQ<tI-}hi|hrGbf$RA&k-3ck-J^bKn
zu3rI(p@;FClpZ=WBMBPGyh`G0#fyMoD<_#JRcK%a`$n);D4EAOG)Q8ylW-5^!5O=O
zlt3M%59H&=`)-8{oDVUz$O)W5PZ%L-<}w^%{=FzN$3TDPKaQd~iO-~X8C*K&0xv*H
zex@{!pD6`U+r$t{im#OT7Mbp!{gqO^Kw28UMM^LqCe?Dx2TKV9>h(xPEwcjO^92)L
z$+^k#FPPFG`aWp-@n0#iK3HmIPMs#6pJz#I<E0x*6$wWBmV8kKMMTgrg0cK0X;>7V
z*v5{7<#9v<xS&&>Oj_mYUl%b3iyW;2R&yf2Y)4yO#ytF+Umk}e7BnBI{QtGQY~s0d
z=1rJ9ZqkIZNfRcQjGH{A^YC%!&N{bz+?0QG$=NO^5YBJb3QN1%^bQ8`pI_CNtyEh>
zGi%<=qVfq-OUj&oXxWT^i4InR^f>DOJC$Nj<t5*@Y{$!jDZRhO;t=!bZB$l{wH+mF
zC#SUE?2;){%Dg0Iu~4jbX4Q)MIdY-O_vh`kzoSJg|J5see$0}tqaT1+Cq2rdF8{h8
z)9>thplP$`mWR1YNXxupi>m(BD}ZqGz_rM~28iPhyYbT0CnNKM(1q?r!OH{x*6V#*
z+d>=KQJoj~uUOC17Q2eyfjDA}Z$D-|PkX52>Thl_T+cHwp4`j#Sm$ZAH9kMoS8b>B
z?3?@}|Jh~MVPH(iAqxLf<P33;$Y&;o7mFq046#gHAzm!56*q~uh+D;9iVuj7h;N7=
ziw8vx8d;78VpB4~al&G25(Dh+;%Ox7Be_8GaLH#&o+R0>moV!hkj|`&0J(8L?2RPP
zHIn_r>|bQxrQAX6B${?bcwfl_#K9uRf=o9_oG#81?fRAq$(M<1#B0RsM2?n%N%8VQ
zH2K@|4`zL_KR%am9S^S+l>h$sCO_Cu|I<x*{ad|D;ZW3W_UhOX0er5^Q^bA<_L-bI
zbd=A5!=aCDL*cu^7ht`7u=3}35JE8`k3%^7md$S}{5B1|&N~ox(WA}AErM+QjJge@
z{w>lWY}`Ef{req?7arRY#{Dwf?)OsoZ5nu;VR)bp)1%GCT?pBqA5UDKv&_%`E`{ff
zO#`np2l-LYZZ_^31o-pgJb}%RmkC?GU%+qEFpm|;kJlKxS??VP@aGpse)hQGw2bA)
zcN$ES4abe|(>C$RNgLzn9v7|NN?ZeGONX#}FUfDC_}^OWLv~|5xIGW&FW*VN`tr_b
z>-#qRsA4H#wlFI3W8S6oKz>y=5y<j!BYo9##vs2u1oAqCS8Ha!Y<HFo`;BcI5l|SD
z;`w#z(p9#(yf-ArdY5wQsa?DN*mo(7TA3Zj-la6cgXYN}??0<@`^IEgGjbb7Qq~3*
z*RCAcG~>!z>l#NAD_aFtPW#P)a7NQeW@W!=!2|UZK8<v4oY^Jysyge^D&1-6l`k9!
zyUCTQ8wwBB&rPVT7b!fL*)g!LNu=mtdT!yt&_lt>!h^}VX&XXd<|l;*)1RY^n5G#U
zXkY8a<tgi@M3UCkrlq8WTI=VMp{)`3%D}bh2Qt&g91M?1*tqg=An^F%gg|iP<A)Oi
zp-l-JpFHdao;{otNQ{OLrS1=G3LHxM_M*dyQ-|!q2S4lc4rVqTbFgXp<A<H8OcR_M
z+Td<{^l)J6vxnWOiPyC`l=>yUe7~;$p2Uphhuv1eX#T<UPZBncIoN0h_R#97!wIcI
z*C$4wIGoYy*~5WW59YNzl=^Al+J1Y2N$zzQ9}cYQcQAR$n1l5@CSHf!S8*TCswWO7
zt$Oxw#;TM<?tzmIr5^0FC)stc?Q<}co0;RTO}aL4YSP-um#&Uvu20!;YUJ)nooFyW
zWnFEwLuB_`2Q$|+i@59FI@o%7;N6QO4I+W-9ykyV6(0<xC2YDJWqk6m(<->>$;0Wb
zo<`|ds^n|?9SVKUlDUThpM4%_7wNml4HiGrvY)##klX)YsDpdu?_cT=N!yruZ9Ym7
zg1x8wgPG~|bJ8l)udB5_a9ZkG);ncQ{=wvq>6ObqKmN{o#?n}mNNFT3@<HT}AJ&R)
z`*06BxYx%+fosu)(x*WB)SdypPK=jfuOQeBCGbH5FS?$DgcohopcCqepJ210{0$^u
zNCXpxGUs5@e5i%;8PuC6ChR5go9B>Ov)N~*2}$C@&d_@1clMPG@m{}$_8`P<bOu5~
z-H^uZSVHg5>CIk1F9$eok5%}^`?p^s9K|w=iv!7hDJ6&a>ICoKCISgd@e^7dxRw4+
zhz?y5cnJQ)&>s9IWrn^B@k80<7Z?>txC?=N7uN+01rvfS9p1&=#8_8iax$J`_<qog
zcv_`934Fs7N-(b#Qv$C;H*h*M9H%wB+yd{x!&h^?=!qaCjjJgGy_rAnV`;143FJ|{
ziefnv^<iN+Dow|C9ZsO%m+-y|SBooM1Nn?yf?R5?gC}qXMJ|m_$2TEPAi}I3U@Vtk
z2l`Xwg2-B|Sl~>Gyf4&Z#R3B;a+zUz@hlioDqzd>$K@3wtSA|g_6pL^j>U4V8$=s>
zCB=!bsx**EkH=j)eIhb4691YqeIhiCbRDG$Htr9QGA7u#z&Y5V6BuOjz)hjn5SDc?
zE5`r(sl^4@o_LtzXcoPY%BSNBU2A+yoC6WZ_ag+<=CM8YE6dhST3W9(7wJL`W3Lj?
zUnJmtBr>cGC3=$nCtg{`tt<u6Cbb~?UT9|cVpCD6HV(^SHXIh5$mg4z5)#tinyib;
z!<^E7<KYW)Mv&~1Cc-4wPXxq!PJ;1A8du_d53f22D!I<uyO;U3tH1YbX|xLoFXxd~
z*Z<KjV$HJ*UV7qA9NTeG>=o+G2;Byk2`da=Wq;Lf?aj*)$>vdpJ_(oT46O_es|;}n
z@Sf2ut)a=#Lq>CCWoT4oh~HB;gv)g1*U)4rKgmsW3M)fJl_B2pBSv#>4NZoQF`C7d
zp|dMP^q0dG;M07TZ?XApzQDjMdULN_<z7sU3{{dVRlAnhqRfxi(6gMi8<!;xYHBL}
z&&c>@WV#J569c9ijf&8R;A{iX&#Qf!^F^>-h4a-ZU$tu!J2uVHrrxm~W{)j8#qG-w
zY_>M|_2S3cc;8p}jNJfd`Vl>wjj*IVO3xdfFgZ#Ozn*cOCDWqx<a)x4=t_95HUc^#
zJ**b&q7ZMJ@P$jF^t|td6W&>{Ha~tAAT9P_ws?6*GH);0sG7;bLGEQ#%|tNs5MnK<
zp5&~3Xjx)j(<p_{V*$BMqZAIt0(vx!rXn{M2Ga_*OtIAdU2vid(+C9jg1se^ygEYv
zKC?FpBVz&B8-<Cn0PKyz^jJVw7{$>x3*<2fIAaN3P_Z|jDC6N^hKpEeyoCgt8@j{>
z;~h${w;+`G#tS99HZLzFo13bRCA@YVO7MDvbl9oc=Hhof984t<_Zsg=p5NoWTnQc_
zl#B3oJBE1AgpMV=OnJXB+kE_f35P395V2lPV+pS=Me({6vM%g6n13O><5Ng9H6<+~
zyz&>u%U|T}$g|1eHRdqlQM1=kuL4;n(_sXs2VsH%Cw5*_`j?uhQG{2YVe$HmV0}I^
z3d4x~##=<FahH%@jfdG{usd*Eh8hzr3U-LDlHZhm798i^&C6^JY$W2$#@<s5hmJtR
z)93lqUs)r4UhMV2L?oJG(iai&^tt}@>uaRXjiqNt<xxZViFo=R{`8w`r0)?+&s#@R
z(^4by0AKH2X+r(I_hy9fWW@~-smxY^UvHnE1&Uxhh5qqSL7Qz|M$arboO@fBCFV3W
zHu5S=2Ez#M!6?$ho|TA+!6F#Xi1)JLwwFO~<1+R$uK?ycz++;Q#E*|x5U+TSlLt>e
z9NLG_Wx<eF72Ia?;#Zd<+d&u%ZL{sf?~`z-_2<AL;~m)sMd3{l$9*_3#(3ES%(fH1
z?8+Dk5KM;(T)B*%Z%p_o;#=b_BA6dkZeK<Zb2R$&c*o&v=$MU14h6>+GQa#`pZ0Hl
zxsj=5Ph|A}`5b4?xH(;N{xO3Zzi|Rnvd?TeaJQRYJaAyIjx9PjZQZF;Cs>zo@f^A+
zx7+AmZj-P(C7ca|7H+LvTFj`G<(6gT^zN43%dH!BXCVq9wF<nbY_~iN8xAgvD!|r5
ztuR94NponxVLohg9GB&mhO>KRQ!{;v`|Z+VcV%D=Z8^Bdhhg5stsizvvas`PHzUiP
zxXW#k<&Mj8JLTr|Kg*pLhTVtuu+VT)j{CBc>mGtZhtHQ52alYbtv=&18Pmc!m=!K7
zXS+FgsO{br6Qr6*jn9~lgHE}b{w$j?vvfv@oxj9P>C_U<r}`)6VjuTA$QBt^pER9O
zH0|6e|K;WljxuvunqP*don2P$Ro}F!X>K!(8EYcGS@2JHd)n2a<MZv+f;kV(`R#vb
zrhQKLF37?jZeyOpv(IpDMM?Rh(h?_bpaIX}<7Uvx!nkS9-!<85&sICje&j^De}<Qq
zM4b3~g6chalDEde<cP=he;=C<yi6a}=0l&1Qa3RGqYr)4`t-ns{omB)Lv#N<$9Fqo
zu<PJWhi`K+3h-}7+IYb8x^HvM6K_1gbu!`td@i2LT7a3cP(E_UH`l2t*NI2M=VDf^
zHHiD7xqWgD*w|4zVv5Z6#JEL=qpNT%f}1Q}jqo9z^O@YEnFkdclbFyrk%Ur5h4&Qu
zh-Q$2^c*WQ{b+H5I7KWI7m62&t3}R(F#SgHHgSi@wVI57Mtn(pU3^FUK-?>SCGyFK
z>05}|VsG&*k%J@ZnfY6Ei>Z{s^GM7Ea1|cOkq-4PlWe|ohkTvn&5GY5`F`<Xh3}I5
zykzqoJM#TN;rPo0lm8cz4@nMjhy=Y968kfD8X&h+c#fDSo+bW7G~by+-`HOOFHtzx
zKQrH3N#tt`JVG|#jYED!@sBH>Z&s=QisZK>qq(ci3!DCh_G8~?J2n!{&=B&8lG}+n
zVmHzBFX$CW9wwTX!3du!`8<)2n%oZ`Fi5@&ATJR4B9=1WkCU6lo5i1tcZ!dQkBO%L
zA>9j--xc2%Ipk)(94C{hJZ@ly*jhYE>?-yUhlqvZSaG7rhaTp)M7&fq{Se`AN`6=5
z%XaFYDw_TPxk&Ojagw-1TrQga0sWs!-Y9MsZxi_@pZnq4Y0}ymcuMlK;;SOxr&I55
zwJ(s27urmhF4hx|6T@O_v4hx2JViWBtZ7eRl)}#uCyLgtz%0pgMZRxmc`g!vCax7}
zGn4T*ig${?6nBb`i_eNLihP03^t60T{zd#uJS=`ErsLK?J!>bRrhNcw7ofBBI3qy)
zfg%kgQXVP(M4TW_6K9BJ;sSB0xKdmt{!F}5TrWn&o5W+;1Ne>fo)9^O!ScQ?z9arg
z+#^<rUx?N&0B`+F9}=<Z*vPfThGG-3rageJ3hyEI7Oh=?0?9+f5#rh6cyY3Lo;X{a
zFII>v#EV2u(y;v2E<jYWwF|ICvb76vkL3HsC&Z`4-J-P%@CV87h#!c1!~^0N;x{4(
z7%W#!`v9CqVz{*n&_;55vAft)>?igYIq}5w<HRZAbaB2|AzmO}B66yV>7(MU;ui5<
z@d5EM@hOp$TTK6s_<^`bwBPj~l5D^0Pr{Ir>Fjs>CrEB1wik26Zep&OC-xTyikw4Z
zzGKDd;w*82xLCYYyiBYVuMszkH;eqgJ?4M6_@MZRxJ!Iad`0}7_$Tp0k&}GP?>jLO
zV^GSe;<3KpZzsKzMa~j3eIM~magbOfjuOX;6GcudGW|SpiMU)`CH_pjQd}=a#hb*f
z;&$<V@z)}{#SgBd>#zHEed_(a>*!+N9)8d0|37^7-0^4|G?RIT0jmAi9%T$I%+><G
z)WfaOY+XeQ#&K&4hr@GBJw5}~+^_%jC2lQd;~3TE&46MQsLB?~7dIGw456JoIBpj<
z^mGC9M9TbFuAjj9^NXOr{tjVwvvFLPW&Mn6hR*gJGtg$^I9B%W_e~7S!wBGhsc!eX
z6n>iqUgu*x)`scPX5%U#`}6yzg*V=3eyMOazqRn&H1Ikp=-=^Y;&|N87zdXJ$1S~O
zJU>29*!*sS-=AM&<j08|yV*ESiuv<viu_nlmXA;BHorUJXPRs{Zr$qOzl3Y#$M^@}
z{CX$hWM$jijd65Oi8g#a^zy6#a=+XjgY%cKHOj|!VfpxGz?Sb-_|cb30kgf1{7$t3
z$bE7{v15Iia#!T{K0Vs39_g!|Q@;V~j=<v(ZuiS_ux$1mg4fAM!Fto9&E|(Sab3H6
zi`>j_Y)xF3aM=6q(EH8F&hFkFia9yir*t-&$Ns)>IZslY7F`Wa!gHjzChn)(*L<D6
z2CJ~vo{hC}0XJb?;@YPV)W%=V{nS}G?db#I)W(ryvnDP*G`&%B7x&7Pb-~ItU*rEl
zDqXCGOCMDCW7i47mwXvkyX7WgmDl{;qatq|4DEdDVEuO+L^edm91NY;`f%dm(UDh<
z8y(qscvq|69Dc^EHB0&QghLk}uGi1~thRgIj)8lU&+NA+wO{MQ4L?0=&wGpCpl<u$
z9Db~Q%R?!jrXET<bi$zv4hK#z*b_`W3%aSF)lMC_C$;YhhgKgtb5FxFhhQaG!5+8Z
z$(I5fiXzF^KM-l3A6S>NA?f-j?h0Ig&)3e-)`t^5|M0k8%r}C3BZ*ia*ZNS(=fBv|
zreES`wG;2!(Qx@0$hprRw_osDcLUe7C0v)@xesa=s0<vyIycllbY0-I5LS^byEDzK
zB1_ot{D+e`UNLPO3d{o2AA+<DM|P+QjQ?Qm7~e%`?O2H4Ub@HkMLgDzRUrb4#(ock
z_@L#s<MLpvAImjJnh)hrT}JdSXGkdFA*yn|$nA5n2}v@GvIbM<?DY&uPMA)e_1w=n
z?L3_(%%>&%q57xrcNOI@OB$L*Z^v`#twV42VtT)(w+F8)p)UN%<s|`2%FNrBP*Q|a
zAo*NqA<(??2!$qNw+Vbrk#Lb&Tb95_@r2a@p4AC7=a+Cr;4SzQLk$s;l$r2(=wf)1
zCo}%b&|Lu6ob^Ff621zVNiD27qg}j&gA$XI$58xQ%2;!j&3q4;WhyCn>*54=B?dkM
z-NVQ_b#^Jtf$vIu83FKjj`_Kg4B=EvdxB*MK4XqW`T~6W6?`_4iPIN!@9G4fGfGaa
z88hZO!RHhC7Rt$BerecoZN9t+I4Nz}4%-t040roN@OHf2w`0%Gi-Qx~VZxo1k;p7~
zyOJ%6CA;01%=3H6ws^_v1ZWa4(2FH8|64`|ILxn$rFFgO;o+%wCbja|j8iG{IX%#a
zBH!rLJBx|>vcP;{Q{SwXD`4!q5E~4GCoqs=U%2|`ay?p0_%>3SJ+B-K&?p|D$OUgh
zD4mZQG~|M}vnU0I*5?8@<EO2~1_2geD5LJD$e!tmzoW=YcVHM}PljHDq?kAoVtupn
zuP_U-%OD=N7AXQn>{o%a8?e6whO?}{VoLUxzzB*Ra2se~=DbI;o;1wcfNyaEM%+Ph
zBE?b6XdlEzJajW4lrrbV$p~sZ9zlGhZ9E(vKFc<-3di#+Yb08ST`>V~>Vc&+6WEw1
zX)Y6OhldZajc<l$8dF=%<9X^UHB*|Q!}1Gl>cuv7rA>V+Q(H}?=E>%4MVbZ!kz3$0
zR)o)~4L*#C&p~t=v9t2xun{hBGfe<CZigT~gEnpk4<9<4ScT*H3QR>~f?JvB))T19
ziX9JKQ?ah}uws1FY+^P26=TXROnv)LZ0gZA^<0~p2IrbsO<S=>NW~|1uVQzzV(X#j
zRm_M#hv*%#PvQ9zF7Od;_n9O1Dk9Ah`w*TcR>6P7n1HVw0|yS;qVWmTRIFZ-D#mBc
zCRWp5G4ryLZTuM@zfH58%0xWg!))rwOl>ulx>*nG)2q~XPr=KlO|Mc$Tn&*I$O*``
zIWLa?+C`h*XXkCx2h<Cv@k@03fw@`vnRZ;j&4_=c4io3*<8u?om74q#-3a(hen34Y
zuiXMGG&`kXY^H^rCc4h|e$QUF`uFVhs(;U3-?#h|&C@`6>JK^_`eHGJKF${lu~D-?
zPCfqnXK~uure=*3oSb?=WYZ)KMg%z5aeP;VU^tu>7?H@rH=_qf;YX}8%|~)9Cf)7O
zb0!>DnUaHS1dpoS^5DU86N2$at}^A-9&1YoDq*e2-OK2)+TXj%luB5zWp!(=GR5E*
z(M5#KD!$5;iKfAsz0t$V9G0IEubc2COQQ7fo{8{JfaWMZmjB$nED_%sQ1I%$Ha}i>
z-`YZ6;ai%-g+!k5j^M6dHQup=x2vW8U5(|@Vea_Lq3XMVzS(SXgU*sAEH5*He<91r
zb3e_L@ycLc>%2Bm2Baf5G!((1NVRxGn~fK0b5VBAA(q3XJ7vxSr}bQCk#k~;=xT(l
zfkTtpYaiAN@p8A#=vMf2A414;Mt8KmoM5?Q5c^JqOUL9(1&zv^d@~Tj>SAdhQkX4*
zU#3GE+q6C-3<Zd(ZxRfP#||?I@iP=|CmfcA?gn_|egB*{96@Y8RDxJ<yrT&o34{{w
zd7;EfCV3ITeFdF4OXB-1f`ZxDU>Cyq+5=uzm$N&*qT80mj@WQJOq$WQU3@LT8{cv`
zyDIlq_}R=x9$gvwmVV@&=nSt6VU06Hvo*zU9vs)El58t)wJ6qtQeg9V0ay!4L7f_l
z1ffBJqmGyc1y&g6r>%D^J0v!nZ=cC|2;tF#64t{aM+)7&91(zh`m*r?pkOw8Xv`wG
z9Phu*?n4YZF2Mt1{@~1JVD(I5{N%y0xLoc==E7ltV;<M)(eG8G$R_u%iepl*SBxe;
zg2Q@W!s|Yx;WHc0wo*9Xk%|Yg0%oHI4`7nxE#2m`gxPF_uS3RzhFUE<=&{GXX1H%f
zwN=I8v09hIvjz@b%m&$BcjWm@WuM}Dh&;D_)r$wksz(j>$0YpQIM<TLs%Im7)r$wk
zs>h`4{I)B@Yc?D1D^ENqR=vlet1FArnaqxU38J#EwRkD?E-RcIHd{O>Ry}*cO2R+U
zRjZzj@KrA!6ssQ3OmjllI5TayuX^#ISoQ3+-**J;)#1piCY61PO}S@NtJvkh^j{N%
zA9jNa;Vy;afwvnE2Cqas%N~N;3CEVRo4t<l_Q75HH=ZAMYk-{xopA{Hn-^z#tE%wZ
zZ}!}hP6K95nlW#3iSr-*uV+Vlv!2t<Te3N6X4$!A<EBoUlr@b<Y~19MDHG<+C?Cgl
zXJrV(BVGJ2(Qq)i1Z?Jn@@a^|;2kdj%wcvP#TSy9x%exsw(g<={7=@H`}_9I>5T=P
zw}gW3U0BE2GAjrF?e$<;v01*E<!0ob&<Rl+5Y@y){i&>YsQUo^forD|b{l26)3Um{
z^|DTOXJrBIZHRc%DR)l{<6paw?(wu-WZ4Q?ZYwW#GYhbg)2);1&c(XWa3>__goT-1
z`IlX_irshc7hU)Vtsqxs&MhfJ?X-Yy+_<8_gZd20H{uLuPEI#(86Fq(VVPxl$v8f5
zbA_B)GZ<fm7qfE`Uv%kPJ{Vsw_g`&mX56^KGm5-F(_%x8=##INr=G2!_<~8UuGAXV
ze`uMc$&s1ig;2@Vaq~Q@L$XB^Ta{^6PL3Pbr?7vH<6j>eFHcOBdBxU0Rtr^yifgP~
z^RL~_>E?LrHoXP8W@#xq&OC4Ns3`_^;H}^_hH|Ry0Z}>Kp{|9wUibN)rKzgo-@D$^
zoa)%0*NIKP##<%305rbN`1@9OqNYa4lvnGN&BD<5a@rc}Z2!fJLDO*^`VQOC{{M@2
zh3{DlIy4wHOF{pw?Ey8nw=~1}-IU^g(ppd+haX%EYI^ApuLVU%#83_Q^khD`fq3g&
zN5piHk-u*(Xb;7oAr2Bb++jXr#S(G4xIkPYt`a$FVLI~#Hn>^xFGP-F7;o2t?vnh9
z__p}5$l)9H|0;$!c7dEGa<oJFII)#z{<90=1(K~zpJ|d8h?j_!;?rU}M@mTFUF;{$
z6c>vt$proJHn^H{3dZQ7S(Ax;%-TAHn>Cq`%^Ew%W=$sKr=@S!)FIrg#YFgr3jab3
zVc^01IRis>6mv-En>BF=&y!rB__HLN|Jp(PSjp2Azd&4~@Ks`^!q-bSYv7RnHpzD>
z-u!be_P<l|6N)!$;GoZcl4d)-Dejft=i=82|EpLFr!@8Jh+z`>@Xy{!v-S<F`QJEp
z4V?W?9P=MI(3`4s=D%+s&r`mO#EVG07rdNAJ<QrR=v^=QHWKn(B+7M<__)HK7hhJm
z{g0auB-=G?X3ZM%VIIuStW^UuDZ|wlTZ<=&r;yOg69<TPO<JM!#*(PVR1)==BR#VQ
z4f1lyt4X-a#p@N$clzAV&lP^B_=xzJ_%aDSv$hO;U-HL_-zWZ64B!IA{biESZ!ESH
z+bX_;cnXPn<dP_NghaZ5lKCQ(GB@UnW;Qg}Kki3zBhfs0A^b$i?Zg}rmr#>FA{L0|
zI*4?99OZtdisy-Q#rfhg@dEKG@qcQq@;>E%Ks+dZBPQ^AhH|HfnIhlLG2E=B2TzoI
zvX~?G6(gdx5yt5_rY{!9h&9*TmnytmTr6^0n&~eUFB3P4o5kD3t>WF{eWJNuBOfyh
z48E%H*G0|;azADbKKPAfKGZRs<`_tRiAi$miEJU({I9rP3g^5W^#+KXOs32^Ig;yz
z$mt^Iv?+5&l3XEPDqbeq|A321Hf#BzzeO@9Dw+P*qFKuid6#6)Tr&O-;(Ou;;y&?!
zcu@RCbankr5;H_|zd^qI4}0d{T;$X!Wpn=ldq~a|`-%NU&Ye<!v^YU55od^{A}3d=
ze}Q;~Xzoi0k4nBt<b*5r9~2)GpAugc?fvM_lCglqr2A4lBqr(lohH^58;YFK<^DQ}
zHSb4fDtwT5wrJO6&y_r1v}>*}mTcEtua&$(+$8Q0?-d^w9~EB^?S1L@lHU?J$;|Q}
z5D$vqh%Vw7pCle@Ej8zusc-I6Ag7us+qKf1ai%;&<g7B~Wg;h+DPJR+`w{$h4YXbJ
z{A<N?GMV~z&GUPbKM?Jj=C36mYb`TpkeOc(krT<3&3y;tWHIHjBIk@L+cnFaI;L#@
ztBg~`lsAf;Bc^<(_#5#Fk<-MCe_iBkG3C7?XM`z#D{^9(@^NC#waA<UX8h?Qr-CVu
z5IG}Ed78-CU&?l^F{ghiUoLJI?b>1#;|JHm;*rFpxA*0m_v5hQTZ<=&9Yyneg8k=8
z&J*)RzSL#;_->e-q3e5n%2-Qi_xCs1u>8Tbw|Lt6zqPk$UB1}%wzdF|GcK8C>nd7U
zJswl~*=M*>kI%n$!zIUT9CP`Co#haw+C;v%!SHhkm<Pvg2_ABJ{b~q5x`G)KvRprb
z^XJEP>>PL4&3d{1)A|`V8=3zSx^}a19Q*nATaK3z%b~~pa(}D`xfIT(f!AqS$8o~+
zXtQygBJ$_=`H9~6mHDN@+5FbRZ_~i*^hJK->CtB6eg@f}U#JbrhcM>H^U&sZ6Z|#}
zyv~ituQA2}cC&GuJ@V&wA@XDWm|q5*&F@b5nI;>K+k;rMz;CYX#yGkMM61^Vi&fe7
zcC&g<A%K3nt$|*i6+rHn+hcJ4@?D1Vas1En)rGU=dlh~ZrxY;TZsd2W6+pW$G()T}
zGkPQPd!HU{R*&>Gmy?c*O*R6NZEU|R2g~Mb1}7K&v^T=+X7j_^+f)9QwYOcnb&>k9
z*WU8KsIbM>-rE26Xoi3Hxc=+R>>I~BEyCl2fmUTF#s1;LjHOMoP@pRcna)LpubY7C
zKfz{@gIKPDdIl2BkQGe^3xp99l01?KCU9)+!U7?qc<h6{r!XRv(38Rq{OPmMgd|NS
zk`vlsuWoYE{gCvpA8sgVD;4`up?*7hchlSGG<q9QzoS{OI)^*Up2@i6&;|;jq-Kl`
zBsZdjK*ohae9}u8iXYe_ybJKzALPSN@(yUj{@_E13Sup&S&<q{_|k|Wv)&Z;2R$)4
zc@^^sCERLau@)4h{XssBr35OFQ(yq{beu4MumzrkNc)2Y^n?+T#{C5bGKXFixu7*L
zi20AB$lV79Q@ji=o%;(6F)!QJI<=ZYdJg$ym_G{1uzwW7YSaz{DiKTfJqx(}_VrxZ
z-NV@(iksm37h2u(t+T=vu-2-T0j!DQVyKMOEAcuzb!}e+*UoZ!r{|_$l9%D~GQ<t7
z1Lys3NZ9l942*5OY+<Dn5jNi8_>FB;)iS3ryhr|TNPVMFNE{Ex{|zC-a8$1TzahNT
zVk()S0v1W&*K9maEGbjjEo?oaUp5cb-ru|j4rkQDd|d#C6gfJ9V@!Vh*G<rxzYY0^
z4ePw%1j6H6xeG9B8jk;WNcD*x|D+ZS(!?gRj%JD`HU)?2r1;-@9M#~=>{(O8)n>eo
zW}YQxnMHpfp_wk<WNNi6eqavoA2z}go2#=%SK>QEl=ELbm8(fTGiMo}<vzwK*Qt6p
zidlp4^;|p07@K50Mv`hXy8g-A_>}s;cxus%BmHxWe9p347@q%>{}pLv3vC#`98>&P
z{I5tG>?eMQ!VS*1{h0q1;RuNLf-oHC5eI;FGx;8)Yhks^4^A%HUTgnVgva^s`A?Dd
zNXPg1r-->C%ggYg;wW*9c&<20Tr92>SBck%8^znin)8j%DEuXn!&&bC9q|Kkub7C&
zWjsfgWNWdD*iRfPjv_JaJ4ZBYtx_-#Lm8Yez2%ZGlFa{GVEmPmH%Y!p@?9kIeNi%P
zf3rN?7|xzca<oD6*pp$gwb()IByx;Ny}sfAaj?iiC*voH(?xSU5I$crpJA!TQ7O4b
zG{*(98KQ!T49BywEgwXqZ_Cg30Zh*!*5Cd9rrLkE9%YqRtW*DozsNxwarlWQtM*O>
zVr=t<nV8Q&2=(l9XxEsA=V2VTws0IBA4@MAIyLtjMws2~m9!%Q(5;<3MNGrEo%tUJ
zM;$uKqv32B;5F~_IEQ05>m7*ze}1LNkMDArAN!WgZwmZ24ZKcAG{o=d(PrcLylMT6
za#8Uu(jjbIIsE?p^1s5jBaHiHxZUq1@Y^)-I=?`EVS2RLxC<cr^W%SX^PFIQ$U2rE
zA5v`^c%A2wANA~J<E}=4Kfn8Y`SCJg%eNJNn}&J3h5V-a0<8CT#QF2vh5YPstBp9D
z-+k~i4f_MPe4M-d?9^_IqkBxWdd%!-?|gPk4=`IP^g3Dr<bJt52j?%}Zj_Jh!uI1`
z)Rylp_)*1Dz-$|l-;a6c^Dgq+XA^<8T}WT`oY#?G9s+q^wC|c&4weo3jctw4Plx_L
z_Pzzas^VII@3VK3ljINr1PC$UAprypA%TF1Q4$gk7{VKoS9u2l@`xlNBCiT6w6q2i
zF%aZXi;993(OPS%Ql%BGSoF5m>lI5|s|F+`;v*9O_Wyme*POExK(O|<wb%Kb+22}g
zX4X9R?8li|dnUw%_4Vl0J2O*#KkXdO_r3K$e9WihS>s$|K5?j*?-LyO5N+yIBZS6$
z)`3;i@u4xF3?%UIOnADD!x6(jS0E0Cf7l8b^C@Er^)%OGK715m%!f^lF`o)>;W3}v
z!KqOu8S~*KDq}u>CFxhstLvGA9`oT$E5>|2VX*1_Kxwsk8Dq@nQb0r}9PHZ~kNJFP
zt1+Lukk<a#Ru3(V`EVgO`xBd^F5Gj1>ulNe!g{?ksOM9Oj4>Zh-P)(^&mfLAX*Xoj
z2+1(~Jivv<e1?R^e3+kEcs~Nwm=7~>26@z&53@IiG57WGKIUf*S7kfzn9qE~rT=Ek
z=bJH~*$Zy;mn~d4uhftK1pcD=(~D-#ESfo~cY2n;XGUh98+uKGy!(QM3yQiIO`ASv
z(j3Ref71MEGm7Ud_=ns2m)=||OSS5c37S|HH~HtRE%VPX#mB`GHpRz1m;ZRg6kk0p
z#1#KGhIy7TpK}fCD5G8(&2bFi9rNwbxQiMTP-7t>5ywOR{YP_D%|e#?|3^o2zS0<u
z>WSg;pfCJ~joIQeMtfA7v$H5dZyGyi_JX3Be$}nQ!#a(1yN4uc^!qPfTbS=W+WA3z
zGv<Sr3!|BC5`~t*x8<<2V42+oEZ-3w_s<^lIln=<^Y<7XOh%u1p8q$-e1<_U$1o-e
zP8Xab_|2FP+6Vuqz8Ui=En8GJZ8~gtiZw+O9V30_w6bYN`t(w~NnF^N&)4602iL|$
z@cc&+2~XE_EC(+{%5}t%@$~=Drtug?_sy8kH)B5R2Rq^2V=CW_`LI=-Ye-*H<o^L<
zK3{5$y{ulnohA1C=eP4obY4Hsu=DW-V2so8URe0}rzVChe2izli<^K`H`^=*?TbSN
zX)xE+VQIMOh-kfy08jfXc{IHooy5{`G;G1vqH0}oJEAYtSnNxl-03{pQ9mPKWJf{N
zA%KkRAWRJhJqD4L$RQ((A8uJ0*Quy#B{;<SF7=z<OIcR0J&j=7wTKd7fwn8npMZ|E
zpT;rDXU9ZDLFyfdM7A%YoSHC(^C8e~7V)BDZEpkFIAOg;L^CRC9&s4rXfqd#=~yNv
zK|p76(*PRk3?<=*B$gSN!)^nq25qR(98Ude(1!V$Bgm>jn>HX;BV{vXn$t|1=CGt#
zoM;VH(Vt_OCTxvkxvg~mHKsXXTbyPtTb#Hrw#8vH!Y(Hs5OREc!4`+WVAmQfj1r?n
zBMA&W(-wyv6-&4fTEo*8ho~brw#8uxY;kmi^Vs50hugXN$v9)4Z)|a#&6?(vO_|lJ
zC+3jRD1Yy`%wfay=eJL_mioK&_nf&))K~eZ?v$<3_{>-O(mtd~{Y!US<H$(Snd3p>
z@s&_w{__tT5jn$3`t$L;g+;Swl{(v4sZZq3IRJpV8LAi|Ba+atLgO@zhtZf!MjZa5
zO?SdWC}$awbDPjK8iP^m5%B!TKi|+W**|-z<qPd=csu%LtOc(L|HQEtw)vN~uW{}_
z=eMunMJYXwbBKS>SW6nxaV#ZMkgp`<2MQJnjuzyc9K(wQ=Lwbyep~Q%!3~1j1n(2v
zEyy=G>U&D?8NoLMYXs{By?l%!zP77LCLduKenDktgFho&n2ZyPS4#YW!t3w)#|W>#
z@1G$&-({)qb|Uimjv%sEa?T7e+$YF46P3RpCkM%YV=tq2Wpp0&U-u86a856RM_2f_
z7&}QuIkZzVRbbNK-T%Rlf`N&FvTI-*dh!$CSr6?-fS?VTcA6Xufm`2uV8$Vkb`pH^
z*7|0F)@eW*e*klkgg70x1iYph^Z@>~JS1@lI;;$|JKvlOw3iu)!74u$iPQR4gLmsY
z34Od~S&uKWm$?D@-2XbXzD-T^@kXHa;dT*f7vA4=8j!}fp>MiNph^DUb(b$5`t*7G
zB6}I`aa75Fe&VQ){yD)6k@LIE3$d4Z5AoQCwBz}udkNlMzC@Hy*S8hIbU$cnFOz^u
zT!_6)SLi#zjKt}7A-bxkKE23+kaG%OWG_>W!j90&fLb5yW%_;@dzmZx^vrTBYtBD*
z@_I*=VQB0`?@#d4J(~jEH*Ch<1eTS#F)om`p?Af%i+h=#TRH?1GW%3qmz-CezTt*I
ze6O^-ztgTqg;jj{#*B*eEm@mK)hA@z6|DlJ>f_UljY)yg^}cMg0{awXdvLU~du*|Q
z@$X{~gWZ%umS%J_PTu+L?p2pUqfr+hn^|?Fe$P=*K5QUaHT)zN@4RGtAhL3QgE@O*
zeY|gCy>H%616Kv?V8o_a#DBiQSQiK&-e6y4n>r(4Z}V3AkouZBBMQ>!xXP%zBZ4uN
zziNnDX9f?|XO+iS9;u03_k2SP(lG^N9;xxIi@w_kI@&1pY;)w^b<OYoRf8pQO_9c}
zi-pvL)Y=@@5wotv-M?t?K<aTx<JU!<j{Cro7uNgJSXQQ)Sf9At-mJ^nva%J@#;mip
z9jYHwo>1AQGPyFbvO{GOO51WBOAt|=SZ54w7ci=kCi+NC!tCeJCe##tI_{LYZ4l~F
zSf8BT_U?)G3CTxl+8`C%#%3$39Cco3%XNq9%gWoK#-6GpHOZ<qj?^U1W)Axstl7+g
znyK?p{j&0l(1u59I;`s(FoXU|r<JTK#z?88)+04Z>pI@OA9be&PnA<b|7?`(14vaV
zttzL4iD{{KAE`;1&3vfgQYAP0qLofvT3(1gwDLpqk?#lkRCV8cr2ftQW`6e#y*C@(
z79TzuI8>joeSM%!AQ8J=JYIgN=F)-oJ?7EGz|-sjG2`p)TYv+M)RBl;zWtXCQK?CR
zYP6WS^|^+)maPIYkXLO#RKI<D%Q|B~UY%ieu863H)}u#iI<-8|V5vBs&1qY8_$3ub
zYPw+e3?o%bx>Z=!M{2sZe6Ar<#f}W<kbQNg&pK_N8eDH*`S>gC0#@J%N_eQI=dScE
zJ*pCV=G4b8OW)`T<kb7#AAsw@Qx|V#R`saJsP0~FUOAxNo1B3?E++iw3bn^YyTDC>
zR)N<7N8deCe_;Rech%ZS>XNn1Dxi;spoQ+cjS9pK$c$V7(#pXhG<NwNGM)&vu!bk<
zMkKWgDC$3vM?2z|P-LkEGjr!FNt8v&r-<kozmk&Bh-P;Lghw>}jF!)XGopDX$u!=~
zELuid8PiGf#nS4_$0UX{)lQstlv*sx^s2R^ytY#gyBJX-*5H8e6YnQYTRZzswV#FS
zTg720m-i10G9&mIBgZ^><F-8!9u^sPYmYP364vYeE5s;uwTcY8HIAg=TSdN^N1L2;
zG<l=O=dXC=(V0I%dJci+k_bQ&`vwSe0QJu%`yvzNk-dxTQYOl0VfMrO)Q$;(V<7)X
zcH9E&#W0BM03-n0Q`qOojt_<QLLOjsXa(8n*x+F>lX6)sA2)bVTyK=rHytq*H=o=z
z9Y#Z3-!vU|f}Gl6;u;pWJ05?{?q+2Q$lgzujb{!a`vF-to>@qC7XLPk!~PRPS%TNW
zHS5K=!+3VuMuHtfb~r1}WsI6l53!Ge#XvO|Z;9gx`#OyGx>m7gWn8P+gN?g@wdmKP
zt+5vUS`Uf!@LY?Y$d07~&=4Wl4-`g)2@F4TEqc6YAi_ujBVl#;-7DR(8?Qy*LB$?L
za5PWWaglHzFXNEo>k!6>2|DNSV)T4hVM>pY5gdgxHxnKUP(K7XpvdvO@yuc;F~)N~
zq)L(3Jpp)1k)y9hbw<D=55hP_j)YF-X5qLN-ZUl?_`Nl1`4nK4N<M*5uE>!DDn{I}
z{_B`cKq;L}U<;#!gi1$B*yKnFtRyt3+;Nx-KSAX>fxrrSj9X?BSsygl`V}Ocj3<OM
zp3IC->nJ3+NF8b!F2!Vhx?M{>^N!4~To949q!N+<rxGIwuJ&^3Gm@~;(NA#dGcsJC
z(Yij1KsaR`MR-!_A3^A&l8>c+=Om0EEK<_Zgfe(6&%TVv{5-~@W#Jl((mCXV2*9(d
zfc5ZL&3w<w$oyo|EE8I7?FwBu9f&aH3UM3;k68=?FAsjZtS=L!tzWLQWq@|Py^MoL
zzJzeT+3tKlTi!U|?9kuM2}s1#j`W0Z`o8Y;tD2O%Zz%nAB;wgadO|pTmOK5LCh4<6
z>3J<N5h}QQC5gR?xuqmXg4d8`+%h%DD~M-KMI-SnJgzPRmo>DEo0kPiI45yDfz5^Z
z`&R09Q;DHfIcCf|0UDejHw5OxH4CtX1i{fZ?hI{gO+-<OaG);dhEQS?86QjPW9NyS
z<RBUDI_wCtlY?aDh6Gr2pUmQr0E_Og0>eV1Y`W|rb!W-b%RJcu5eYpGd6Fp%36Lil
zb`>WE@+31MBtV{IW+G2C(jIq<?Fro%??sH))I~aC4BEzZ|6!{&zW?yNIE{B5QYn{#
zBMXZA5W%_OZ`c`9zX(Eh0JTv-&(1;8w?YjHw0$Ls+Z9t{hB||a*()i?`@{g%T$2dA
zmMv_k9c0__OzC*xYv7bQ8aW^X<yagxIdXb(B?+hPN9(p%a*1oO=ORBiya|Y7UEI#i
z{~3|LnIoLSIl@`fO3S8v<?r<m7-qH=z58batTujYuK%hbL$1nfpW35G53HnaB^<OC
zmRoJpv8?$3YiYKXlx@wzG2NQwx01#w+OKFFv8p<b2rbw2EG6M;>pDJCfeyt)`~n>c
z%?K^9=A<*fh1u3+jG1L6IEkHPI`KsXR*~Pj$j_sbj7J@3&MZ;UBE1V2WWQ*fRg`Tp
z%`8d7lm*sB=~fX!og+d)Ltd_q<CGkEI5}}~crFpYpv-ESZr!u8%=$CdjK2p<#2*LV
z1*`+!3H$&TYD|IE_HAn()`$073)8I@>7LZq?X7uU)s%7R*2HwH*RA8Pwr(o0V$-b~
z{Z_2MedblxploZ+%5feGi%^8;HaTV1c-GNvs*KeW5JA?8pEIk>klD`gB&f2&ca{X7
zHos(Ek)EP-))055NZpfm;q~Ruw#LGL^u*>_rZfM}DRS4Psn#iPd;&w$#yXl&5?Yla
zyui8Y0%w`oR_C&jJlt6ti8*`ymDi|n7MzDBm2Jsz>`tJj#zWJ$VPpLZGsaiTxQC~Z
z|H-qzK0H_4Yb)?6svRFQ=UBIWt;hO>>8#w2`Qg4uF^%8xV2v1%5!ki^HnZJ_UT#D-
ziy9j3iSf3y6U^3TTPx9QXC|2!naO4cPYRy(XE?XaHtPQ7j)41so5l0gc~EMh1&P~P
zc!Z|91+GUb#s7@8+q)ni{>yV5U*y8hQZIIHzD1Y;W#P;8Za~(W=i-ajZr4{1>|?%g
z4p_%yMv?G;&pPgzOoxe!s|5!N@+FXR{?8=xg`YS>ute}i!CM8_3EnNZRqz49y@Ed%
zd{OWf!Pf=<Aoz~paluan_4@4{(V#3B*H0t%7aT6A))!{E$z#Zc-z*caCt|LER(Zr*
ziHNse_zl8W3%^}>{&8pgp9&rn{Jr2if*%QT?2qxe{uc3KK@R<qzf!P3P}xGF9OH$b
zOaxyn{CweW68<*9?}(gpLe#ri_#X<tQ+Tct#&9~e17A#uymt`Uzln*0>J=7zXW_dE
zs(u4`Z{hhzmgx!vRlfm$t?(S@WBB!ge1j*ySdg#w<W~!FAdviK!R>-O1a}EOBDi1h
zfZ(qMe<S!u!M_Ne5Udld7yL}n;`u}VG_)l0n`WZwcffYSb7?rrI|+6b>>;Su`#|^r
z;RAwSc0KF`l5UaU&4Q}`LjM}!Ih4)v+$mTgxJ6K{4}$Rfgnv+QkKp5i989I2=LKID
zd{yub!M6n8734R^O!tA{$AbS)&}9EZc#L42pc*iToa;z3+%MQkkfXVjUoQA%*VCRN
z>1GJd71Zl%-zfaef~y2+UCVqqd`#qEFL9gTy@C%4J}k&#U&iCO5mC)K0G|{7ML{)!
z5BY1tzajW1!FL2XU`;)r3i9zto<nBDc)<k0_JSP+ImFF)R|w_^<_i`Ia^Q^d)P4`Z
zZwb#qamqO_PFy0mOi&F%LC*id48Kcovml4jDSuS(Nx^-B2L)de{GH%`3v%F{>FWgR
z1wRwy4#y1l3APq&C&-a{hGz=)6TDh*kf7cNVvO+P1g8lW3C<H#`$9nP&B8AiTqC$v
zP_M&%m++h_V0j)Ad{j{H53x`9{esU6{#sD4%dPi|_=Cu47eKw7dmw%+__-iu^vwma
zGp*wNf_ndmOyPSA4iF3o4iy|J$jJ@roh!IVQ0*T9dbRL(2v!PK3En68px_gN+y|L@
z_5Kmh3(x5j%HI_Hv*5dewSpfA>UF&Jz7jTGn3!I#>&^KW^4t=dsP>ltb`f6fD*^sW
z;hV1SJx1i?1g8lW3Em)hqu?^ZRf2lm@9zn}S@0e~&H%AoKNfsi@L9nZ1P=)U{`c2Q
z`l9u&LocV_td)dQp&TB8%3XpZ%wu>9S1wCXgN~O50coB~I>zIF2kmf4D@R)`orZ$L
zh{NZMb~<bn1bp?&k$@d-@ZOAgfJW<HPY18lFlq$~aFB#J9aaWj(+rvzWf*Vi!n(rv
zU%{R4Z}D<@6mgj^+ky2Uu7-E(yCTjo{E%s<!}zY~*7vyId2gk@7<jF36KI_Vq%j`)
z!vEjGVH*+V)_1@k*2ni^t#2o2x4t>h$9<Nx(_uRxaO?Z6->DzVha@3=kAr5K40yT`
zEexZki9Uuu1MiM^MZ(!_x?Yla0OfWfUcP34tOp&>rMrA@`or~Yi7;K?{|1e&#M7tT
z`_RYPZS8b@QS4A(X4w0F)PsaL9gpa$p3$|n^S`Yv<T_uTAC}G4&5dzrxN9KOPV4K@
zt50Sh$4E;Z&$k9rW=4j55O;o?t~IGDw=-<I*6m3Mlz-|gH#dxjU6*ND8|@7*)HRQe
zsQ9jNYjL|kWJO-Fr_L8UJ<+Q3#*}|*WJGQBRM^$9wt9bJy?5EfdV5|{4K9+)CLV4N
z+Z%h;k$T_$R)KN#c5Hfs@!=&6W`36jEC1HL`KO~lv`;m+ckCT-%*@R{W(`Phh(Cq!
zUR@eIy(;(SosK>gZJSqFr<z*`&9B~@dn`V;u-+b$cg&Ob+AB$c$SSki$~P;bsw1kZ
z9yP1>e2Q(98;sAPqZT@9harbmdzr_5dy`k?AeVv1JOixiSd_m2HZ(D)fmz|HE~xjV
znOAx$s$Yp#_B2-YYwx~@XOVL*ZIgTG_$tv}(?RIYtWTDQZ?KkL<NL2<Oz#SW!q5bC
zx1l_GBKV$+MV{VcKzEAt8sA3{;Gq?_rPq6UjltfCXDIVVO#>HR?@9f=3Q**%@qIrc
z+5Q0#c$ksxtnvL@=(P2EPd}m_JL(Y@!1O*u@Y<Y4$9hjRrHQzfhua(*nkA$gulF7C
zp*;+-z3j3P;kBRGsUtqIJqV%=%}dZ5Q7^35OL2s2?WY(fK5Z)-n)OKOc`{NN>R9(6
zV$8ylOiK140CZ0m-AmK4L1y%niep4yP8EAZ#cx9@_PA6yw3BSFBuk@?osujTC3bS&
z=}P9%PO^ubWIoe}bmrAKpdY9s*k{o}n!)I&KM9_ZxCSURb69f@2E=hD)yyS(7g;<H
z408ah$lG0WWn+`i(4%1EIn!?rBs&1UIriH$10N%R+dehtuCnGJvUOyYkq<eJt+b$#
z&o$)C>srvL$Dzl@k4IFqfC1wXE&f>+PO%(WX|8OJhA@;9$Srw?GYcQ(aeO?_tT~ir
zq1jYC&#XC&Y)_m--oIeO!+NYHn-gN61KWz{Vk$&4DPDX%L<#(-{5c5@9ksx{x3!MY
z=5t7pXaax<is8*A4>B(Q?sr1mge4%jcTmDS5Cu%FW40-WL{c;5Jf>dyu1?L3gj8z&
zgHfqhGqsK>soO3<s>M`;!1&S7Xf9_nY$Dr0jf#B`tkH^nbrpy;l;6c2j1qnZ(Mu#A
z0m1($t#yPp99fX!F~M4R^KNcmq$<b%FRFME=sv1=i6C0*nC{9kC9fHC^8uauGA3fv
zT&+{{e@bf|Q&QtK1P?2uaVoZz6`P58PQ?^^6Ikc09RP6<-h8zqb@HrjA;GiuFo@PV
zg8Qs7fqE+c&lJYxS=&#7Mf)!jJZtYTwT|ho7*if*mPhW<srffXrS{<wqEcTBqP31G
zsoSw;PNj~rQausJsgz;|g2h{<eGtl$c<(xgIhp&L;eX)D{#IPS*efG0@m<r(A8W#f
zJO+#QdnvjGOsv?6DaMy>_V=miv6uK-m@Unm$h!yln5LPeiM^(k2epZFt@{tQd1KqN
z_{O$pEnJ~^U2N$J1>34U_6uNM<6_6F;$dgSOqEINSnMUx63x{n3lf;@IXsJ#7;9b|
zNunJIwCV+zx7pAHE4G6$yu{N3p5|>t-a=IX&yseIHH0#6WB8foZM^Zw9t4aFJA{48
zyiLb$Y~GflVviy?n#T|r*JEtR2N`mB=Y!tS1g$D;-Nr<d;8kuUrox-XIKpmt%UH53
zNa87Y$e#wh0}s=ZeJdkVJwY-~-8bZi>+UkJYl8@97M5A<goj-X!O3cwJF7`=Ku+zJ
zQQ9~g$duE?^`MMXA)zABOISu;%dx7Am7bhVIbDJjyao>oL&954!@(;z6USnBe3Z_+
zCSMmot^ur7<mfGc?GAYmzzY}FFuJg=Z`pGY!WanE4dXJpD?|w2xNydI0C;9Vf>Ms5
ztR8HF2&)u1n!uKVl<>GBM-!anqd+Og3M_(0X;|uwiX8nCfDP&@MKaia@UVGPwoHRT
zTgK8QK@uk&W?7KLhw!lBBd|6qlCBn*WkCce=TfOmm2x13Ro9XriF}7yrfinp2V)u&
z369EJ%7R)Y<Pa-Yh$9<88TMp$4wBvkk5BmtyWuV4Ml+OD$Aers){iy7b&*5-93BRF
zIgy#kLDI|;*N4uT(I8cBDvmSZ(P<Qq!&G=jG+B$tvc+BJJ}e5I(y-_{osfy<HBJ~7
zjXpEhSS@n(Of8}wp7Kbe%(&U;5+u!Nu0pK>yGDsZwF!$twPB34DpsfjVNs|yVNs|y
zOtijn!mwx*0+b7jLbY*SQ92g&u-8T!rK&ch84c$NN97LSco5!oZo;BaZ5ZPv73(ab
zP;J7oLbYL{!;KS$MWNb+MWNcffke(#HU^Y()bm^TNNfzob3>ZZaBg&L9R#Uzyo&Hz
z3TLY$54^~=`#uOZ$|iU=jCMM!*C3#7w{xdgvo?;Y@0Z<J#xXj<5rzdtJ@gWuGx|*`
zS+sEWqG|K}v*yezD)o0=(zj2yNnhKgN1f46z4Yje`K5D8r_7!)BfXfX<%|_C@J=3H
zi4<py7B#XGDPGa=&rqF9>se*Z=C_ulUt>k5|Jw2wSjGO#%q$qQt+PGW6R>HEPq$6$
z<<bJH)NjQVT-*cV2Yu;%Abc0Xo0T2ePgnY_?*85|KD*eO4>P!Q>q(e)WzDj>U|XAX
zq<AAX+flTmtN?^n0$Z<iYmwh-=I>!Oqp@58NNcG->niKdE3!RYe52H{zX}^zl@_}!
zwv?Tavi?!4h=$F!rc4<<^xE9~afV~DB}P5kBFDXe>N)Iy&Su9&rG>fqvP$geg*Psm
zQPd+aXI@#+qB#p@2X0(2qioK?1*PZOaK&}*&NNdxiy76FDY>HtWxC9qzR(~FE6GWv
zwXvFeJ&*-rt%eprv{3^`vti1Lrr;0nS6YE&QBmoQ^U7#Wr%r&Xmn`R@%$~xn%bfqC
z4dKpZ;pH?m#}dwM>!ms_&Cc9Lg-wjU8lQc)J>$P%>D4pV14(n;(s@TehfUaE&q~K4
z>>GP9r@<^WavyFy3nM*Uz{ZC}EkhKEFJlkJ^KgE9u=B6Ks&8D(KN9}S*n?fl_|3xm
z>|8B;p5O>UzTq$)U!#e01UXJb{uaSo1=k7QEx1+i0l~e3|15j3iD+w<Q`>hbdl>Ks
zMgBX%zX>+OqnGg$h<F$$3MLaVQIRgF>{Af$D&YqZ!Sm}b#v3X8MB$bF3FHe!uIx_0
z-yz|f1a}DjLgM{e_`||0dl97Lyb<%M6*&i6nSTV{Ehy&zv#N*i?SxMizN_#Y!({v`
ziKuUX!C@l5PH>XQrwWz`s!yPhj)R}nqwGO|${qx`MdED}{E^^Z!Cw#&??u7?5`104
z-xPdL@O{CLh^X)1h)8eaHHv&35qu&M<w_P*`>#WuCE-_y{3^krf+Gc|5)prn;3C1B
zB>Wb^?+V^2sP<b&x(CPu_Xuh`kDp4sUlL;tL+!hca=$L|ju64WD|{Uh_4r8822H&f
z5L4Ka2(R~B?;`xAf>#g`e}Lc+!4VQZMv&v6)Ke_Tfl#JfCAd!T`x3rUa2pZz_#qMH
z=Flk9?G=8X@VM-iepExDPmuRh=F1UGqWUKT>@0jY!A!y4f&sw-LH;>odQRRDIpsjS
zUT~4%V!@Sys|7hH!T1+yf5=G-#(z%mMZuQ^j|#pmctWsFuwL*p!3f@epf6f5UNAvW
z*}WpXv+&&oGX*(K!t`oF4ESa34ND|_ncyvgD+SjIt{3D)4D;JAxKnVq;NyZ%3ceu7
zxkIMo#0c?qLC)lmS9Y|(&xGgyC(5G)IZH*prC=Mu_JSP+y9%ZWa&Cy}`U?gG3j{eS
z#PDwk&J<L3xR5LRTi`7szg3VQo-y6`1UCp)394`O5w7fVfm{cN@j1;z<o9Vrb-xF4
zH39ORWg@EkK9EyS<o_&qT#ys2l-CP>Ca9hRkVo_W2t1#?pn47<ULT3ikC2&;AI%Ym
z2o4t<C#atbGlZWlc-H3w^xPrg6@qsQ>gU6~!tWA%M3A#-EXVVLzY$c=3&{T<{GSDn
z3Dyd7#*OJcav$Zy8~N6PodmlIa*mDRR|;~fjr=e{PN$LAc7ob2uuSBfTx0khf}B7j
zzeSKUXyhLj)X#;V3(rY3h94F@pS>Ta%@{vgkh5pxlLa|LM!tt2C(6hV5Y%>k*9w2u
z=K;cQk#KF-_g&#RH%5Kxc>q+;0pOz|=QJ3@4+wHLjQsBfIVnc|m|#=;J<fkIJYJB~
zVB}K;IpsyZk09r~$X_GKSsL==1*Zzm6a;*s{hU|s)B3s9^m*l%@J@mmf?0w$$o(vV
zJQjM=>9JP*&GVf#>(9S-{rT<hzFD^(?W-M{T)9hd<oUxbKslZhx6|?XUzs%f0v+S=
zznXTq6qV!PtxK%-b$c0oOFJDl3Ie<e895Sgv<;q@Py#R*o%&d=>F_!YNM#!_&Lz-f
zS(A9Pka&qMtShVpv^(Eb7a?E7W4_E!=eydK2Bh&;oMHG$h|~G<UCFJ_pW^%vrasJ|
zhV*R$t<!)sK8L;>65@2&M(}QZ8PLc7o7BhaOP6maXq^V6aW$?RKKHfLVLKpj>stkV
ztS9xM2qArsgJv3Dn{>3lyF_;i@C>8pyPZ4UO$irffA=2Z<shwgtOwmecz5~MqI~g?
zv3xDzb$y%K-_c&~LhSFVpsxmcv}4)nh#o~bhndiq0byIPI$xH9Wpg!yQHg?G<0Mf>
ztq=Bhy)(ar{oUogF2CUQ=zZ-}R*mfMh99f&b+0*@w<&OY@xbEY$9#!cS<REsC%$)7
zaolll^w<*-{o0(c`;9$eUE1b^=hCq!%%s*Q?4)Z?STWb0@GNb8!koLW4jb#7{NXCI
zF5Za4s!=lo@h9wp)LL`t^xEw)W_D`rnh97l%}A-eB*sE`$J*QH-dGz|Fs=51xif0*
z30bw<m!{NyJ1M1hO~K{0#?s4cBj;KtymM1(BbSai5w(=@Q)?fXkc#xvYab}+UE6uW
zjkPBH9q{+h%{vh_cY19X#Ep!ZR(n6<ZHM<S?Okgi+@8A_`SgJf>qI2tMJ|m$5s@^b
z_S=x%fxJ2`y{Yz+r8m|-ur%*P#L^$UlAAv`u;sB<0qf|=+JQ^=)DB8|^nG*bj9Rk*
zwV7aEnOb{C0ctW~8Z?&Gb}Beon;WyIb~fny3bJZ%o6x(q%Y^Okn-l)<irGKnguOK4
zgq0Lomk=3o!ZYE9z`zsc(ulhFh?O6XdgSNtom`ES6ZX{RE<ITrKweXm-hQ_v@XWi$
zGsDoSoPK4S-^FS3(GbY7U2^prkXTRa1_j>b1W&{`ru0M=BR*EnDg|e4B%P~<ne3=l
zWJ1ej@f)M?a#{QW$>K1Il~G7-UV9m}*---trZ<P+wR0I}+x*`b!GdDd{~v&kw0SpC
ztN!yZn3wPCSoMD?Xb)Dv;^P>r{__q&>%Hj=jT08D{tsqw^N6Pa(PkGMO@2>>`80I|
z%fAy`^6GvPeuTuX1z|owg}G$;f6ClRb~;(!mdpp4`zCm2g{fT({Rw<C{#h}1lTAai
zW-OffFj;=Z*o=iUe?<1zV4dZ%9%1eJARvy`aC^vk$_K^K7*3c#92dM2W?&pm<AlkN
zn-&hqbJp8>lp4lDpR?YUVqYYy*4t8S9BvuTdRvP9K3T4IwU<fX0@v(f5awg7WD0I^
z&5A-SUxIN)I9Ar2XX709NdH#b8Musy@F;D%yp<~yPsHXfb09CO$3=OF>@J`=#u0LU
zP?(e^F!)SEA1A^{cZ9~aJ$#J7#)Gg78ep$MSf$931nPBJaUh=IhsW$VLFXE_^5HXm
ztcoy_Fc01`O3H#HIGzh;W{|`|hbaz{IO#C+f^CppSC!>R0<9S><A!BH5*%iL;R;6?
zoKlTMD&?4|t0sQ1C^L02GFphRN|CBkyl=QB^O>A!XqrNtgkactlmtmkcbKvuiCGS_
zBuHX`!z>Gupp_oXL<lULN)A=Zx%7MekaU8#jKw8E5?vjpEJz~FVU`3*WH`*SAc?t3
z|5ySmg5>jpB%GFDQ!AGYQ73qhQC=_>$QqE=;eA1@hlgyyVPL!yo=ap}%3V5!Q5V~u
zaw4+?J&af`a-zBuLr!Fo7+>d^4Pv^JXYLN*OAbApd8#2Nqdb?orK|&pq9YekmCM1A
zX`y%c0pQyXJ(S4TY>!bolPGl<?y5t9s}93mbtqsR)~mGT!--Od0#_Y|L%nkOI4*%l
z{)JV*okA1eS9IxAVu7Qt&{dz|uKE-rigFWhEQg1_!9-pW=zde{fo&Wejm`rv2I@il
zVThs}%fu6}tdOwm5b2rlu=OCYc`aN3>Y8GE=;eyo9zEf44HH;Y7`~aRJF)IMo^A)N
zA3Bvw#&NPre;t9>mSx=Jr003VLQE3#tcw~kircyQR}khg`tkT>ZAJd$tU|u(o+l5Q
zW`Px5ZpCC{4Wk~JT*#<-dPOD-GP+ptPgy0(Tmu#xQ`3jSP~$SI6^u7%6vE%s^xGQC
zN*qDv53E7y))g=W@ejCcC{=k=t((%V%ly_2{vJbmC0o7%>jfj-S`RCc$5xhm&fIGy
zZ1o{4^oTV`<Eii&(`FVqYdeMa5@{U6HCfKB4bHWSPiP?+HI@G#ZLDw>a}#AtbEaX6
z%ZlXhUDrqT&QRmh5F~6C(n$Q3Oi|9V%#K>9$yvrJw3EuYjW8M+uZ&(a!}ymixPx1s
z58l1zj^A|~<Xtd7E_qGVZIQP}++nY^)_K0q8|A;VO+^P+`T6$gcK?hub~+-%_)w-C
zl?b~Fv8m{U=xk%Q{TJF)sLuYy%j@74ga;>{TVCfpb3U^Lc_4;P6mpn?^PQcE=nQEh
z?<LqzFjsJ};7~!nG*I6(!D7M1g4&*9t?+jWZW6plaEIW7f(HcuOYl#E9|-<UFcR&=
zaqt+yI3fms{DNwJ5#>|snLwUJIryt3JWqHvzld=4LIa#8a=p$@iSSD$otj64o^`@k
z3BD)ziC`rD6S6#NeGp)(@M=B}>3a&V)&&8dD?F;F>ct++`tdp?vTqUng6uEkFB9w`
zm@7C?uuyP>;B>)Rg7XD$5L7Rg(7R0d)q-~js`H2NEyDjm@IFEQ?`OGwCitx2uLOT1
zsLn6qy(#=r!5YC6f*%W>7BtzuNT=tS)p-ZsQshn7w@DLuhT!FbR|<aF`DWEGkl#W{
zf0Lk|XI>-xTEPv1cL{D2yjO6SAipzXy`B(!N{~Y%l>bKX_k#Z;__m<xe~8y~{`qqW
z$J>w6qvxHQ3$N#$lZ03O6nZWZo?|i0zn|a$L5>em&aoBZ1VIk!ke?;EKyZ=ZQo$91
zw+ntpaHHTR!KUlgJS6fT2|gkClpqIpnE%UyuL-^(_$R@41ZxF95IimTxgbY}sIR49
zl3)kHE`pZ|o^SrSK;jJ(94k0MaJt|u!3Bbg1eXe~5ae(b%ePUmsh!gOB7aD5uiz7c
zPYXUP_@dy;f*b&&{yzyG6RZ{dSn#x<o|lfq4UFlO9TVG6c#fb^-bJvdU>`wk$CN94
z)A{NNBA+a%*R@ghP0*|Cn}CZY{8qu+1@*kOvTs7X`$VqivG)r9grItkMuqRcxDBcD
zBUs@exxNy}H~-(555?2`YrYf-rtQ?b4cn3~%Yo1lmzr`NaYS?CAH3t5#$y=WSD6Rp
z^IAKeLpqM#xx~gxU`FXexx$8m#-rTGfv4Mvhw_t%+Xghcl6vdJE0@|%*sZSvGWtE_
z+Uc-`5NMiVw2h-Zopw5ma{%sqr{eXp92qiS=Eo$&74SL@NaHCa@{<s!!<K?~>pR)j
z>EG1H@j<O`18AKFr11t4h2L?*Vc$cTTOW-A7?1k+{-X8$5VTw0F(jhhs&<+TLg3aH
z4}Gj3^>M;M>w5$=(`3NYJ%jgIu5+dx!|0z9)bYkb3EN&f9q)MvNNaZx@!Wlo`O-ZH
z?=D}WtG;~m*X8>yX!PY0fO4Nf--XPBc7?vTbt0fH6VX*Yqc83^e6PXj`@(t9Vw{Zr
zXVHgw&@Z*ORA#T<m-kWgrsrRWWN@a+u+cmy=0JzPu%}I+kL)d#x6v2y+%m8t)%0NB
zoO|mow(~c%4+O9h$vc5X?Y>>?@8z!?wDF}nzirkfc=}gZOFC9wy|Ha&cI8!-11hfG
z!ri7?$Zk_DWw)tTYPYEzwcAwxExAB{cCw0-nC4@g8awMyjW=sljRzQ$m0yil=#zP?
zbE}O@-e{W~$f<6Py@md}ZJ+A+UI`U>IJT+Cuf8060L7#ps_~e^kNx?UHUU3&3|g|M
zU&Wys1H1dg%|24&-DPgU&O_00)nfw*Rl@^TgXh$QzzFPD^-9~M@*_1K#7mrgY2cv-
zdtGcp#AofQA{#s({HV?!$*{hg>;@yn*w(ztY_MM{$d7C=dc{?32&8P>-Viz4tQvl-
z=0?w!H`}G&bxEL8WrwZ18a%0gYda&q^W7$PWr|rhG!W5Xd}LHX%h(4SjDbnm(<x<L
z@BGAViN`(O$cCtoTLiB;Zbc_oCk0wo-`ZfMVh5*GUvOWb6?VMxp=Q2R?0=NnF4(eN
z-@wat{;2D769QM>-9FF}`hBS_k9$3N$D^&5?T*wK>#omDyeB_^EyZW0oR0eJKGev(
zXHsBTKI?BcM0{wSj{B(VCLB*i-PP}&sG#R`#78~yjC;(6h}=QPe7;=`5d#m^C+}~T
z?>QY;7rCMB<`;A7+G0<xUEMaIMa;v2Hv=6vj1MH`y#T3a7g~7Tb%D4lUqkF?Mnmi=
zvmxpw?7y_7-EliQYHPvqh?wmSQDd7|MWNMDld(G*q6W4J_R1fGUC4^^6N1eux>Q_;
zoyeMPF}J<i_ByO)lUQ-d#;7g6yFCq&A7FQ<+3|rETl%zHjaFTln-ws&T@`2<G#et#
zq$;*ka<Em^zQBI8Q_FTyTd&V;cia=bqaku&!Er05N1#g}@t*$*{JLGst+Cka>czlq
z4feo@jfZNIXSc8LRc{TnsD7@&H!!IhyIl?JTV<q1pEgb&s_8KB%B`M2L{+!b_J{F#
zaa+1zrzm4dMxLj^TbCV(D33lJck)P0+}J}kNxPyNB3q!92ioP`@|y+HHk?4K*z4Fb
z-R~M4h`7hw5c}ctZAS!l2V$@S&&~$J91uWTeTwtw_2pxCuU$uK(#CcSTw2-scud6b
zV}C3O9FL8>47+C~kEND~d!ia*HXGY^2kvW#8HjT18k+BEh&>4%b<k)<pk*UlU?;0x
z{Wc^Ww_}DJkBA);_*UTFhDd1cF#FBGe+Bxqn~~49Ym2rsf*H78lD6Qy?Tf(~#@X4`
z?R4Y^%_|tQV|7ekzs)GsmTCDsgFJtQ0mS>%K5c!{>2%~rzHNg8olbk}hXnfOU6vP%
zawhG&XhX}*w>Ow(?6x++z%j2c;hsTQ-KY7ML-lF<Uu`=Gd&y;Pw9)?8*4u?K8<Q(j
z0xh<p4Eqi=c+4X;8C!6bENOQ<HaZY^E>LjX7X$kM->J5T>PPJFP|@L@Lp6Q3{8a5A
zhB70r2iIuysX(AGuqx28VqGAvI<czNW~;&e5c`0wOGF)TU79G@y5YzEbaQ#2`IeUg
zxSsPp+kE*E4UxV5)g1%<Dqd)dYkr+4m|nRH`;c9=wa13%0+;1?#C~q+19v2TE7y;6
zo|JV_;=EknJ;RUv<>roow7^iv`l4rB(f;a!<7Q0sY3mf)=3};F^rq}>Y{%$r9rD^%
zcSA^<yf#~6^UzliruP%`ZfH|+d9``v<=9E=v4{Iq2e!1z?^7|T`cO^6z_^Nm>VEg^
zs@yGYD#`;aea@C6^(Ff^lD-A^vvs)3;jG5&vW`B5w(@R_-e7bb6EHgC9>+d6dq^NB
z&@b>mZDT5i@Gkd(w;}2jcaDSp*`94N!APw1g#MDk7BaTQZ0xfoHXr-^-O?`5v!c(&
z7uuRzdg0o(kutI&B8AtHxot!{Ty1rpEpdUE%@5)#j0j|vj|;@+8=DWb-G#G$1UslD
z9rwf-TZSCBVvn~)>Y1(X>0R-8+m_WG^IL3Pk2~4{w6SmNq56#d`vSjguyH@j8rUh(
zUo|wBDZ2%j61~@RRiJHf$Z^y1;5x)Tst)(CQ-cBr1HOQnhx0YIV^wNi3c_%2`oPSK
ztIEM%Zf&aLus<7~7fafpRZAb)6?i;wb@j|Z|Eh#u*wZcT>WYbhye-((ExFIe96VjH
zH(zQ_O=PN3=ePP-48U%2-j?Q-IW?Y^1CajS-Pfq~s36Ts3UtI7k5SL0-@Th$&1aAg
z&!8Wwr%+yXWdLQuvm?QbtMJ2SMg8wnk5=2<5A^*QF94J9R<K<O!v~Kyir@5Db_55+
zVZpKqVfGLltoGO72uqW_1W&{PM1wI4jbH3*8Qy;m1MCReX4@U8Bv%dR*-<`9IFw+G
z=S!b9aj~Pg9G^XgheUpXWpi0sJ8d#a{^PbY_!4Au@X_vjD~>R5`4Dngz5I+|de#4U
zudRlqY`Yv$B6c&L>;bo#u^R6I=kcp8#k|TwJSDE0v0(v|s!#>d0!IDs?-b`j<vgig
zZ#}WIME1dU<74J@DbsX`^CB=h$eh}EOa@qYKoYaW@U-=ijk($IBzlg4GGfhA98Hee
z7{&nnKcq7k<899e>zO?y0+2N0`=9wJbDvFi4+wKF*}KTz%S4YoisLizacb?TA2akQ
z*yfL-B<2%jcfdDi#mt`!1IaO*=B$|cBt!266{i+{`YB6kBFi|n+1yhs>I}S%f`w&_
zVq4&UL!2^x`57bg^A@lORqS>6i>54Z_Ax1!dsC)2itC12D%%^y%^^qQ8^t}SIB0Rw
zk)sLC&#9#wUfr9w2Vp*aKaRJNokI2*R{V!#=ZDy9@m}4WV>jl0rsb}v&AIBC!|nka
z-;L}qnAV&e&%Xoavt+Cdl`C3IMRU9XhR!_2Z^2qFgQ(>q9E?^BJqq8Kp>0eKxwwK8
z7|dmf*;UPcrYi{jWElclkD(eYrqemDRjd_vQQWnWEzD7-GUayJ_y~!L+3uByB7{*Z
z1VuJCVzCAgEV){lv9Vl4h^z2;(O=XeL)WzG8-u=>ZhrBaL+4y($k%w8A+9<^y?WIl
zmz57rF;^XOg}PTALLpjkU7=A}9Z0V$gfF$YijZ1wNaU*U39g9fRjpmNL;OQT+aV${
zB;ASVLr39?K^_wE@C+dGic$fH6mr8r!BU36@G~up_+Jx7IRr++;y&do-LcPUZscel
ztK&9ZN(g_SpjT~_r!x*48SxJvyPV36L>c-g)(Kj>A`*L2k;z829Rc>FBExSe90B&E
zBEvx`Sm`Val6Xro%jN}1@H03kYJPHX4H&NftFj`&MSv~r)fObdm30xdd}SoGl6hH$
zLO{Z4-3|HS)<pnHs~qdl241YMq&b+~9(ZJTayf}7;c)^8)UV_^BgmU(lcG){(mI(q
z|52%%woODP@Tx7uy#C}MxnuCC12z>KoE#+cK}didzsRus$csSz;pF7Hz@t5;21)Q#
zg@eyh1~1Dn79Ke|TZ)n4Gs_X+^pTkr65#ZanHLhEp~<|7a-lKytaLSQcuTR<h{0Kk
zc-&Y%$@rw(hR>Eq5<3JbEr)NddP`2S5{H8sv;{uW7*%19uCPgS`k?b!qi@)`LZvTN
znRG}AGU~mq<fNa4M@ipXPU3(o@I}zc=&L%fRiK}QZ)t4U?&#gH%E1mn%K6Tq<B~oI
z-_y`#a4Op2jHFK4LN!cD2{PT=E?pd!AB9_Oq%onwo>*a%<|TtdZ(s3!wDVqgoiQ3#
zxurOAz6#eUffu3EiO{XcoP<&+*tvql$M9Hwi%J9VrZJYl&qY<kkYLBhqF=85zjFmU
z{aoaYqy!d4#n&BC>DPS_`zKD-T`*J<6hygOaa;qBi;chnVqGTH<w^6jDa|BagGY`$
z8*C|5knk}Ij3`wrSXjA2-&@WS7VBb>SOgFID_05MTka}hu`Z#`9hob)9!I`_MH=XI
zV=C0kSh$oqs!0dnyr2lLFDD_5cW}9@Jg<lD80u_|tgu<W$DQ)MzMKRvcpb<>`qkA7
zovuQbG%jRLvQtE75wT6KLXr*_vac#+BH9XtJi43&@1$T3FDD_5c2qUmVJGD1a-P&s
z30=*0)Lo(_jY|~XC6YIfaqu`v1SyQ#9g{RGh5SELx(0x0x;rNCHB;fyF9_lEPK!(W
zRVzq@(}!DR781=>=|>a7>9bX1NcuHR(ua4+<ef~t`WT}L;q*>pO8O^PHqJj>|1u<6
z0+0F=!s)Zz`R{9zKD<ljX(Zwu5qEb2pPXnSJVtYpN%wVn-1Zebe{zL}A4=Eqarhm0
z82k~~w_pMbmCAL%(Rr#(BCz>fhQyT+ImLDMOe8IRx^g9n1@O3zD_3&yG&0;B0QDrW
zC^)Z`EA{O{n=FP4H`>+p%U7_6?T3fL@)cA_#wqV;-RZQBa9cOt&5@Ph(~zsS5uuEY
zr51N1O+6?dfpv8+?#63@cY1U)Ub~^2E0ie5@SZAsG~re!DuL0F2@0K)>`J<01$A)W
z38*CS1Ud1tlS#7$9lmd}ZWO!%EMr6LgGWILe3P*Gsu8K*DHur?ix)o10EZmJv1;1!
zoV^8q6#i}aci`WHKL-Ck{7Lu^;6H}1hu7{Xx*F%u`8PKOzAOBt@agdUQ_D8Ug6|8T
z4X+*lC`7_@K6e=W82GX9{Em1s{9O2X@NVZWZz>waqrSNN($=MpncUZJ1+pePCWg!^
zd-Ys`y%IxvX414$77;^xpLfkM{C!ua#d^%do|!Ra56`(a)!Gj7$cl8V_BF)WI`gU_
z<6#bpHNu|scv4L)EB5Act{Aq%gSmx9^skruA^)++N#Ez;+GH;(`4gJ9;`~;(r>yJJ
zt#0Yob^grD`d^WGMgR7xS74h?E7fm(%WvJZtxG1!34W_fx-~}adU?}QD>a>gss2=J
zLOKH`fLiLGqY|a_IJLm?vuxk?j6=SETb>RJSV*inPzhp|H8q>8Bb<t*&$6+xri#zH
zF#aVh_8TUP{n>KAbt&2ZF&X-<s>Nniy9PzCQ8oH(dHQXGQZM7aqTC%*ubYNSE=sqs
zH|8aNYrNlT>BokfUC3PTw^~DlfOKoLANzUwvq&P&Qa{#cvqq=)pXek?wK}C+lhS!a
z>9I3tCsYG^{FiY@Pwd~>5q$PUt0)_V{9G0C))ju)|Fh#PYl@#Srl@#RvaOEUicYtt
z6hMw7N6Z4$Yx|1yOfYY$^uZMj_@kMP0Ea$m&Qg(3%BAV4gEBA6ybP7?JkFZvw>oEY
z=g-c5Yht<88M}Z&GD}I+j-ZsIy6LPg=s>#FFTK%mS~e@y&u>lkTPf){PPC%2%3L~j
zZRMFkRijmfFJ?8Zx!K%+G{Fz+XZC_#>DDyAb#b~i-%pcg(2(DdZZ*d$cTAR!b?s2r
z%s~?`doZ<qYI~C0J5?*5hvsJEt8CIoXv&dYTW(#JZC&fP($j~w&t$2nZx)N;^S5Ub
zU$%vX@>an-y2^xYc7c`bEyD><NqcqJnhwqmsOpH_P}8v+YD$Nchf+FR-7jTuVTX*q
zovbDP6lOkw8l(L^l{$Zij1C!C=+A1eItf<xW4`0m5gCrN#${Vw{nj`%S$WD>3k&<H
zdS23FiAwmEk<FF)thZKpTf%y=>6WYWMytj7Frazn=BkY?vX#BIb7Psapp-WkEK8^N
z-V86}C-&a5qMT#5eNIJG^3B$)3(6Kvn^AVv!dbJ7a~XO6op#*r=fIcWd)4V0jm*8z
zVFj+c!B?^dceY@ikHra9vAIIw`8Q+5AnlZS29L#Guvp)}wVil|>xG8zGv`=`@1Vz8
zZG9c~X6@vvkKuZ^r1+m<H+~87i4T>5194$@A$H@JB064Q)ocD2*^Rp|uCrN>yKb1g
z&*6m~@242T_7R(1xczuPiQiwaP;j*11VPRKP%r;=5^oS(A-GzwT<~tet%45-?iKvG
z;ERH<2)-`(2SNTXV1CC1KM_>+!;p7GV=|m}HN^gc*9vO;aAp6Ea1PSZp0QF;+k-zu
z9@7=dt{3rsD*V$#@CSug>qvoDcD;!Ij>wNoypM!GExe7FUFwY{B3&!tQv@>wa|DMA
zP8OUexKwbh;3mNxf_nvjLPS2l5dK%f9~S<1!mD+iP%aMUF@CLtpA!E63GcywB8E2?
zOd+EEx)5Q%l_Pw<@Kc1JAv{i(iqC(6OsD!Mkk=6TL_zg`5qxLiy9uIet9ZQy1A+yD
zBLz8hKz*|XuNPb-xLA;5=!~~okn?)vHw$hT+#$G2khW`#_l)3kf~x;Q{<82#1^J(r
z@lOcW34Si<VgEpQbHP@Ee!)(H-32oR`w3nxI7D!`;5b3`eFXFu2|q`0vEWj{)q<Qk
zWqIxt)cd(|DwFb^g6jGJ|CsPk399P^^5=!ucJQwX&yi8;`Geq}1&;~V3Vtl8t{=p2
zYX9Dr{Sxwv1Ub7%zPn&Q!K(#_2&(G}@x}^2L9kd*U1tbyx<4x?YpK6Nuv$<}J43!(
z_&tI@7gX0D!e18tRl%m~sl6|94s|mh&IS|pI%*dQf3aXc!K(#1p27GW(;(g~xLk0Z
z;P(VK32M9ZruODfNcdBNuL`~<_$R@41UuluX1>}^JY9HgCw{f?0|bW%4j1HfH`C7+
zTp+0J!dD8f*EL%&e7WG=g4Kfe3f?dHh~Q&_PYFIP_`Kk+1z#0>O|a?uXWYhz<vl4_
zFZh`t=j$2XT2QZp<`+IqFhfwSlL`7N;qwIt3l0|?EjUSVs^A>K`GOqcWd2J9zb$y1
z;P(afI+{(_PgCn>BF+;M?^(fL3BD@$n&2M<^}eX@3x86u>3V9>cu`^bnhCZMOcK=l
zpk69`FG0O8YJcJL1Ze?5eG>&|3tlgHli)3aYXsK{ZV<dnaGT)0g1ZDC5qwgRBcROp
zmx3<{z9RTLLE2<6-U-1E1?vTEypuEBE7(G?wIHoH7~WklOR%qCzTjZNk%HF>((Z%l
z=L?nzE)iTKxK?n3;9Y{W6k+;@1s@lDQt*J_LBUr9e<xTYctY?)!FoX(@2sl+f-MAF
z3(^`z)n716u&-dg;9$X#g4YU85}YbHTkv|pMS_b3Y3{=O)(MsiRto-5@BzWc1b-s9
zU+{q7D}uihd{gkKV2$7j!A}MMpP-F*G}S(WEd*N&rU-Ts>@Juoc$HwTAPsh?Z@l0%
z!6LyM1aA~vCb&wF7Cua0DOfES6r{-y!ygy?ncy>mzY=^=@HIhxtH5-B7JOH*R`3JC
z&jn#ysN%;7wiHYf>>$`#u$y2n!OI148Gfnt7xjB<g1pByeSh_fypv#8!8F0Xg4u#O
zg871j1=asBw8seH#|VxSoFq6^aHe31AZPd3o=XIm39b@cBe+&@y<oW@=h&EjyWkE%
z_5Cg6s{Z(%LD&DQt|!^#|LoWN3o5*yqP_4ctNxb*8hw{S9<O`Kb;ObJ@H(YjmY@cP
z(Om+MTf%wcv7a@~m(K|8Y$5pnUhAfa&x2caAzWd@LF1A$a^UHXb~KDC6uu2;bOSX4
z!*X$az^(5zuCE?0fhKQg60e)jFa{y6b~@gC2;BKD>4d(Bc+8jiu^z-#@H!1hqXZHB
zB*f`3_J6m&#2(InQ0im$T3-cdod%>)jtF~5h|^(rf_Lld3VnVAQXi@m(sv(dod%?l
zgO7hMVZ({jVLt%x);BoAsUP*l!Rzup3YuvUtlaEm=fAnIDvaU#;N9^SUwrm&s9unG
zI{kZym#-Nh^QHSGyt{lOP=I*ISU!$|>GHh>8r`S_pj?{&!oH!J3VrWL8Uo8sN7UB}
z`C|WteM42%5&en@#A$s!dR?A*x%wu`Ih=1V=d9jWIG<4Y&;JdTk0%P3g>wyeHQJ$d
z`u^Asv=4X#_teK{+&k6i=r0*yrj~XM{Oyy^|5h}$@6XlvkxFKpT&uwMAei>Lv?{<k
zz#^R2oyAV?X@4b;rgsFv6QTaZdZO6qRxgVBPvp^#Sj`mMNayl`g8BAjfb~7n<5%+N
zjkp1s!T6j56X8V<Ib312Mu?S&6JuCYNv1J7iz881#&nYKhSj$WN7#q2ha4FcQ=RFZ
zLC$NdVL;nvkBTV3!4~`Q35aDkwhy<(KAa;~cGy0A64}&{efT1>Vf*ma)Om(|xayE%
zA8vAl%)AEq8HS$+IP-O|TsE<QgddVv=4uY926;7EW@8p|kcKz5SQf$@It(nIlRoBZ
z4r64`2BR6SK;tb0#hD{KH{v+bM3Y6@G(K)_npYu|{`_{xVsEU>jP0;d^512Le2(o*
z^%kgNSRC8f&X`un+OQb+#AfSmHDNqW<KejP+-e%0m<<CUZk}%R_htL;$ceL@{*G2a
z^=L0l^gDDsAmrF*VJ1ZID{>5uA;+jN119+4X(!y+@;5<67)7`U-eZ(`iGFxS9u));
za=iJ%LWSU0WXPz9=ZPg`D((E55Oniu$jlgMBGv!(1;zBt?3}W&-NzZ09%$R}?sB*{
zxC}#7gNxnA%ZBNnij}|AR5Iqn`+K<1m!2aI&-$KoUN<~JtS9m27tJp%DwD}xOow3O
ztkA@wTDwb4(S<}vcGkJjg{5WAtfZQ7R#Vn8)BM#Jy*i@>8<pmNf96v+Rq33iMP)aa
z6uFk%VsrdQFK#A_#W@?YeaVHt+#9fcL63AUjDO(@VZ7hD*9YVOGVS~za^vDx+iR@b
zxH4F7UkIiZO`AT)Fw;RsV2eyF@!x&u<wj()sG-rG7;j5E!E9}|wGz#CW|Dc4nQV6O
zq~K0?hI7koqwa6+2o`R{ZfD8uSIex>zZpkj;l|ue2PzETsL5KPe^X8*OZ@|IXeXR+
zs9|SeZ)LZ$@O_utSy-am?JTUil?Flh*@Z`+%UMQKo-Z0<XW`2L{0&gG_5(S;J2D*X
z=xyAIX6UsF&$vIFXVQ1h0_k#c@8kK7LGjdh1|GER51hAaA=p~*T<eHsN;uzsm~Nn8
zp&;u)Io}_NGXzTnZxp;$aGl`4%RKOOKE_dQJr6dYJpPBNw_kJ{H4g?{EAciG!QU<X
z4}`y8_&vh^Sor6N(Dz5-|00NHP;&NUhO6@eWFI5%7wjZ>nIQWS!`1l!4iNqt!J&eD
zJ!L#~K7ezDUm&<xaH-&W!E!-$evnSR%mU9h9yUtq$(OOed;Oe6Mf1|nvZsh^3@FsS
zzwQG;d{IS{h3;Hgpxw@SA%z_Sgp7yxCgqyOV;J3qjss;NZqt1IR3J{@S<}Fyn;SVI
z--<VUzNcfDLcJz49{EY|x(pzVG4Pzb)lQS+AaLv30e!T&pg#63t*;ogP6N{5eC_W^
zh|^*0x0+^9Yc$Y95{IC}*w5YhX5m8H0~zzBT<5zEv`z!kcn13XB*f{k+rYc^y$yZ5
zW~q-)6|HY8Xq^V6+7F8Hw9{c#5V-Yy=+cMVQb^yAK<hNr@mG|O_bTl)$u@B7v!O(v
zH$K&L`JMvJH0%#_oIj*3h;|I4|D~Xgmj-1EbtDO6yjO+RL0b`zeMmdzOZPIoyL>*B
zPq!bRqPl#40F5e^0F*ljeHXIkPBQfURVM<nY;;6d^$gCR<Uq*hqaLSXIaoI28*=&R
zr|i4hX?++k>fP5FDpJSujTc>!(d&Zu9$9;_$}Kcrl!*5SuDLViSVipWJ!=BZ14hNh
zz@o!%1rF8Qd$5y8B-SVJ#9)nr)d8%Nll*j@88@~*ev${$QT5q{k%%$2KH2x}hKO~e
z>a&u$vdO6WzJ<}JI`|?^b?^>9R_I%U)n<kt8|+<$RT?0(%~Kt)MozwwSMPsm__16w
zuReKwUVWl3uRbApRDDMB*!sjtqw3QN$JQr^-cF*oYaw+~x1+PrN1fE&SZ}=O^{uyR
z@WzMIZ-3>@z!B7F_^~0aqK?P5-I~88->7bN(lXi~_SJcPF?HUUN%h`Bv+s3S%Yl+f
zSUY45)??v{FVJpUr#e_Dt!MbLJS(QgXE4QIUa{0F4aPHraAKW4V4DkYB7JMXeayDj
zXI0KJ#?+P|2*Xvpy<s421UXOCYH*esF6cjk0d@q3v#fha=T29Ws2dn(C+YEJJbELh
zLOTZ1*rUS(X$Ki?AP;HkNV^j&<2nl9F?u!!M+}rH`x86rI_faJ%4)@H?`4>64+TW@
z#{r{f<)nKd7DmtR2OVku7RM;_3W&_halosBI)e4$S~ASO@8j4P-aDG?6=XR|>-{O&
zeq_5Mg?B$nW?sqn0NTJrKgZCksC+xwxnu`0^aR;1Wb+uBgL=gLF2qK^5h7`F63uJQ
z%xA>s$ny5-u=Qm5wqp)tDD6g~GeYbQWP68LuJ#w*FT_USCZ=BPX;l|Jl2xC^hM}=U
z%qB)ttP#tro|ZvQoau}+JrqZ=Ml3TO8HzK5ac&I7QLGU=g2GUonT)eG6i2Z}Y%zpf
z_QJ_)HRDu=;waXLT?HX6gq%2Q80SZ!IEpo5t04SiD9&w+^NUa%#Tv0sLP!fCN6+ny
z^V?7y#Tv1PA?y~4vx{-w4aHHc;d>84N5^i4pALm97LxNWp77-cEzi0D0{Wh7;1Mqg
z(Tx{4hzYYe?Xg(efNL-KNT7ste3<C<3UD7M-HE7-<c#GRL|zq?LmYBlL1A2yz-Jgf
zMW3m5&*0SprZ`9<-(dy^NvwC65kV4cGDI5_B*7N}Fyn%!LD=k)#w3Cl-ZGXg36k(R
z%(5VfHt>i<$adsQf=C;3PU%Jxvf<UPA0%=dW=W6)dkaE}Rkk#W#RrvyB&G4DWsNkZ
zATmDsBRI+@5Lii{vDCQ5NM2;5@Y8-u${I`YIX@-K8cXrXJtb=zOYz-3C2Jc?@$o$+
zFEy5CBnK(sEx=WVwB#TqZ#I^8O%77>eq(8;<RB#{MY_zX1*DYluHPJWbEKt4vKIjq
z);9@AVE~0ZeJn{>4<$T#rZE9j$f;YPF`6L#Org`yHjL2m(m)i#V}zT)=ECRZIqWh!
z95I2lg?I$}MF*AF7(yR-kFl%-p~}VK=$yHUgba9m7fWCvEn|hL`T<KDiShWzUP-Fk
z#VL*IGhL^rm6)M^k&T2Sl%6pJDPMjS=$($3AmtmwZk3|6jUq_-$`C_2){qRh+5w2N
zLe}slM@$f9lRzrRB2>cT17K#$s(@rxm#VBr6P&DWqDtlRahwN_>zCkUwRq-M(EA-R
z!O3bdV<<Nc$EonR?j8s1bI2~CtVS}cbodBZxMy|>l4O(NszFrcCgE5Nj}-@~;($Xk
zT~C#+l<7!1>G;r9t^~(2czohdSOOmb0V0!Rxlt7YTMK*A6dwe#xsZTx7+w;PbXtk0
zOgXAt1ux|$Sq_gAK@gSmsONQfiAB=U!{Hs}#^E>>9u1^;99$LFq7o2Q@F<!V=>i}}
zEqWZpJ{2pZiy~<;9gEd;3K7z!i|NwEQ{*&gNWE@y%=Tzq$sq9PgtOI=2VRic<%1Xu
z&zx9O?FvD#DJct;Rb-4i6@DiCJb2b!JN5%DE7L;YR`~7kd*C03*KP-ho$$Ni8K#|<
zG47M_2jCCtK;S<3{qU5%1g{;h5#A?wEwY8QbIaIFZs%@~rxE5c`0n_{Q(Soq=a<YY
zS~7H6S#jXT1vAR#EL>1(e64rQnSlx|nZobErYtI&Ht(xXYh7t_^P7@%zZGBbXtzFt
zhg$fU5?^q}r1wbcVa29fi}6h+kKM_oWu{?Yoy@e%aIEg#GZ5KHf)6+)R)+P|$^z@K
zvHRw3T?gay(jMJ=^zLC5&$4>?@o7eQ-mC;0l;p8a#+(HMGI{8UFDUh_&zuFhJ&lDo
zmSysws9vP93}>=TM{~ZGq^eP9lO}U$)8}2Er?+ZpG<kKF&kCnZ$sILFf5NH0vpZu-
ztwfbJzqAZx&CLww#n~uGdhw9unx$%#<v-w4K#s$or4yjhMhzTo{9l|VYcfB^&o0%e
zQ<IZCE$$B;-Sc9Nz8^i?t)j;{8av(DQ)e1)E~T*7$;<2K@5-sjF$)*YEA`J>xX7P7
zYN&tU{OLtAXBN%$k65&DMp0?$!bPRs{Jqn&(lh-%Gcx;R;8T8oSBxnaO)D+x=AVcp
zJ&Ghr_uk#7FPgSsMzMcU(c(F!xNrG;W@Thu(dS#ZCHmmqb7oy#w@Kb5&-$%oUR(y&
zz3lYwJcq_H=diQGB&dJJH<BHYPkbm>jsS$+g?uB~5z*27>d77YM)EAzD!Na2mh3Fy
z%rz4J@A)pW7t>*kv7cbBU_g+s91Q0h1F=Yu<0Ry75?mp;UT}jT-w+t@0YN_b$^T67
zS-}?s4-0anh4KC<_@Q6}5r5zRCTO7n)pv(P#BU{hqVRlUVE84%tMALetJiGA&yjFt
z{sLZoUxsj6HBsMW37;XnnomRcBH@<{s_)7mUoZS7BKT_I?-TwZ;U5?Nr^2gwHN-zC
z{HqfFd*Ri58^Yfqk1?UYiu_ZF_qp&fcr9djD<aC@o``hnJ52ED65e!wpMb<4CE*i=
zFCrrST;Uf>_)6i|N%;4L-y-2Z6#iie-z)sn68^mKuSoc7!v9Iaj|=~igr63kYum7X
z`a8{b<Was3MAYw63GX5N6%ww#BSSbH`w#CHMBW>TypD;9g2{rN1bNS7cwfP6!8}3Q
zU^0A!;21&Pe<`0PsID9Edfrl9Kj3eX@HK*K1=V$g@VkUp*Aw{d!apeZu;3GdPYM1)
z@Rx$G3BDotN5Q`c)(U<g*z|hiUvAcif8dGgdIPo<zN=uGAct@nk3+V^s|ESoA+N48
zp#Gk7uE;r_&G1!%YXsGG1^E`?cMGa{YRI1z{#SxDe59T?1#1OA5VYB^5bhOB66_$@
zOHf@eh*v1Q8bJp?UHDmoO~0#LC2|hUGaqF=3M?0XyCAJM8NN&K5kd8xGvsPHV&JnP
zryVEbH~sGNzeRpTkfYd)S0`96_?e)^>jU9Yg7Jb0f_}kHf|m)Z>kH{}gje51gC8RN
zaKY;YCkjp%oF%wGaFJls?>hDOoEs#(N^q;-4#Ay*j|e^{$kBM#?|H$O1@-ry|1JCx
z!M6q96Xftc(|;yt;l`obOR%|ME5Rf|{k>?@??kVVaJ`>UzVL$u_4lHqg`X@qU62z7
z%>PEgWrC{&?-2a1AeV7ve6HY1<O~DxVZp}*pA>vfP=7D_vhezQ(Km#DOYkp(HG&@s
z>hDE4g~9w_f~&BNV3J@*!Onu+1v3S+1#<+OekVFz<g)}hrNR7e7Uc8=`SpUFsvsW}
z<g^5N{XHnBAjtnxkkbw1Ul-)m0{P>DoJt`7xuALviwZwaa2r+OXcmQDLH*om`n>T=
zcqhRO!7Rb1&z~HT=L<G{{)`j(B*9|Ad4eT^WrC{&*9hw8kb18}9jip%^f|Oc<U0j-
z3qC2hPjJ8B0l~w9zZHC4@J+$@1m71tDfpovU!d9koPr<*1QQqz1A#;xFTM2U`DN3l
z<NK|$MGh8giY7Wn`pju%(~R`#rKLvLX6I}#+h2D}oqw}$ws5|*vxOK2bcxlz@qDgm
zr^5;$z^k8;BLQn#Vb%cg+JHw_Q15tN-~@P`2Bg7z+`S~k=`dasnr2WDl<@m)?Q~c%
z1nzuyBg3hP$9$O|>p|o@olXPNScLahKM8R<jPHPMeZKb2{e${Ay{GkkAGA&b(%1-n
z@h*WTzk@KhzGUbtK_K<{;I+Q(pmiFM#=QvS`;&H><hAbBw;q3dSwHHFgV*|YgJzlx
zc)FPg{59S)v|||kPXu+m9xcvpgL6RQ0hHU0c-fi(GGDs=@b2<eqI~g?v3&ejuFLld
zXmpPffO2m_--X!V?0~*M>O?@+fsW{^o{@;mG9YXVxz3m6VA)*V*BFd`dbWIFgVVS7
zm$AX=*(b}1e*SN^O8h7UE{iM$U2$Iw+2BMM9X4TmV${XQdFtY$4hCS8GVjSc(>uA|
zw~tmSlk4MmM<Jw5!(|`FAy%7)n2(Ygx||+<?Cq?J8v1;UJz{#>r<&Ulr<zCX*!%F_
z;m3~k8-DDaJ~5}7$3&iL9y#z>%)tC(k=XahKWR{Xav`i-=1s0o+&#HIVIOr-ucPlT
zy&ZjTXHge*KD>9w7wAibzJ$X2Um1QZI>9{tg6Yps$%lQ7)&8*E)6U5J)HB4qGUHPl
zmP2^Yud|Ja2KytHmfBP5y^}INjhw`tp;!~<mQo*C_~%!C{@%$u%W%S+b1SwrG@#+1
zp3vD>4T(r*<l_i}G0U}(SnS)LZUcA>nb|C30G>tR@70u<%_d56=ksVsssDu`+nSFc
z4BOTm250fhF3W#8$-X=|AE`NJHq#+Emu<}t7-ri6Ktv7>_HAZ4>7Jy&V^#ySZOswT
zVq25Unv&&pF19s(P~Jka%C=@R*_~vSZOzAIe~Febue=}RccCD94))qmrZxPR7Bho!
z2Qcs%vcD#qcN9lIQpL0jv0S<)hW9-)pP_Te;tCW48ZJl^lNw@aWfI#p#Kv?Fk^jSp
zd&vfl;`k}q{Wv)6W}M%cUxY$i;~o+7s}TD`u)I^MVUt*8cr%YJ6?-S6DAMrxK^IV~
z3ZKjHR(N8>s5px4!l#fg2Zsfrc-J%DE(AEb6l?gVLbx#$XFlUR9g3q^!?y~;r$TY=
zV4PP%`6>2omEU#*yn%R5xz{nClb0e5-+l-_59wLU@F9^pj$#epQ3zAmM5=DzVVudK
zIEpozy#wLr@LZC|iMNgMZa_Sz4HV0TNDQ^lO-r72rEfdqJsXOrSS}<2_b)TV@rL&y
zaT(%xP^wtBU5+xxp<Pb1SQNFTNixnMRr#H#jW*KZWz^Idhi{~q0Vkxv!<eDWWsI|8
ziLy#r;)E2dIrCKxGcWiWh@<dGPIw#M!dlcp5+69siXaIO@<qtfko5y(>Qxvs&CHk=
zj55|C;gn)oi7Le^C!|c}MZHKt;K{R$8&(8Kuv)G;YXpn(QB>X+KGs--=WOx{BLxOE
z6coezLP8qfP*T<?YN2C$^JF6-Hr$}#KqFy(vMS$O5W-@Ca1<V9NsaA*ILL)ra{`OZ
zk0`?%q_9>osv=`Rg`5{ugi&hr>>MPS2yYtW34TS6Bd|0U-b+;}sGcccghKKicw|a&
z8m%;Jgu<rIQQ;E^tiH!sF?AJ?H)UAf5U3quHjr{m#Zzw@6CHtb&IT*dSc0QyS;;EU
zRgRe8C|br)<;LJR4<1%0+X4F=5=Z4`;<ySPrFb0R<TwG8ax4uWWZ0PENq`eNRt4d}
zBJ$NN4i-f@opQP?R>uxO$_n9;BY`Dpi3(SG7-?CFgB?O<R85nwMf^%9Ie~SGN5eSD
zbRN2<P%I(K%Cur6P>$uxfv3e&xO9|Ef=7)BW$?{Wy2z$Q<4I|pl9Ju<NJ(HrBV{pD
zo;B|*MDQ6XahF@9WhlvqhiM6cXR&bveO{ZvE(&^ex;2Qn{*1_!Y=wt50?UJRWv+CP
zD3^vKRmb4(iE4>19fIVi!sFZ$*bcEOSmo@T9=5VO4f+4i-kHEzS(ShMzW3glxibvI
zu!@Rw)saPqVFm^SBpqNFwqcPiL_(HfZGZs=L>d(lafuSe%#<8dR4hy_D;F#zH7znI
zElVpc%@QFj7YM8W@AsVFx%192EN=Z<JfC~s?|IJtuJ?V<^PcCu7anB@wx}{}wSDT!
zGZqOGEFbTW%&`k4@VWI5ma{t4GM1gGJ4UpVk;eFP_*MrWKS*T?o5F!ca1|QQhy-&L
zSgwG_9yA$?+3+<Ml{&6BK)l1EQoUaVk-Puk-ZS<(___nJuJ?@J0IySzn+yGGc)Vgo
zkYMh9EE}AH52T_}{p0^{x?RLl{d)~jZ^P$Cme`?I?G89p%~<|3w1`wKyUxzQx-=x2
z<0Xr_v(Ot)te+RkTx?aIwyxUtp}w|5QQT0##cj!jzk_7B5WW|D34AF$ch)F)@0ivX
z-tS_jjrEC2D*<^NO@f~SUjgqO>txw*8h565s}Q&X-tVCG2ycM*j%jP)Z-Dn{8-1eE
zSauWqX83#IxqrO74gr=8r#;{k#qjpH4qNl%*OBaXq@o_sZew%2-&yu}9jST2?Xe4J
zlD;f<+|a>YyLLUTFu%tqjxWqFEW%qvMR?t)ML}VgE=64saU!D&5gjWji2X29J?Yer
z4;Ebl!|?W!QG=I@-t&7!3yXSSO8!Uqc9Ev(*S%AO7rXfS5#CxU>WQWycITqFk(Z4c
zeK)13$4Bz&k?+sPFBvVWPV$wa!@p$oK3^=db0_?Q683yIo16dt^QKWYE_LDejPgR4
zKwkbDea{Ga`t`!%-*le-@u77H|GhE#Kj|GKZvR8SV`N9tVcs#qWdaV*!jWi#_o-mh
zqn~r%UHQ42S#F?ME}kt;7N?6<;`!o5;u`T9k$>5&_fC<2&6FP&w~0@QJH%(jm&7;4
z10;r0KJ0glMqnTCU6nB;`uAzc(<E0)UMTsql2=H+O7hi`zbyG?$(tnKE%^bFWBP3O
z2a<P6{<-8ACHuMj_HGgKzo~S4w+M0!_jr8wCYwb6%|<nNvf}d<-;+fCGb9g`Jd8y7
zv5KFpc#ej$z6DCRxr&fiD*bY$uT%PZ$#*E--kCuDZ%KYw`5sfgpNP*Z{$<H~Nc8is
zlK-jn1O~L&pB5z2kCA*biQ}T9Sg3fjRgHXSNghH%_U}N9QT_=^w|5|rK1=dK<;P)X
z^~Xg!&(L13<fO>!D*JJo*j2Ri3-Ns=4-|)pqeVVFu>5)AbkWA35kFtDop+EwD|wa3
z+hvyL2r&5-aihrFWX9hoeoOqWxJ~?#_!IHxB1chJ{`camqCLML{%?{49-olY#5N*l
z3ot%kq)vu%KhfUxgFIgHMDa7?0&%IhT;!NG>#_3>yk7F5-bLatH}l)Oec;oQe=7b`
z{I&S9_($;#@hy?hSga4a3}X|qnV1yw#M8vCqJM|U&P&wOU-9<tALQ|pCyE?-XM6L+
zYSGS5#IKONO8lI7waB4*mcLE>s`z!0WA{w=Hsqg_yj`^O73sf~{0H$hkwf|{|97!D
z&m+jRoj|q|lVUHiuQ*ENH}aU@zoX>8?XX1g{+%T144CgLV#9Zhye;|fD*b2TFGNfW
zxAMEiH%0%B5tR_E|5))fv8&iq>?4+oqr~arEb#*ILUEONg-9(2+q+Zzj`*;+O?*Q9
zh4{R<OZ>C=w)i)Z+7Q-%j7W6|<x|BH(c6M=X!Cu!(k~LdZTBlBQ;Wj-?h&amp}b9`
zc7*b?BGn_5|0w!*b~wn-cyF7%z2sBG&LXuW%r{b`MuhS-k(v+6OT>mY*l$++t>QNE
z3DMh9|D|N$1KDg&>N=Sxb`tZ&La|sZ5lh9vqTQ!qy+%nMD^3wB#Mxq{SS41AE5ude
z72+Ckt$3ZdLEI>A5;u$Yiua3K#mB@a#qHt_@fq<&@n!Lk;_KpG@lBEA6x_f6qIZpO
z)BW+gM%eV`u<6Zp#4-VoOQ*SF(ZlD<M+Cz>hv=9uJOmfFSST++UxrbmAT0Bhhth^3
zj9a!y2|QgzD-1&-UmJvRNZ7z9`^CZJaD7jrA>Q|R=hG??;loT@jY{6}oeibUMmXH=
zW5?ir5c$|H+v9qWyhjVycVTuUl0=+$K8^Qu;rgDzyFs~#V|`ihzP>LY?8_h+`3maG
z4Mq6iRY(ih_cH2Ri$vCkBB}Z|AneN^7`Yqw*EfVBe2~v_;rgmS;nt7!<-q&?ZAO@7
z3gPJnHf!A8&v%d(&eyud(Y<T53i)_H?H${t+X^4<Uk&=_w;zh6`nMBd93EAGxh+WS
z?FG=UZ*zo0hg)O~>U*h?e9VvAoRr&#`gmW9!vW9ru3h$neGAvu3CC$;?RM?ntEk(1
zc-N?B_oKJ>^Df$itM{(a-fzL$Pfq!c$Q#KtTKI{+k&K^T)@FBXd2rUa-Dz`a(`Vf7
z^r3OYkKdi>lZJfbcc(9(wI^?Ao84)BI_~MPy!Gy8L&xpTn%H`G_QaF-tQy*Scjnv~
zdoG<gZg-PYJMOs*%$?g|Pi*e2J-058Bk#;Tx6LixoijAPyD8-CiKV-nEH6d*ILehG
z@AvTD&<MOYl+)b5H`IDZqFbWyjn{*@!5O)`qsyajU|zr*i3nSd?v5`Xh5pXkbI0=j
z;I5r}ABlX=?xAgU;{l)JdCW&fg!hysV&}!<mm`SRg}%w#)gbXWrD&SnG)FUDrxZ`S
z8ELV9GThHbL*g0sFqBBMc@l|?&m*bs#h@e_jD3+s3dgWaB7P_9j%N%*0-89BQX)>}
zO<F0!@#})l$d?}9gk?ss5ldN&{yBnlL4psD!O;7$Ou{F&P#i|_Vv5aCRZvcm4{eF>
zq0(UZB?xvvg1zrEl64P)l=U+Nf>BI7m*VkQ1ml>xg`!<3O?-i3msIMz6uYIwc4(pr
zXO9HqS++^vR4|Lrb1t?oGG+1AUnfp7k<EXKWojU14@-&BwIi}dr6f+o$fEMh<-M2U
zc@!tG=wlQsQsSEw=cGgq6lC#f*=6SQM%H4A=ddh?2eOu>M9z?Ca$!nrvN9D!f#$&}
zIW3#Sa*od#m)<-W9q<w#m2GTX_F^BE`I)1A>!t1$7=Dn%95w~6NX{5G4<CfxdGC_#
z9{?|^@WNdTAB!xRQp><~PAI9p6#;h{A4S}2@m0%e8Q@>0z1qUS6HchE1yhdo;vEzs
z58kZCFyN|RI>oAIRmeoRN*31CGQj>ec!9;$H=1BC^{&biXDG(^I~0reTDSsVwVFl~
zTnW5_Qs21E9hN?ZV59Y4L1Dk1fsaPk4hK>$9U;Ag!l3KgWTG8BEZ-1rMb8hc8?0aN
zpfLCi%Ql910zMWAy@TS{Fp3?*^{R$PxCAg4O0Ni|m-_TV1bC4^r-zU#KRBE|+ocaD
zm0s@C$09Jvr4J*OKEbE+Y^!wX<)qS?)g0UBmPh-8T#Qo|SGl;6q${(O&6{JK%9JU}
z?i`9CWMMnJ9q;_spw8{>_+(kcmH0THe=Gv3BekxfxFL<?8{y-)PAWUp$A$Vd(#N$!
zAZkL~N7-SM5)k-#NVp4^ypI*hR3y*r-tB`al7Ea(65>Ph$J`v7gRjCTW6OrdDu>37
z9oiXRvFEqXs|xTb^rG0@g4nSIv6Bn<oqK%o9JVix$4B2SU}D#<#l>A?GYVou3u3QO
zzuciVcEQXjO~1cCEuUMl2AXLzdw~V5NAx#kZ{ub!VEdv64Pf--;&d*0Nj-fCOYDs)
ziP3||hhi%ur35`ljeR)N7)a|ub#_lKPUoW6|E}2zd$+)>ReT`RAkLJ@krmTn<?{R`
z^Tzyp=#_bu^p01<emSjHrCk<Z9lM-X-y!qC?PGm1{`PU}7;-T@skVoln~LL;W1V|1
zHY>Q@52;Uf*Q`V9lX*pfONaj;`s6+=k8y;4BL9{t^Y4`8zcV>i<m~|E1tM?8DX$c-
z7Oxk-B5oA#61RxoCoyjG1JU$ZnRqK->CcmpUzGfs<UdQ^FZmymZEijCn;r|~6BGM)
z3JLjC$;Fa;OCBJ3u;kH_KP7pp<e8Gaez`{SYNeZg3+;VTvgx%TZ<K6z8<4-Fa*rzh
z3CTMoKP%b3fsB5eUJK=H?mgtcD*f-ukAFv7Ptz+Sy}9J$Nytgbr%E<`7V7Jxcx*m5
zE-Pk>JkGg)l473tUiGG<RL+hk)c0x0Q^mRBe34JeZ1+;}D)9^Am&BVyJHC*AljM8E
zZ;E!jA$_alpNM?GW;-@S0RBeuUhz#ao!c4d90wrz5Kp!iJBW6CA-+g*50Ovv%x|L#
zARp%`pC`^0=Zj0k3&a)TD)IB;HR5`4gLtR-HF1l$ReVz1F1{eXD0=<r>yqCUd27vn
zds`27yg}v=1LN&D13O8!_Zc8_bb;w5;$X2{<ZuJir--w~N|ECaOkW{-+Yi@CUN3GC
zIR?S}_lq2ap!}rxocMysQ3<B+6Yc#4$k`ZiV0=S8sJ*v<_+q7VWP<qyi*{YkaQ_pG
zrz81HLY8TJwxZn3&5^KtAIcnS{yBWC_uw|C!=^UZ5z7QTc9FSa(ZlD<M+C#%hjh&M
zoQ2$i`;cw~ye~sJ8v@@0@Xn|4aTS-~NQn{#<CcQQe;dd=G*}<|Wy5)(ccanKd%Xbq
z`uIfe!%U8%0=^gHoloO`b-3NNxR_I4&vx0KZ?~b|V<L{*B+|X}^_`E1aD6YftQ)t_
zLYl9S*Jxjcbu8C;z%ZRp<25~8-`-Gt{QvRwZ3vY?Fme^@<NI0O`QUm)gzLlX09#M4
zFE)9qzRd`;Od&ko=_vHW2K$Za-+>S33(%<rEFi};`o}~?N2-v|*UdPt2i;cqaQ_nM
zA9jiD58g%k^=+v4*ns*P(?2xSd$dJ;FQFdq*f%;dw0e;j*gr%bgLvOA`@z124x<Ra
zQQ26#(0g?6{T}oly^4DFa@mhO$GVeyFsY~a;CBu#yLWZjnzHD+n-ambv2~HXm#=75
z*0wC?jbxCGFB+U&mh67^zIHW1uhIM3O$rc;Zyr>}@cn?Z_mz}iejx2@s}E#c34IB^
z0`Qr{ssrh>M!q&Debs@qfluz5m65({Mts1&l9~bdF2dRSifiya1boM!SLNCG9)d4>
z=yJVKt{CO=Q7#|l3Q?}`D9RP0Tt3R>p<EuybwasLsdBE5pTTz+8uqgj%H@?`zB6`H
zaO1hbaiuqxt}hL)jq;lav5q@}8*|=B<Z#A$qTA$s@yg(gN&DjM7{{+9XeN60>I1=*
zY+(hy`oI?4*BEBSpV&1c65lm7h~hOH>TQ0#Gfm$~_yvv^cMQdY{s?F1K?+|KaqO6b
za>neL1&M)>p`4kDjQCDMC8QV*JWSvo#brFL8VRv4GTd*P#bodT7+b}#|4xG4rYABU
zMO>ZA=6+`5jlI5;@EKO*zLUV$)l%O{xR5Q!GfqYv6gi)ul!)`<1U(Xu>w4cw;Eh~^
z?<6FVM{~JXB9$&Ymzz(>3I0d8x!ijx^0w8@<-QIj64WcX?<CxSQ07!k<)%TZ%xMz3
z;grk7{0*DreK&;)37v33z?Vl+#hJX#T}*KU#j~El@>z&YZcm9>UrhyRmnZ9<l*m_e
zn(!JJl(1aZ@u{FQivRDfI6-&awb9QA<~HYyVDcjF+{lH!NbV%YGrxDoApi{u(ZPa~
ziDG!n#I3Nw>JlfE)-qs+X=LHxS_W!dO1T-X-{^!<wG7xH7+E;BmVp;s%7m1~c~m{A
zHV?fq6<lO8(F-2)lrc3K0p9&VsHtUukD4}v8P%j5#~7epAzZ&F`F>}kTNg#zEv(b3
zlps?m7Frd?u=Al<7}{qH`x}adNqxq=UOyJb^V$2J@UZPoxZdN-1jv|jCn2Oy1h_tq
z^?hs_xu!h5ekUg(b5j^fM=a7#N}!jF;yp?@8ea)u)O8J_(R)U1Xb_F>1TboQgJ^vy
zfS0Fm-S|=fqvBYfa5UDIQMnDGVdI}0p#UB$NpK@Xv1X_v<#=C#naYGa{OYXvmmrR-
zh-rX+O{0;8B{hiRx**!G5~2s+k0`DOq6u~s(W71m**ir0P9k~&kC~YkJ&ITgkJ-*u
z$ZW0z%PH_sa}nI4C{@a)Z-7TMu>l^@ri$L-q6sxUmQ8aw1-S`sALO3IrununCan@`
zx*D0ym0&p*9?67jdXcU58W&A$fX6osY^@)2(S&Pyk*)PU7fraP7ui}*wx-7tuIaij
z9+V&}`+@nPT+_`ict7y63v!LPPmzIZvB-jF6RL`(&GB}Y`&1f42J_&tr-^(Ejw0AK
zC|LtLR`~Fr9=T=|zoo$NneZq=)WFwMA#&sJu)x+OrogAc5^Pb2S_Zk<(y_<VA+JIB
zI(XzHZh%)#1~<SXXE}3n6K;n`PJ%mAIsJY`&auqNt?CY|PZ8X|%ISACa!z7SZfJL;
zjU%`oX_ys@6jWi3-RFi=H2b)@PGm>8`IXAnxC<n*N^XDq$Uui$zbn!?@47(~tE`d>
z*fN{gQYW&BH|xZ@CM<JZuWjohpE=)as3}n;bDm`Nvg_eE-~Vu&Zy_A#*CdM{gXqAf
zPD-s#6Sq1pQtg`>8utNkaUW%ukd%OczwKb$bJ$GLNFOc_`-$nsjB5Ya*xz@?<Y0;Z
zgDEP{2>QmF^^Gk|#+oJX>)dh3;NrqqlcBLi1+>eLWp)8)z7}@LXS~H6b^K|uoPxqs
z9kE+4E{Odxvhp_92oqz~1z6@6#%9foT^cyc{8SD0GX-J)kR^Vo8fApPfl4v86%O+m
z>-S=Uzlx^y53;%+`jE9vk+qqTSZH=^JtO;vP=$UV1>3@&-7y^(3O3W#rL62D!alcM
z*Ccgt|J5I*Hf#IuS@oSdN^q|HXDKUjwabPN&x7s6OQ0ODijB^L?U&Oly5-;7-hMm3
z62`hKKgEB=T-Z;bom^|1i}$X(boc!3pQ$n3W%!_LRC$@o;Ko-!Ox<M})`+@3J~ERN
z#2MmTk>i+5zerpoUL&p-?-cJB9~QTXPl>#_VtxPWxv;}|FMvTi-iDL2#A?xWN9fn3
zlCK~kUn}`bl5Z6^EB-#o4@=%E`A6cjipOf#(`oRWr4EC~7ui<iF;6*9<he|_m)KVv
zAPy2oh@-`G#q&gawm?0Vl9z}Vh%3d_;??3h(e^XSZ;*VKc(?d%@geb1@p18K@u%YR
z;%~*hBJWMPz6ZpAis{^rh|dz+iAk}W*i#%VmW#YKXZdNO?RUt_BwsAr{zp8Aq?rE(
zu~xiI{HpkM@lo+{(e6M|{sqZ4#~HHeqQP|B&f5BjCx|DC#bPgUm^f0LCe9Qu5N#X}
z^{<kAg~%~Aw&!(!evYKQz>WA1YWMvW)&D1PujqA!?@Gpn+xn3qHW6EjHuo9*vF|H@
zGz!RmbL5ZgDSlGyC)ylnqz{+u=U7tL!*Wx^3h^`I0`YwDv*Jo|wfF_`TCw5WOb$k}
zo%_TG#4X}u;*;V}L_cTqdC9*O{~*35{zZIS{JR+7Z;|b0icQ5<Vq1~pqs*5tb{9_<
z&lLNML&V|YSaE`Qp6KU*a=?}KpD(TySBsw)uMuw$*NeA{cZuH;9~8HWkBJ=7WqZFA
zUld;!{T$K1O8%!9Lm8IK5_803#S_HNqPGuUEV-9BKpZ5F5kDnP7N?2x#D(I8;w553
zyYb#${B25aXgB^5#e4hl+a>Q1pBH~Cz9#MwInd4RkS;bCTZ>7N1INtQRqQUFDfSmR
zJkEUQh;zhw;)UWR;x*zI#oNWZ#0SMkMBuP<Q~f(5t(dP_-Tx`<uYWK*>~;5G|M4#g
z9FJ{-zatERIae%t;1X@_L@b#Pml$&m^D&LCBYXn>Ncr-Sr(wIRd?iT3scCK`mZ9j#
z0}!4MMff16*5DQ{QUXtxja&1rNTl8dhoIHRe(@g2mq9SH4jsLP0Xd&G53&z4sTdvl
zx!*{kv^fZe+uaTwd<pdHY?tkEJ;)mPaD7=#B9SEGyz^<x5D~5~8#{>igRGB(s=hwn
zi}^ALMovY2%;%j?`y3*|^|cGt$NNoR-z^CHGOVKy>f?QicRtAX5ySQ6qdu-5`^QmU
zUmx!QS*8%4t_|*+H~51IGSlcE5PiOH<2+q}IPZME#}UD>cb%}Zyzljn?b1C8AMRgq
zXnpy#=KIHcPVD+Bz+46DYfM+)@Ew6t)b~4I2=sj-L#r3rfcgp%d8Bs)cA$YX8mSNO
z2=qMNDgA9(RNSja@8Y83!tTjrp~bjmQDI@vo;{Pvo;|xA^*aK2+*vp++&Ns&4tpZ9
z_p%kR!k&)#k!i5R9)GN?$NroxTiyt=d+yJvNkeRp{mIRoDcN&>a(%{uCjZDfknv6&
zIWrGr!5aJg5hGulH7N5yll@QcnmZz6*PJ1F`;xEc?Q6fj$NuBC^xS`3O^^NUHuv1$
zE>)IgT-k=@+M(QWDAxw%+Mrxplxuqw<=UcLoAo{Sw?LT|TYBtog>tQqqFgJKYq5Sc
zW@IMXmX!7@?QeG6JM4%T#*5<J3in6LgEL^yeLJnV7wwN%(xQ9e{>1C?1KIDSABevh
zyb%w$_BjXAVUNCIV9tT;H-E5eW?9;<ic(m5ucT%7=gqQv<a?Ll*l@>7Jm7O$b^s}S
z0kmC&1>OgsejW;V9-ektP1$xIz=UYVX{Zac^AJAkTrT5jw4xFl$0qvmLIx%N01AmT
zd(=o|%!5?-KEM=~=fjF@yZ??sXWM-^D=M7EIuh~o*jzm0H6)`uXHrVUlU9Gc3y{W(
ze_XcRyE9zhw);~k81%pb=6!4lF~N&k(DQXHlkf?gHh5=%;*Tks2B;TBKBOhiN1H+K
zJ0P<4OuP?p#xoGuF}@FA!qXJ+K7a{)1mODsCh&ecix0;^39E?NHRIn<dyl@k3zb*c
zb88(&G2e|V6Ir^bmVus5m{!ZcG$&NlGO)-AGiw>R(FwC_8ThIb=GHRsQzul`GVnVm
z%&%>OF0_Zoy8y&V@HRJ+0bb`ITvW?IUnkTz`+Xd$fi|A#2Hyla9$4mH8aWACY(}uJ
z*{Mic=4Q;IdRbwan-T0{U3pmMW(2!g7YWPU>~0bsjS{ZAn0SeNDd##hx~@}ZF1%r<
ze5CKxWR#a>abz9Qu9gw5r#`ECdVRf|L)+Cd!gb&0RQEX$QdehLyIMxLb@Dl}PK@A?
zM_tbTZbi9vp^v5`TjV&48bk2lsXyhD+jcZOY>E?HfoNpu6t2WoE}CF(5naI^Z*$QE
zyN2l5?9Ja?G+|>gk)@T~{d28xR%?#Uoe2-EDxv14vAN|gnox5y+1xi=G@<6^vbon>
zG@<6^v$;}hZY)s&ABD|%<S@sk%iv*PnQ%=nu{B-kq6ydZ5?j-UTr}aDUSezd7Z**q
zrkB{7j<Tl56Rzonyni#trf0&#VEQ89W*6kz{mKQoMm$WBp>Cs1LS)MEzDf#o29JXe
zA`^&{EI5f^cVI?8utT2vTT^fu>}1uCA=tfo`tx=u8-;gQ8VjVZ%1)}gN>jcG6@08d
zwJ({&#O?=EpY{%7O$)vWgTdX04K6MkG<;CeX+_2PUGs~JPCF>vjapR2$3_;!`p*1}
z=|WX3w%C~suCu?}xGq%F9mCdv-S@~-YDiO(N$dGvtqpAC8|tROHHBzub5JQ7(%{yM
zuT!1Yi~c~`TC`{8lN(o6!wwTN)K}!z^@4qUzv@jpmf!d1$p8N)Wa5&<=hv`~GmqCP
zIsWT4s^diZzw_KoUY6^ef2wsc|4I5yZvVsRHxF&>S7U3m_M48?{vi5I(~n`?VIb=P
z%f+)ryB$FMbjchHV7~uV{U%o5#%p=haom>Y7s+QbGAZ&rqkNj!RkZDmc#g|3eV{l*
z94(F)y&lrGKk`>9-u44zuZO%)@vFtFM6ZYZl4RavvE5t6uZj1F9BX3w7V*d8PVqVM
z1#!3dh8W{55XxtWZN+wC7qLj}FP4d>Z$|mEB~KG)ihL?({R_pF;%d?B9oI{~Tf9%)
zCO#qBoCDOy@lw|Ny0};5kOSk>#5Uq_;%TDIbwxgV;s^UHeu&6H0@h>W1K@PYbH(}M
zQgOL>iFld#dGQ*tp?-3s;x~!+h-S<R?LI8|dm={y*sq_84ZlnMQR^q|JMd_~0OJnq
zM-Q>L`2Ve+yj}gcOT1USUp$h2@>k0D8}SwKPvTzjO_2jG+zuIH3$cxOf_S3XP(Rs2
z@x8@Taj@9%yVdspfw6dh{laN%?IXMKqt*}oHyF>va5o-0-G4D)Ge1c0aB7)55liO7
zt~U2k=!dG<fE@QB-AMRQwAl%`G8Ey1!;mkm7kDxUga1fugLoX0DZKy(P<<H$BVDjU
z*D)aH)8;|;VJ1C_d=<V^p|m*&huiIigK-D)v0XmYvj|xOAFl5dL?#jEoljeah;V(0
z)<>rw8i@LM9(d>L`y3*|^|cMv$NzudzgrOYWmv~J)W`Q<yz{|^`k_v!kL$<v#U@YH
zcQ?W;QwUG@COWawA54&$M$iB3aK5GJ)Y0gN{)l|NP}V!YYaT^Jczp{)>)Qfpetmz6
zFm`E`FQ06Bbo!wZ)b~4I2xQ;s$k6IVCZWDUL>@^$v<4gP5c;9sJ>H9c==8#3m;K0d
zNUONBa9V`*L(X>QV%pAxZYT-ekh7hcFx#1l<>`nYzq{E)+RPlcyV=~1dph=+wdZ!&
z&CHp5%APx5GcyNPD?7|>y}Rke@w=OzIuq$L_oPj1vpakF(mfjypN)JcO{DG3?t4my
z(thURJ&*T^@6JUy9rZMsc>bQ-VLP+gT-e&2%d)Vm+2@o!9l)l`X&rO??yTjo%{jLX
zY-<+pc^o!6Gg0;q*x+0Zdz`Dx{$__g@wun(Ic53zu%KDI=ZU#-v&Wf<w5+*bGFzO<
z(i8Os-;;JE3KK<%Zlhp@GdQC;mbAkO`<rv|t>WP9-LZ)s_goHZpO>4B&Y62|M=Q5u
zZD!6rA94M6$LG>U=WoqMr@aGan>8MAl4bTB2!F7M`U}jh<mQLkXC#gn=vhvs6iv&a
z6wR<_mw4KVklc5Ey^YSZm@Sdk&XDmFpiaTF4N|Nvi+CHIra4MY?aXA|iTEAJmc|pa
zfsM{nksR>lIX5GRl-_2@{Rk)Fo!-VwcJl5#QGtas+4&O1b6G?AB?wYil{vL25{%dc
ziErX%PV>?-O4Gfxg;Ir=c=BZNgbqetf@Lp=nNzz(g0ZaT%ao>hX(y%WUV4L4g_k<x
zoX+C=an1_pIEqxSIq@lqs81sAWB5*x#CdiN`FGV9VI{DQoGDCd%@A(IRq>7ol}usg
zAqaiZlv)O!bV5n(UIg~RBNOqi#lsXP1H62hx`%-*cw{0taE<u-(;8h%DXW<E^*U_w
z1^7@bbU<wTZ`RD&gll_YW7V2*OjaT@n9#vcGsBn{>&L2E*402c@}@<NA-JXLD@QoI
zz7Za#9Y=6&PlZQ#B-zu#RjEIPPRKXG<sC-WSa@maDsa7vADV+Q9b6s5N!3w}WOGR@
zOX1lDSz+NNCFH#>zMOSX>&8Bju8xJNe)L7Y!7lG`()D9W=~{$0E1s$b?k?29d!dx$
zO|p~>47#1y(9Y+JNQp&Y=W{Ot+-_1bFc?Lpn50LrU-gs>?3i1jwdJJi*wVq95Ppnh
zvC`y|7GBD2Xl^W)TKR$Gc6j71w?r&T;kgA_p418t=E`n$@xw`1?~+u#tYEfFA4;lR
z`4)t^YN&58V6GTTwu87bk_p+7x5_%dHLUYn!#lTcXI}$l)j5h?QVM&Wh-X|Cd@kdc
zGSa6ob`?C^Avd}35WrktEV=GTA95YY^+7nb!<bg#;s%ji2lQ!B=eLG-erq7xX3R2p
z^l4D%CFL|AYVnNY+O~--9n21K(LR*UE$}2fTPC-|qvj!<-zx9?)?n6*2y>IL)H)2?
zim*xzw?r)3!SiC|?xieXr<n^KEc3;Kj}=R%SaLS&usz=ImngTxfM{;=)>BU@AJw_2
z3%)tYiF7S#IJ79gxJxXnfFG%BS`b?@6jSuN#Fi8kpXwrux)#QoS?*Q^vH1l>Ma8G(
z7tyllQhwC(v~FGSi}fpr{VXzb?x`Jyloxd!f)7~Y6P8N~qO>bIb^7$~5iE*r5}u!m
z=e|N&Ur&+Jn1uCB2diEVrKEYEY7Vz$r39-pVEM09@T4Z-{Z}j3j;Kj$RKG=gTXqa+
z4;{khCl0V89%bEN-F?7-KFLnplw%hxs9c<!xnNPU-{|4Vf%B%#sHm7xksP&X!Sor6
z7cW?}xO1{cL2*G*vRh$M&%)kCy_205&8VC)b@7bO$#YSp>kJj?(xc0?MN{WbpPgJZ
zW9gj5a~8}`b}KF{?%ng#xM*d=hjmT7%6Z3|i2o$}pW(iTuhLwf|0Ep~xBH=WOzxCF
z%p5u%bRSs9)Cb#)I-`E#V3FfejJJPtaH{0lBF8Y8Zn_O{rR1x{>qU;IFyBV;E^&+a
zeG<<oKM;RJVt~VR8YuU?<QGZEuSx#1<o%NWAvu9<%JRHjB=ba@O9i<^@<0;xjg;)a
zBl#K0Hg^vBFPFSV`LCC3ualts?UKK$^!p`0DEa%6(Y<<Ow>%%Y-nn8@%o9%&yNbQU
zzT!Y}h&W2L{e^mY&a?ih;#_gQxJ2|iDn9ix{};qBieDDLCf*}HDn2gqev9RIh%bq+
zh_8!#Mc!^Rf4bOE7scmnrgs&2Yfib3$R}^gqr?f~B+*`HLi%jUd^TtP8gZ3)g}7Gq
zbL7@b-XLxgH;Y@ut>Tm7cJUeUIq^mDW$|@!ugF_Y_Af4ayPCO@Ir_o$c4D5`N#uY6
z)BB2pL_f!Fv}FH%!cR+{DmK)09ck_zhb-9MSH#=JyTtoM`<^KBJtFy0k%Js8|E&0H
z@g<SN9!!5r{JR)nOoQ>6VpGw7ukcvO94KKvj(?L4byt3l-9V*tB!&6T5vPhX#D;U}
zu2wwfU$ER=;@#r6#0SNv#2<^#ioX>9B<>d968DQu;;x-$;>lu1aez2TY^Y1(;1Bz`
zP`p6&-!<g3bM*gD*Tny_kLMy`AJE~FV6G#U33wa==88oRpD!N~409jSF<*&KL>Rl;
z+(;}#(UEEhe5c(zALQdY{`w*%O2}@8Cw(MxYz2o<O2^Pp*Tng&*QpHQ>zfw}Gkz!X
zaqgsdKHnTfgxkFze~ufFkL_|hun1WL@5>+<nT*IJ19Co%V+P^+#)fny947VkU5&6W
z!zwO9eP}x6eA?#_6Rxi!R3HD(eSNne?8~r{FQ7h-pL^$nyf+HhSB?6(eq7(f>6*r%
z^HsPWddK?c9}o+b@O^Y@fx?8(_qf77sTlV$z6|5I9(0ewhx=C(THnLznkrCVZ>zyA
z*e+djcz-NYUW596$AFyAM}}4}vVr|W<dJkuI}WL9>fH^~j#BQ3bCG%+y}i;uVjbY>
z>6*@a?b>YEEFHeKY;{?)vQp}tVwjH<omn<!U%T?)%rX0t*_fLYT?Ol#D-J*-@Y;+>
z1Xefu?@P8Dv#(Y8n0;-t4^C@`v}~m1Hj>u1UCTc;kI>%f!R1=D`~J?HUFGdFc4Z&a
zc5f`vY6q=>!Zv8%2i^!0lVKH<@}&o2Ut?L=IgQ13&4>-!7eC{5&h`0x<a-xk+q?Y{
z52hl_xrvciY`yC*qKS;B5fh82@r_PQwXwVW)C8bONP{Lwvwkjx6zAa{JqxRk+&1ec
zzM0{E_6l1(V<Ge0#F%rg<T8;q2JOfDV-d@r$V4~6r;<T<*#5i-%euKfL)rDzT%X&S
z7LSht(#B&EzbaVE@JX!n>fjE9)8o%znGtkCRKS}~_Z~eNxam7KxhDxZaXlk#a?j5x
z)?gb2z1dsN5z2gusWxwi+br`tDe(o0mosx;w)H85GS{TUTAU%7yju_Yv8q>XwT`H?
z(Pz%EIiY=v<@9NCMw20!$(bf0jY4{}NE3_AC<xBVc9}Y6HxF6_CFx)4k84FDEmf3L
zsWU?#Ec1UYw!iSuM{-v~OOpgrj@k$4R){=!45n9@ZlkXgX4f)M>V(Q#1|~S6%0`{1
zIH9_hfodl#t7U-Ka@1B+%Rmi0hU|$OUHlZA2ei@RClmKtJS=Q7aKDQue(2)st7crU
zZF*0hr7x<oUUzarbu9zzEIv(EVZEN>gxS_n*SAHL)(37C%oM>g<=P?y6%N5y{4fWC
zU`DELMyE!m*><627)A7jk46?xVZ-Gvnwa3CXHNlV!(($3+(^h>#m=m9(ZpI8J%O8H
zi$#wmp0wyXgOO}H-z5`jx`Is)cF}~IuAG8!g^MQCbTyk^;i3sOJ&8?kg~uKv)HDm3
z%fqq|zBP0X?-ah%*)7{APJE|xhj&h|WfHq{47Nl%(}h%qQY3P_9HPA6WGFw|m3K&$
zpMtWp4_%%~>?_Jwx$+LF@_vIKqWx7U%PoQO6I^+RRC#V5?vmDMhU@2+sbs&mj)8ek
zD=(xnpr|=+NA9~r)Z=$6`cdKf;gG6_+mSo@5apS~{g3jMuDnC4{1hZsz#pPKle8VH
zU3rI8d4KdAqWlV!*LIxb$~&aWb31N@Zyi}|+tDpk$xM0@9^271ETl3Z%^dFx-34J1
zk%WgWQ-VE&-Z`-IoTqRaqG0Ni!OieEu?co01|vMF^ST`(aD9i1+mZ{O{b3iD7vm2i
z8aac@|4mDeQ)ivGc;S+%i)K`u_km44Vy;q705uYfF7};!>d7N->Czp)4I^XIZ;o}G
zFzM8yk+EerM`O?d;hx0|3))m9o2v4jlr;x++G&ptGfU~{wMK`t%{XV?)LD^~R*E-X
zi|{c&r;a$dg%32x$5~_yX+Y|)^O2_b{BJ9c4y7OBe78tw9uo9Jg;Ww1{mYd^*|;Eu
zbwtU~1&Y_F(wyX~#AO+)(=SiEB7RlubNo`=zw=zA6GHtDUwaw-uh0`E(M~QKGslOf
zI(IbRi8~qD@h4#a6%F-7_0PP5>5+pJMfG#AW!}U`6HXUM-3On?Nj}1o$C6F(tuzt`
zL%!nsi2X#~3YhLh<f9a2jt7ym#d+d#@nUg}c#XJTyi>eid|2Ej@`;M|?+~9AUlQLG
z50Gg%mPMQQf`N=o{-dINOA@l_93b=Yk8($)+x!>ErgK1giP9VDjK(VeWTj7+Z1Z4H
zevxF;IY6dkzjzlw@_ZwCjF3q&PdrWRD)tiliUY+V;%L$K2kJXd@^rCMtP;KM=R(P=
z#j8ZyKd9%6l6jxQe%>nHCEhK5TYN}-RD4|IQ!>l{N_<ItMcgC)MQpeq6WpFCpDnf)
zj}>h{BAu_PF&`hp$=;&vN64j;hl!>GL_D9<nSX{@DOQOMbx4;g-gJa0ceUho;*H|X
z;vJ&t3X$K>d-|5*9}yoF8|sueaKQe(D84H068|c`BmP6g8!lEZOSD&UQBP~h$BKL@
zm-U|_=8J`5LmiV1<RHJ-HE|?^<@vTO*>JwpmlS`K_-*ka@fYIr;@jfiL~lp&cnp!S
zes4FikK|8@=ZZ_k<syexSnf9QyW%#{+bR6L<bQ}!oUknS3DN6b&Xn9=Y-m65BE_#1
zYsK5d?~2<*j`gseUE*KFx5dAU0rD{4k?j5DDPJeiuK$P8@eJ1S(u(I_vk%GMT!X)%
z|8ynK@z^%lO!agv5K|6^s<{)fWIh~1=88oRrqO*69S{Epy~CklZWNZjZbrl*tPDl?
zU^&wGmsA2zw><}AH%M%QFb)^{kHW2jK2d>y+-j`gWnKV%ee*+MCesFLZ&oDd^KoP|
z+-^Dk{8pgzY?tkEJxKm1`7#JbN)ef4K+dP}KP+6|b{xE@((2=rysvL9!oCcGkqXqu
zeBSvq-kXH$dm&UG|F3<0w<7Gzu#RffcYY|s2l<~FuJ3i!$Mxg-Vw0!p`#QobQwUGD
z3x%%n2NPtb(LX5qd^PA)V>+HEln*fXI`V~&L9PegHu!M=-VCiT?^yl%{tRL4(kj5*
z(atA|<L2`Bz7XiQ3mICy_cWjAla18ZwR`U#-I8_gh&rC`-3ndqBhM$=i){i|PsaoO
zPCw{*atff`p|!b0+WBSU_vQ9I`9N&n_<h;ryW{sI$T!DB*8=`^<ZH7B2WO3Zt+Jf<
z=U`#2^pt&xH6ve}KH!vn>Dy1)7cWmkJ*Vu;>if%`kzF~t!LFx+7JFmS#EwzW#;}HS
zTLpbi+!sCLZE9vNvHwTwT0G!;OWCU+{J|pXFEANr2{twqAv|niJTGFM`(p`hj7@%y
zW^lkd#`TPO8*EchBF57z)^8rO#xn*Ii8OmvD$&>!9o|^Qlc%#xIfKpy8*dBZ-Uizo
z_9LEQx6VO=U%`a3W|7q&&jZrhb0HgSr!rj61{*IQ(M{>5s)=<*8;J!~MU1%v2?%%d
z;mnhf82zfnW5x$(KLo{CxWREUXmSZ!4|=?ga1y==uU5{I8!u)}c%=(YXT8tCXY*tX
zdcTO^eu~$p#A8rv_L+za&SYk`)O5~#%=<a(MTmS~3?k<5nE134yGz{T#A1oOG0W!N
zQBcCN1r$Mv{UGM>-ncD1#}tE+eEX+aE-D$z0I&57<oXQF+aX4Uk_d1E2ctgi3(fY0
z7|8V*!i74aKt2ndeXTD<Etj>#K(5aaF2rMumzrSo4}77uz7PYsK7$Ii;5zXTSjs{(
zZGAXZ-dbTG*C(m~ay1W5$!XanmUDd0xb)`1=pZ*8ds|8{TvlOCuuchv<ElxMGn>S4
z**&B_%yOr7%pTG**(89jjH<8%v}mR{^NKJNvJRm<!{Otbr1C7gzVfUoMAirW8&h*m
z2#Q)#^ERQ$Io4jYv`CSq<Tk;&wZLv`UW^#L9~#by?L)_FGN($Bt6Z3SJmq*ALn}n|
zx8QhUHateJt89t|w<xms4Qq3wxcONf;;~FQSKHY{F?=ktWSM<7Z>STN*D^5L2{pA0
zjCaCCwG2#z$M?1f*8>!1z_oNXLMc~?5cFgOQ|l|oc)<6v3=`PVWfmNRrMWyT?Hsfl
z7Dc*$+B6(n-A<{+-sksV(ZFP)j|D$Pxb9+d5WB_3SpviQ46-S7iC7K~{olp447lEN
zWzDfhZetjht0K8cXp)W>5^iJIbgLmRa$$DfT&P@is9Z%O>B~at?5Md=`I=BVdu}ct
z%QAR;J<dhAeK^9RQX7v44>vD+@3SQl;6_DUwU6tB0Bb~CY7P9kjJO(~k8A2ST&f9I
zJu}38F58AF0Re7P?|y<aAR3v%<$G6wxM6!N2P{}LqwA3Q(<_%$%=oYP1XlQA${TT;
zK5y}y#plhMKD}TzHrc^bZ*bRk-s0*CC<c%LTc5-C^QKnMhGh5WX()sv`}6=4Xs(J!
zW53QWhzGHaiwh8b!NRv&_<0N8Vc}m{_^!n^<EB}1SbkA{*I}^*1+n8Nl%UuXmi!2k
zFGzO8lpRyAU`V@rr0z>oW-P2u)pC@E-40f0G&0fVyz|BkAJ?xmqRAMcNiy$Sp<^4n
zo|46Sa&UJ(kbY&+jKxbTt8EWCGg46P)M>(;4K>?t*qMj3rS`F+CE3VCoI@*G{(q+A
z9Cl6)FNXbd+OA5!ENylC^4Jw0>stI@1OJ6_ix+Y+Jjo{^=ceLXq(Th57hMat`{8sg
zjT?SzaGIhH+~mD4T}yYCgU+FsXwO`b%O&%MiRqKY=_3EQ8GpWLcN&n_NVc(j$m=D4
zP+iMkRnH0hi$=XRUjwvxHuztuH(vt-3?<5EFXTbCF?ZxYhw+e2hXQ%FWYeKQ=9mi8
zO@{(`wdBu{kiRH-qxem6o48Z_If?u)N`6K1pC#`j(eHP~CiqumyRAe&Mt%Zi<m)09
zi6zQsHpNhGgyQ|Yi)oT+yMg8Hc^vsJQn^bN&-VhE-f*n^tIB7#!cgu3<=Y}|7k7v@
zhK_tMQwIN}_}wCQpS6P<0%NwwbBOIH#XPa0E~=;Ec>~S-1H?fhZ!sA^T0B?uIw{^6
zGoAN}BnKMEL+PT{Dg8_0263Z!w|JlUfVf3`TzpD=PJBV+7!})pRpdiH<-d!3wx;ZL
zP<-mAe7wlVe#!-+*ExMsGKWT(?#I~e_=h}3@smWm<wZQlbC`dDxKvy&Hq<?FoPqhh
z&goXkUgz|6$=?tk62B{QV1ng;D*j6RjmVJ-rvF9!o9J~+UZ>PT$JcRUdy!)qEZ<G!
zU<T!ZBF8N#PY^jILAg@oXanUHA_o#EUng>$fbu5MuD==XKY{Udq(9!htwKIQeI&Y$
z{{rJ_|4zD&RkjD+g8Pte6g&>Yl;b&1U7>eAjsKmv1V&1fFc!BD8<4LJWF8u<kHZ6#
z;C&ecBj3QI)8817^J%<x`7o0<qk``=(k=%p!|lF_i|dPOm+kp>8|pfy<G4*C-8<hF
zuaV*Uo@wchZ>~ocysvL9!oCcGkxO+RFihvucyAD{@8wW^{6FyZ-5M%`U}PQY`<bsK
zly)=1;riZ0eOyoW51Twy-`5dl@j`gInJC2l;T_ZH9~6DQbad)ybREl(&zE7HTo1Z!
z@ZtWw8(Lr9G5YoW8N%50Re-rosIRvdK)>qE5k|h0%f`io|0CY{d}L_#A}_Olh&%@I
zzTI4e*|%_gt+3G!q3h^XRHy1l9!b}6dZAa199h?~ot?sIQEYJE)~UMx`ox)j7E8QG
zS<Bt9n)b;tyVIBRyE$WaXTXkF#>6qZ(_l62&bcjj$CuC8bNj@WyJN6icE{W?useqI
z<zsdSL-Y2;VbSc)<uS}uso1k|=#o9BOk4`9YNzjs!=l+nSVv318d?Udnx!M0w)`pR
zLCT;9NpDU)NG|M|nJu$Exw`|iWyZQ#H|>?Z^m?%T&pWHOR1GS}#&+8~9xTFk&Mw8u
z@MWKd4s$_PA`a@2udzswxPnqNZ91iB#yyncY5c2+J<YJURrVDMiL?q-i777uP-m;G
z3({h|i%Z!mt7UERjB}YgNSIZ$MEnQHmUa$O8rUkEhp1qP_4Qt4p$ihcxCCaLEFW@W
z8zYC^kL8sVc?;-_lRXMC^JJ!)b+X@4<R7aOqo_6WdZv!N1j~~sj>94ty$K?3C^9*#
z*NOK~<oLZ4pQqTCWi4|C5_q&mf-x-Hog)8nooJu4!7(oJb4=xN?ozojnZKlHw$FY+
z@i!@v^L#UT61mjgI3F_qm=e#UxSQfQwtExBzof)pP<$sP@^g}z@1{grUCr!7aXicN
zWsS`CDe-F%vv@P>QnSuV1rhaOYa8Cj?3=7QeFAz$hYbbq45smlif}f`!-nx;$Eyp5
z^@;KDm`F3l2IrSLp`>;d0&C!riCAm#RW-E?-00$o%`U$F>={@2*#x&|EK*%n%fNCc
zOtH%Eg@BLQV3~4PAcV1Xf~oa~``04oW_Z|h8cBZD!gZ$0cpTsA(npX=uSPKCuuJj(
zZlnJUvV(Y&pJ-#jafIvTlE8Y&zG(EH!D}tsXoBrw^uO+<eq8JATR`aGh;9gvhv#e^
za=r_f0On4@vOhdmhE(3!p}d1FBNnWSL-wqfRNksk-cg7)$GS$tvtCkpmxc09u#8x+
z4?W?LcNnR>6`{PPh&FdBmS@5v?{HFiD?@q9Eh83v;77nC?_g4St3!FmBHG+gEGNPv
z?+{YkiT7RR*vAg=iO5?cI^);AmJ*Lmlwe_Veoc@Imdu7BS5L%GhDWYpB<szNET-i$
zTePo5ggLHR0X)i%?2KRgT1sjmwNBgzTyNwWZnn~DDNTb%3&TmZK>K8ixu|P_+k^Y9
zZXGDigh$yCq{@zBSuX0A9pTCjHmhZ|l+?S_5yB0@y<N8sl;*;tg^{FMn7|gesB3{`
zx#dw7rqPBVg_2qrf}pwnSaSch#qrEKxM;t)f<Z3YpJW#gwt^fbjOL<!XoH`W+Tv_c
zb<Ji@F4`}yWRQ#cb<wKZVlLX-R&|@UuC8{dD+<qxg?IP*fEbq7<6rCJi8O8^jWZ{N
z4f4Tkvn@L{mYs|(9~vtvh@D#yJI$7#D2UA}h+#RWAa;T+k0~gQ&7WCZjAa3r-?_LT
z_M6Cr;iu(|h%H+gYnqHkIpYTUjiLyb-E7(2mc=%Kr8u%+Np&|jmj$7s`cqsG)14WL
z-`jU%LgTb<d$>6|DaFqFv*~uQo@w5a%AyDs-MHw^MKKpWxai5n>0I>sNG9oU_D@kH
zWv#7FPsOQ0|NWXFn+{cHA<wA?x$2EiTcY8SC0?Co+lqO)4G(S6t)U``xx4?%XY06k
zgTnK5czN`Wm%)BH*{fogMOO#W@lQPdSkA|Db+mClO8pVH`(gA)?y7URxjH-`;nLyX
z&s-fGho<M?Z3y)p{Y2h9P#!7ro{aKTakj|u6~^=Vfm|tGEnY9$BQVl8O1?|nB7UF5
z;2NKE$sdt;WZbFr=Ow==`8COZmb_o`KP20@JIXiZUpm^g@ps7WB-@-1$X*X+b3Y*W
zQM!%4L*}D3%iFj+<O!0ek&tIeUMShd-I0HV<ja(PwdCt0-z@ny$#+Y(@phEoBKc9J
z|48x<$u{1O_J1q+PfE9Oca%5%6w?2$bUuNzzu6?x+ekiMvd!T@I&Ggby;$kJC6|iW
zy!FP#vnA(>eCFr=vs*7PUvi;%x_E|ID%$ae{CwhL`ElYTaf&!coG0=Dj`^2~SBjq(
zuM=+&ZxL@7zb<}5d{lf~+%E1Ae<%Jy+#~))<e&-rlP>0nEkur@Fx`$nut>5Ue~|l1
zE)fTb!$f-#7WwQr1g9(Bjzh@vC375$?Qoceyj-;75b`?7H;MeV1@mznhy14au=qXk
z2cjL1$j5;m=C|Vzd{y!;@vq`Lq8*3GXZljGC66oc81WP0$s&h}n0~r=mN-BhCfYC=
z@^LJQ`E5uJ{EXxU;`!od#m|XXi(eA?RxRtfO}tb5j`*<neenn4FU04?hI-V7cIld7
z(24D|6#ZPKPe|r~7Sm}fiyS776gk4h`03(8afx`Lc!|g%Fy^lnz5TiSBtIxVB65t3
z`JWdX+MVN|8PfwiVUgb6TuaHvi+(PY|CZ4w6+cY$_U9VTiMmATmx&yAV>|bVKNfe2
z_CF~71@qC7NH%(XYAedk+`G}1uVC>7^Qxy#ixe!bUgS92hpJ~R!}lgDrdCgl6ii#Z
zI8wlff<xaQemrN1Tb+Yv&UFM5@HkY=6^kA|AO9;D=02ojKHeXB$9+gQ3f`BY{4(Qk
zzIo@<$`OITv`C2(Her8LPuvDF4-MAGe(^uXmq9R6jE-K*fSga`0EQ1U=?Ua}$9F1}
z#vzq(ySXi(uR=by%l3S`yk`p6_XrY`i1W^;U4V#iefOfGT*R@yEO=kvT7-QW1S7vj
zeaz>bPg{eCaD7`t^<^W?*LN$zz6|Twjrul(B7E>>q=oC-f%>?f>|YMNuaEz=EK>+i
z_jz>w#|`!y(;tKn=bMQ8kp(Ou$29sUL`6roBcHFEacq}v8+^Eb&xO_(yC&7YhI+hr
zQD1LXAjdZ88tU=>i28o-l5FYok)hR#^uoqC8a>`@9H*abq`t1jg+-c#WZJwV>hZcA
zy<NH*-nikkaOY+x%<XRz!JMU$>k^mW+pH{hZFFsX-Dv9c;!Vqfb!pd(-PbC=bJ^H^
z?JASSWB2vSUU?vT^6CTWUmLrxB!6-)tkhk}n6dlvHp4<(WbD5DHR-$NWRBg}sV1^(
zdgQ7DS;$#f`OkO$@z2gD3@*FkK;lY<FF%lRGV<q)d~HqywOyIBYkE57I0cbib0SPn
zdm}q2EX(b|aBx#_MzHRooza`(H>TAdTb8jadQ7mZf6M5)*i9{Ax32Y$=*@|qm`hdO
z>jccK%I{r9dvzIQ>{p`a>|FMP_0X!_uALe8VusY!k?%c(9p?5~Jh%iqFq=1)oG{+d
zL6OIMy*k@<dyxa0!JAnDEXYwxX$EINirZg~w_Uds+2W5eleb+rhIzip7;n37G3t-=
zK|{9dsOyUrRx%$?)0FMH%h+T*V=i){<;j#1@kdxwJl+jR>%}6nT{oVU*0){v43Y!h
zfZ}x>F5rTDP)mXfH^YgiLBh^oGiUcDiVrfi*G&lSfzSLq7C|4@#b>U}pQOZI6dz+|
zvu?*b*373;;&zJV%-ok%^*}=AB*X>%Sk*TuUd+rUzCaPt64P-3c6vlhEu`3<sr^~D
zl;X)LaS_E%DbaL+T~eay0{PNhFyKW*@|uu&e@ZN*$XkAwI+x<El(-#Y)=Y@pUQ{MG
z3C@l#LEIw6@g=?{!Kmm3E+rnxx>hNxTuS-{k)jSoc~&kF$>If-b@5nYxuvdLO(dIr
zU<z}dU&BouaH1J~{P8wN);!itZF=8!|NL|(84cw0BtPLvvz4;0Tp2(ITGWzRn_RUr
zh(xol>5q$jwogFE3nFJ__szb%B*#sq!g|qROXBo%Q<eA^f^Z(mBP<rVaH|D)kTL;C
zIX-Vf8A)&-L#a5$tnhI|Lnx_z0D;HgqmgR{lTTa1(wbTZUVw+Hk9gh1*H>A(+Rr9#
zw5;O@?j}rcsxpIKtRM512-XObe#CDqIErA!4GjIcYDW`povz`DV2*`<1rLQM@d7-j
z(U7mWa1~&VS?v^#j3tz{CX}_>Wpq7bb*-W0r0qDjOqn$EEggfF%x0R9%HZon24`GO
zNM#5&#LgVTIGgV$>Zx%JIi%_dHRP<XEp1@^%{P>dKs$KpZ5iZl!Co#UZ-q}sIK8M{
zEyJ7OVONmgo?<rgyYR?Xo{ni;4BM$5nLxY-59@3f*D}Dp1gmXWn(KvSe|YR9Vj6rD
z#~QiXqQ_%tjyZ?I;}9j3b1=EtqCbVDIp*vGkHe8r&Qfx|Mb~Rx$*IGpKeF)8rX7sh
z6?LdCwT&zIja#Q5^SO_SG@di1lw-!x@M(DOwy1+m+FJ=Rh@3-kUHO45q%in^rKDCp
z)JVDOj)U(`su8X^Gw0MlIBR_c>5<Xv;$znF5@F77sT@om<H78f?Q6N&xD9d}u2sF3
z&P0wJytBoUG9hVN+YyLQk4#t>KWAN>VbwI)b={$TEmxa6E(b5rvj(@U)0?tyDp`M}
zQ+?o(8ijY)JPV}$eVtVIZ%o++3?tp~&-gxOxJ~afscO-JS&OF5OU|5AIb(6M)3RPY
zJ5QQ5e@U|1J|}~R*`)t2%p`n1#y%diu=^y$cbUIn{){d&rcRqPX^xv3H)-C~>9gm|
z|Inw%ExrKH)&*Vh^K<YTC}BRZalc*xzY#S*nT)mQyF7MmL2O3yld<Of<WsDIAC5Xc
zA76_q>U?VVZn4%#geubV7vQ5&-HT$MDS%W|dDaQB0R^$0ktgSNJHC5t*+a3WeQm;8
zJ?-Q{wgF8iiA6W6A*GA_a4i14*GXz_E7r}dGb4rv>m*GvR)3HKC8>v$f-<EA^%}5`
zL_O(j2s$OD*Sr1CDl6->lSiY2<jz~Xa8WglVnV??Yd$^`HGTHfMcju)_Te&yy8T-i
z6XgGRSU1U=IPdtc+dn67Rpw=h)ftzkUy*jDtO@qdDTyx5$?M0f?NnZ&B0&LyX_&{0
zA-XQZPmiQG%^02;%}TV0w+dPZ$HdwO#|Fm*#|Q0#_E8SSALPPu@yHwh3}=AR&#;Kw
z0(SxTkuk)CT@1IgFlQ2SssApEi={@oT$Y%Pn$%^Fxo4eJL@d%I6=on7!2m_b#UdCu
z2)P(WD%wKMO~v7UJmg}LhH{HgD(i0@IUX@wYwiQ;Dfz_Yoz;8L72*)K1$hkCJ0RV?
zO%}Sq`x^2K;*H|(#B}ie=r(yHKwVZpaj-a2<Sh!*&lP8j^Tg%i#o`+A8gadNr+B~k
zu((ZpO57nnE50PYDIOrx4z@%1u@2MiC(|9_@&A44FtJ^S<8<Zroh9113FKPI9Bkn6
z@NE&h!}9a2WjS7>NFMhj&n?n!<-k)UcNRHl!gP-1k)@&?hmafUIwvcAnmAYF`N8t%
zi=P!&ioEG&I!9&5o5WkiJH)%i`^1MtKJl>J<Dwm}knMN{`LxFL=f&TOdqiFvn7&`+
zNDyT^Zo%fbfKYBLnhqXvp5#s<2a1@_>p%xc9wd$w$A}GepBQMc@~g$$#5+X}HL-rv
zp@UvW`Dex3afSF??thSDQKad>LDPYQgB4Gm1Jn7+JUK<I5RasLyj=Ob4)R*b*NgtR
zyiKwlpJ>O9Pw)}NKPqxijs4)5I?2&8@<s7gahLd4@g0%FY0RG`HWyoqCx|DC9B*TO
z>PtutxRHZJj<`|wb`=}y9>1#euZ!Ojy$<p*$xn(6b&(t`V*PQkt=LZFs2$Ub#ld2^
z$YDID&lkPj#nqCp6|WaLZ;Scw6*=xld538KQ-{$#mgqQZ#q$Gy)&BYco#WB#9`P;D
z#`KT;d;M7Nhz$#e&1~*y^^S!q!~I8B4A1{$@34E#<ztDzpGb*Gm`jR30^X+{1J6A4
z3HWk&-v<OEyuN)G=a_dsjsFAT`nI6HWyr_+*cV^l1cZGV1S5aI`M}|Q?|d5nFMOD3
zx1oYPtVGVI&4e6ow;1<cJXhE*<9)jqAneN^7`X<CNe1M68iu;-)mMRvuqsv`?^u0(
zynpg#5RBZ1`k2o<pLPWz!u_ib)rY_5RDCxi?8~r@M^Wh3P=pWiellF&D%8jQ#P#JJ
zv+v(m5oVb}c)IE6{L>Bg8`Hl9AI?{l)3|<eoALqXHXvVLFMw>9j{m>m{;dhEFYnNO
z|9*lnc6}9K?giAxdkpXV`Zm;0u19_R&-TveBSWhfX^V|ff=FJM_$0t~xqsL<w3~7h
z5XpOM?|gmGPj-JV^9+0TEG{-hX7b4M46~tQg=<7VdD*=y%dRYoUK?9iMB9pKH<e|V
zjl);3k_RGt$L-6`Kj}bp-?)8=nvMrD-Wj(qUfJP5`r9X#m9(Pn@75D;X$LEdCBe0n
zPCQ|m#RfN4waV?$yev`7*oWT;n*4lc?8dBJ(c?0AZOe>OyBN>jF>znK3ELQgx-#F0
zrZI2O_pY+P>`ap`@iP8zS-0cCx!6eA10n3Si24ht4HqFJly`+lsBdralT3(ae4YvX
z<4D<C<lRT?QO5L}hb0t%c3+rC8;+)+o%|&t>!ulQXGR({l)XjXW69p)AXJpHw`lez
z;u-e(V~{Wl&WZRYtN&>1EpA}Wqq4Wyg}qGKTf7J5q=MvGO&8D%bCZkEIj4f`g*az(
z(NvJDDPGFdUUwk)HhlIMDE4^~!PclfdtFN8u&J}Tcos94L3B13OPKkaPK3=x6Zt9|
zQekt^#J@TbHWy9IK&9C?u;zX&dpt!@VgW?6x!4|2Coy_-KBCM<Ax#*VjY0-;eTJ|l
z#11HMDhrL7>I;qYg&4^78N!7MP@o$Njpco#wKT^UVj$ON2p8&!0z8F-aX<2fF7$;M
z$n_b*g;t`#Y8INq%Yn5-#iOkg1Gzqf3bp8u%-oBu;9EjtS&i$;D8=#Sv1KqSzAVzO
zgQZ0yE%-;r{N+kJ->1bREoLfhj?$L8v>22&kyh6#krnY@t91~ZgAUQB?K}##=)c<h
zqbWu|A_I_K$I3QZhLo?Zd;&JldsDvh{}cMwUL?=XhPv0|5C_E;G1-FSh^6qR9c6$=
zMi7}ua9_nD%WG;GV0DPcGUZ%t_Hng7h=eIZqCY(JxY1e$cnm>^*D^2-9(ufTl1-ri
z@dXQ>L)>7&afEB{9E4KNwKtkzDym|w=1#)$On9sukNc}!5KD7BQ(c2RZp~$3$%>?n
zWRS;g5IL8a3m=Po_TpLwT*-5Z8hB_QM^XF8FgFa=g18PIYkF}l1FrL95i-Zx`@u({
zg1!h`Y2oEHqzzF;mM=rlTqrM2!h_-(%g3IW>xQN4?WYuDmkt*--bb}ZfZL0`@o^mx
z;8sFhs#SkALR_lVp2*Y3<x927wctj_w#U+3J1nCX@^?;do48cB<Tmo|hq!V_-J8-M
z8-;`}pw31htS4fa7MtfoG6o5~T5dtC3VOBNzOl@iFzM(lKHh28AAf1)9XDC{Id2IP
zd46Hx&5H}pnKdjnzdF`#<p{)n-(t7Y801VCgG|Qqk{_Nu$oH%(vki5y*~TMVk!&z7
z4)Z=CyOQ-(XLU2~>P3GTmLZ`q``G>?HC~5PoYiS1u#;?O{0A6=<UQx1^kuvT9ztK%
zD>~$3eVPA%_$c*d+y_UaFFT}tNL->r`Z5UaR)l)8a)e3V36Rr7-s@0K2j7prtUJqL
zfTfqn$5qN~k2HM+I9c*^k^lEhKVQ5^TqD}e2-4R}zEiwkd|2EjJ|*rD8|uscs`#U|
zC20?{XnzFn2QZjn`UA+HmOPDwY~OD}`a;Q{Rr(6aS4qBF@|PuV62BupAwDbGTs_qP
zvSgd92boWn?9aO-#*uk*LpCE3-&Q<9@h6H!qSsHDUIO_|zXgs~`gqZv=~3@o$rq5w
zw^D4Vhqy`ky#C?q%4c(*P>u$K*w3xv4)GcB_aySYF214ox5NOCa4hfj3PqBKi*rSr
zyM*mzbC*CmmgC(Y$!j2)E4CHwJ`wSGk~@iZTqC}(<N@L!afCQpJXbtV<UKsw<Lx`S
zShV9FGH+KIf0by*J>)M+w&Nf22FZ7ccZ=T^9}>5TPl!JjcZ$!6FNnVvUlrdL|0V`H
z&eB8<lCZygy`4;oUN6^O^64UnO_*<}I8HoAoFZ0;^F%wJP;Qyz8u1Eojkr$ylDI+K
zD1KA4^9=R*If>s_yq}Z!6Ulx~;_oHf`G#`uNaj!u*Qbfdu^h^u5ILAbxtqvw8_EMk
z4#`mFFayca7LxDjlN?APFA+ILLivlLU8ghZj$iC1OZUh34E3`W<1setkM9pfUxa^@
zkM%{|;(Ww(t|LIb04_h~ibW5fuMiOobN|sX-v$Qc{L^VZWLyR#C5q3(KIF9s!|`?v
zV?MUW|5sl(f~If3(sv@1HW=Y>edVa{IUGx@kA3m=O$e1iF!E_6oE&Pv2YDUyVdh(b
zV{;?w^UkNuL`1mVycW=Ts$ItWb~*Cq%dif<xu0Y}&ZjMb9InrQLyGHhIDHYn>BVck
zcfP(W5D~7A-;iQH*2ljM-#^}y`7#Jb#-hHbLlHiBBhte4wL*Q!dPIHENm-G|R~l?T
z*7+@XlE)3*_wdKHzy)o|H2Q6#MPgBi&hx*@JFW-acj3eRYZqEy-2SE3_a_MBFscH~
zRieJ$UI5u9U32)*;TFk9eMh4&+JyQ_PzkR~I3%oHZg=)AT;Csa4yiBlh9-|{K3nfz
z#f3+!FS_C+bmCxr5x>EeSat8kHj^!Ywy3Nu(sAO8_w9K#>;63@S#Rvg{aeZ2jVsc2
z$Fs)5rev$#X<4)xncNe}I)BfK<!|lTx}15o{^jZw^~>CYGBK2iqfD&PGK-$CUt$eP
zL{TD&5<#OSlJ!c=*%_RfhMaNC!AnEWkKHjAb~Rh=&S<pk7k@QyUvAC%SA#PL?u*y>
zGOxfs=3v;zOwc}NS_f=}L_E?VyWaX2><m5`SUZV$YqSwv9xpmn4}bTo;FJBJQ;VaX
zKkbZD?{&#Q=-Sr3I&fch&H1n1yJuDw<_=yHtTpY}ri>@gwz%LLlfV2_BRM|TNZg!8
z;>upV7U!Bf-Qoeq`glKRA8&ntfsliK?a#~`BrZiPrse&BQZ(aUO7XN`L5l4{IM(k|
z7Gt_I80_4FN})+R38>Sg(V|0aCyK-idEv%XJG<YFXV~pYkhqg|C*pR~7>{3wENMY!
zW?US+2&D7vok#}n%`VR1n@SgD@cMdT1}%rwWbhjG*^KXFxjd5KM-ii+4K_haY-Y9B
z1-Bra8GjwitYKJ0Z)sz-#`umwlR5Jv(OcUvF?&7a=xuHGA&mF1Zh;gG#=^b)L<Xx+
zVa@?8f+5UR3ZKJ)*kCBdOOZK;XK^rWIm8vn*K7h)hqL-yC?3yBP5d(QHRIiGFq)aK
z!G$XK9|*L8rwgX=)~q=T48VU(^IQZLA<$w40_=y&-XDP^vschsxMjcDXa6y?b0^nj
zUy7_H%s#s_s<7<)efCc2$o}nm*|`;`Fni?$pM5NHS!XU~cD_1bwYRjsL%M?5FSMHP
z@mXJH*0nxsq*V~yfLv$5r<tPR$aC-xrEH1^O)!Cu9}%PKCcRT6meUS@hZz>Yr8c30
z?i*vx@R711$cOKXHT)PEKP{H}7+JQ|OjfFCqaPz<b2;_3QO)YihjM~nF25=^IvAJk
zzdzR8e}Ak6v`TovkDnfE8O{WyUwtK06HN8PMxx{Y7<5QR{ADuSmbB;a$c3HAnedD!
z?R`DOBTLF1hmdqm1qeb%GTTfuQdt3^vX+5qPN=G7V5SqQYZ<uC3Cm2c!X1b*HMI=<
z5FW}GVuy>LQp><IPN=A5;7upYu4RBn3rY}i^cFQusm(^<ICypu=w`vO1a<Jpf^VWB
zz&9SPWd<h0qaI?4i(gjD)#tE;m0*B&T_9A|GQi6RgxR$Wa1;W?30}9X1Owc9Rs#J?
zIk)*t$<`l{(9>0$W{u~ReX)%Jo-q(=Y8iMM9`hTCmtA~SEdy>-pg03jw1rHB+Z31_
z$xYG6;?E||gpWlQ*3>e<)q|DSy0t`Ob!&+)ztycJTHso8>;)x=>)@fSn?$;mA6K{X
zsHkq`Q4u<qa&F~K<HwCt-;gX5Pld-sz9~G0`dE1FNOH1^pUop^zT(NXF20J#&jt&x
z9Z7DraP_ihKzm4sy-o5jE`AC(+234v84r_Awno*<cr^64FzmmA6BW<xG}nczxS6V4
zcs94v#V$O>ZzS}88Mh2C{S0%{e9MKaxMiMl;n`^3Txh*3dLrgbc-RLmA+_F>a}i#o
zcv9<Ky&mC>iYK>PxVq*!@I?!+Eg`ku6`}R639WYx4~a7C*V+<N>s=FC@9NNcSBBQR
zBDCH$q4ll_t#@^3y(`h3luIBal`VtZ6qw~nY_;HcVjDcZhj?)<18>7)h9<!si1@$`
z^j!2>27wvm4#oLEoC=SV>Ec=jI0+x|1lJMqft~7H2~<mP9gv0KL5f(kV~+hQfJdo%
zr(pP+fE1V6t&KaN*N*fjEDgWbZM?N3eO_J*rn#!C!zW^O_++Y1Rn6?~*jPK#pSG;J
zZaddiy%c$`b5(~gYdAHzhgbsZQ+J*+yF0wrj^yrV^{l#Xch*(S%hOg@b&Xwy+%CZ-
zfLo6xP<2hJ*FHO|t2+|cj;uRs>Z<lfCoVZdQ4e<(g8o=*a3Mk$%=toWz?Wj!7h~Ax
zZHGYAgt(8g{q2P|2ykcnJ?AfoKHcvzzxlZ#dAxY%H@n}4eq;M|zcIEU;%WG|;d%M?
zTh8ZegSbxcJbJsqbG^pG^AP4g7T1ks!Y<s81XeN{>4zNeWBO|SNumEalUW-~Uv<VD
zu?eVg)F&0OSq?I=i@WK1UtsJzZONR<>MnEU^I8m-hC(=|e-sHYTQvqndDA5H=G*gU
z_QZ!6zcuFOu3aHMnm=<s#0Moll0S0_#787P=)}!qs*&}X{3Mb#kC~a*wGiUt`7>iJ
zCm`mQF?}Ka)>3a7Gc(qH0>rQ9Phc}Yw36Spv>%QcdU8>F7TuIT6KOvk!;Ftw+V{o`
zjkRa@Zp-f*TQW1+6=r<js}kOAH%(ZzZ82xQO>CT5ry-*mOimIVGT(p3vES(7=MC>S
zcJO&)hD;oI-tZw~APg8BIgABg&Xt@Q36&c$Xk2-}(NZ4QQ_iO{jU6~<?0IGVhLn#R
zJ<utS>*WjS{8L5xjUF^^_`nfk&l@;;G|aHq%g;%-ScQ+`m4H<HBl?XP0#orRxqRS=
zLD)>LH&r9?s!siP7r1HvXJ_2jSq4sRuQB5W3>Y|O%wgXtIO^93I7PR5YW0%E{|5Ge
zJMpq2$7^?k?@12G=@i|ZmD9FA$7uWY!s6pOx45%t<~Nz~!<=)=eQ*@-5V*@@UUej|
zqOmjAE^78YM7|ra26d7*i{B8R5Yw?1ALQMEJ}i&Hihkl?akw~9oGQ*1d7r{^_6|FE
zh2*Qn>&35#e9U0}Z;M+*-p4ThNs;$7l%ElQCB7u?7XK->!**bP-sg}-Bu15bh`mV+
za1T(ry=)J8wB$)jpDOt?lB*;ymu!z~sQ*gIUr_oDlI^h#?cPoqC*1vte?;6yBAv$w
z`3#ACrt3t1URS<1l>SdK#``ejYe6EP={&(CWz<to=ZSo#^F;bk<sYehpBAT*$XBWK
zCE{|W+q(r=Pn+Winhq4CV|%>oC9}m`v8`zL$4JkU+(|4Hi^WoLu*e&1);mU=Bu)|M
zi1S1{{*ZsU<V(fNMSB)OIv-(JuN{ZrEs{5hn?>q;nD0SxoA`wI6Y*!F9hb=e8_BPV
zyF`0*M*7>5|1JjFuUR5Tr`hf?BF9`QpCon=yNcb#zG8_uM6}}@<$0gadiVrH+VKr~
z9rb+0^ZA7796u&67w!0le68f0#9EQhCCtBBw4n;f4@%xDJ|_NH+$sJ_{EhgEXz$vf
zp1(+bTQs}ah!1p}W{EjsYw=j|B(a0oRrL0W`${em2Z_VPG2*Ah$>KEeGvWeqg~$PE
zZWlX$z^f&51fKD?i+79ni4Tg8h>wd;iBw>){IlY(#h1iCiMz$O#QmawhbIjWE3Buf
z=;sU{E7{K(K1Fh8(ZBQ4L-HrZe&P_(zY{c0@;TyEafUcgTqs^3+B-z(pUuSrsaI!z
zsj?uyBHk|ECEh3cImwSmepGx){IU3~_)GC6@fC5m_=dP&{JWTj3nBZHDK-~dizkRD
zik-zSVh_>VSMDcypg3GSTRcbPy8&!>hB!xDC@v8%6fY5}<6*fkiW|g@VnaL4-&XuX
z;`hZLh);_@6`vP>E50UjJ}cXOOWZFqjy_#%Dne0V@yChn#Z$!2Vxd?pQcuPD28pA@
zvErx2sUp=`%)eB;NL(piC4NDqVvG526~89lBR(K*5vl)T{+;44#b1lBh<_5P31j}h
zi|M$rqnstS6ps<9Fk^bYSS<DuOT<!<sx#)FAWju$i1WooA~kHxf4O+IxK6xDtQDzm
zWBzZ74~gFu9~YkzcZko3RMWBiAH}`mo8r4-B*W!{7>Oe6?>`_~c^qEGgxK&trIq57
zVxH*lQ}QJ@yk99%e5vT~TgoMm632>D#0qh?SSePC)#5U-M!Z5?Bd!(w{mc!L*NYp(
zjp8P8v-p6xMI533RofnTB=YxfAI7_C9Dw-vT{UcIIBaHf9kEQn<L|><vFPFR@wj7{
z$2T4G@tMK9xB~egZu280k_+(;P$z`>4i)pzv%PZoQ1M6{_XC`F>YYy;jEHc36Hp&*
zud_b(#n(3hVP6Kp$c;#7ABylns-Aq9`Tmc+FM+SBINLwxo}1(*xmh4l5mUTC*t6U$
zga8o|5<&uDOM-x;>|v87lCT(2kWFv}qZJ9C!QEE+*Q#x8UF+6rT|jL=+iInjuL?*6
zaS5cK{Xfr~ckVq22*IV5Pv&>$Jn#F?%sX?=nS0L6JImqoF&6(<?R3~I2%PyojSM%T
z;LMkDop0;8YQOUuh7aM|X?;r|aOxZ5v!4;vhi*?m-?gB18j!{Z(DyqM;&j*s@J@YG
zeVFHkK<Z<+NSE(6&^irB<3R*^k8_>3BFw38Q)l}=Q6K(>0ewFKO?|8nbdMwOY+ZT4
zGmM`77H7QI+qZ45S^;bdIY_G=&x7tscxU;xbPirWBngy{{UH>Gk1^#|A+RlT)$W77
zcXc8l%T7mhTrT5r=*xwW&n29a$~P9svN<k;@lQO!G9c4V>%-m#{W5$(ce1_LF;&fP
z$3FSq2C+X-xrNyOVf!1(+<X0(4`$ZYc`|NH+myb!Z=G?l`AT$yyI~LZX!DTIyS?zo
zg?AL*U+Ax!+~h0qLQ;Xf*P{_y(Ujv|+w7V>xhW@SZL=}-XOYI{+aq0@S2bJa>Sn9!
zD|>sI?Fu^<8ub;}xjld1Rry9;&-(gEcb%&~f8V-%SKT#{p>>bNnROLSnK`fQO=+K0
z*Xvd{!miAB*WDjyA;;{THO)rmD|>rqzOy%FXsAl}&R%17XkG96v-f*KNAIi47`8t=
z%v1NyUf0H6^+{Vh?2qt_-gjrl<fhDo;{B1~&lHA0*Y69%M4KzK&(>~*356c$TAlyS
zUiU^%-JOxY*zfT~)Fsu=-X9)bSh&4#O|zLf8fU($*)$pZoxPzrpQNGf_eZ!YnvyE=
z_eWYc7EW&RC)F3;8JWDzTNeR+8}lRT)<j0v^{KCq3$OD+vNj)AVWYRM7p{T-+WNT2
zy4B4doKMfpXoOywAB}Q*GJ9>QKetn1&-xX4^^rXaV<C&kjN2b!Z7oc$FW4XHu8+GD
zc_o!Z)m;-8d+UZ~_r{pIynU<kRyT)qjotjtUhG!iarS=G3@wZ)+#K0{^SWlYS<#eO
zf$L_zvp3r8vn_Uigps#D(p(KaJ-ycy_P%vvWc=p#x906zlUE<tese`r&xE+Tq|KxE
zZAnY2KYMepTQ|nF+Z>PZwRyOonen)*AtuXxc73mHJkzsL%Gj<qo_kr|*@fq$?Ddfy
zAZg!~S4dx-L|h$Si?ixR@B4AaIdvWC-`N|#kynM+y91<~GVCkf5!Zfn;kstm#x>2Z
zq3`TH+o7kv5T(jUsOzY%SV!EgPPm@+ap%@0sB4~pt8yOl?hq(VC&<_3cT&0j03jU%
z+Ug7Mk2@cdgpKd)?Ucz<F#q}vTMPZ_N}B`kL``4$$;SWJw?1v_B(q~d+KuU3I~KgM
z*Vy>VUf2EUH)e2O4%ft;X<L3&n0~9r?@1fe<f*_Hz?-}|?e>l_JZZT4%YR+?EY2o$
z<G8~0&DQLnMB)tkcDZ?Nvo&<czH9P*bq_}-)^$;(?}GE`UN@<*KCW|JA|zMkC#rIz
zmT&BelKQ%$X5Zg_zXw+}+`6@}yE?b-_}{#<x6ABqsM}}nj|lBiH*9}o*gJa@GvDYq
zcfZ?>^5P%UJ+uDY6?sn{GNV!U%%AK6i<)e7{SADsqFsvaXYVA^)ktJKroHBU<0+2u
z+Rrw(IUTeY@3-KSPd~YUnD@x{Cgwe=W}qvi0Ld`#@lFV>(F_?phDUeER0LRjU%B$8
zD@hoq^I6K8H?f8iPY8#5F&lC(xZrHaw;7GbP%CLDN!m9o|9Fz{_(s8895EeoE^~H=
zji3(GGnkym{Tqh4-4g*JG{EU^6kLE<Exu6@>fVjuFmol+;j0gzjgIn$F+KU<%$yH#
zEQI$Ilf8iKAIY+DVh*YYc@NTge!<Yew5G8Y<e5S?m+VJi!`~n~WH*j6NESYdX%*|n
z*+fk9WB>m*5!gs>y5_ibQp60+u|pg&Q*(R3g<nmrMJ&PvXtjX;j(i`Sa|C6}eilo;
z6ZO12w$VT*5-~>@ck}X9xMQen@C+dG9;g7O)-DMIro9o^*szQ%W;T#u>j2E01`-9h
z+F*(rNHp2Zm<AH};F=?3LPI((vf5D&d$bd|tDI%v8{;H~!y^*{ZwBPc8+3^vM-BmJ
zmuD=2IY(pv|4?iQpKyiI#p6p*r72SKE4WX50z$iZauXUTW8tC=hdetWP~aAFe?p+_
zE#y5DoTpL5(_oRKbQ!9QE>KBPsS;NOihvRX&u1*k5^(nUloITFvAHA|vosJ5L<BrG
zyC?8YId`^TG)b*c!YNiR8b{_3Vce!3E)<gIBSP<vPMXs~LX8XS+~e!qY_@ZFN%Ncz
z!atejUk6=?yQ_I_qqxDrUk{o~2zB@$N#n9;o-`|k&Y$!{@T{_L19z)1Y!F{w=O)eC
z$}nAPEo1YlEA*vuo*2$Uxi35EJqQgoE~;}+s&nrHJxHCD&9jPZckn*}O<S{$&njJ^
zPRfo?d+%Kip4I(h2hXi??31+PlYSK*h2L-mi4WoR6(P;)A8OcVO`0dDBA@6?`F|{d
z$9z!&Pr_wfk*oiIpvUlEHXR;w&<IrRGODT&TRHwc*w;e+B8Y|pB8RFlGm1ckP*&nl
zT+TD*SwUVg3dr3dp@krs@O`5kGpT^b_Z0|sCM$A@w&oQ@S{qLJ!Ih=Zu~?}qC)nyP
zX;Egozd42=>QtFUoui;D0tLktpyF9d@r49Y94M!*I5LNje-z$F{NZwm2`Xh7Azj48
zY<T_A3DSHz;7kc0C~`7^_ZZJZOfSTZ<=<2?K_1E_;D{><hcI!B=5$V;8xgwH#N)3p
z5$p7sdew5um}6Xg=AxP@_!h!UZi=3w_CPsi{uQoJaQ+o8zhk<Vy09|;>S?q(tQenl
ziO-73d8=fEzjsD*YHDh7Y9DM{k}_yuNuR7<8CI=tJU=gR>8x>SJ*=fZd`ZAs%I^tS
z%Y3O;xDTS#^j;Tq?$o7capz=fc}`Ymgdjy{Mh?#b;PV8&F3Hw1^_c=3V^XY3QY>$d
zRl^WuGiYGy`Q5Er6@KaPVJZtdBOI9nkIQ@$&rdzSTkp<2x<X}-ROAKyHL00QD7t-?
zcY<i03~~2_zSgC_9}Ft6mNTbhoE0}@>2F2MvX<ps+N<*g`B0LDP!<|da=KVcm|3bS
z^lBEZIC*aIz@^El$s?=@DOOLPKKiWmJvUz9A2cGlOH$`SeFi0~xT)u-CQm9pKeclw
zf2Y(X*3#i}xqA3!&$ez^nF9+gz5*}bRydVuWUcNxzsQ}ZcEBHkZCUhZ1?;I|oPt$a
zS-oU_O^ZGAQC+6g1Se~$ee|c#zc?RX|5lTIT1?|Q&h{{zoF;0I{ni2lr&KRl5Y&${
zeJiuT?9VCaGydLA>k94%!`p3NdVNvU?F?N1z|De0eJLY2InG(BoF7pzhUMoE@bw%v
zYMifJeO+bNqQyQ;AM*`eFuii-Onil5%;H5eDyyp(Ew1k6!`D_)($x1>{QcAV`+8!7
z-^yv#mA!nEkR(-qlqI=u^7O^i7S5RCTU@zxZuQ(n3w`OC{>=VaKg25^&wA%xFnqgf
z$4CEh_kzibUgfe(S44E;5ZW>GvT^v1&gbf=Pex(OcbkRxq0?C$&~dn9zp23HaL`%y
zs=<KZc;9-bc`h~(gVw{Kvy?T_$+rtKpe!Ta@Bz_eQE%^7-+FgeA-s)RPvUY0v$23z
zx5vKUoSVd)h%l`yJeP=@*^P)w!FCA4Y0o4M5X=)S6f6^Dqlob;1?LGa6TCw3T0xo!
z7=N4Ky@HPjJ|_5#;ERGg1^*!UH^HNVCN37o?m`5^iQ(vz6OrG!!n4Ccp7YWfo-BMn
z;nkcLgcl00j1S<|z7>eC=CXjFDdBS^eYNmc3UaX#_5YXP{elk?k^a}hqxdbx4Eew0
zd9dyfI|!;K8~AR*_YzDK>?^4558@3Meyrd)!O4Qt1uqs{B)D8~h2T2Dje<7{{z#Bx
z4lL&#g7*tPAV}K@!+$OKtl)12X>Vcpp9TLW_&<V21ohmdcD!zgf0ke`L3JM?&l7&A
z;6%Y63hKE>>b@cV3X!i8tP{LNkOm;;$37bIXM%dJ(G$Y|Mv$FX#(PunFM{t1(qzQ&
z!-CC%dafO9NDPk?>?+tpP|qFeCw#u3o;%cf&d>}ApDkD|xJ+=3;8lWkg0~3XDR{5o
z!-BsQd`j?H!Pf-e5d4eayMiAGs(pTNo^G_2dA=UO4ub6XP~KB8Nsyf$%5wyZ1WN=b
z2v!Kr5u7i$TyTZp2El6uw+L<%Y(2+E&+Yk@gg-B+=k~lV{2v8Xw-4q0Sol+&!=t}T
z;KM77=S{;QQGcIcpzwnQhY9L$q?ZbRq2Oe}>4L4lXRuV{wSs!?&N|`s+?`v6-!7=<
z@az!&LBU4_9~XRH@I}F$f^Q1a_{sD8K=32M!-CC%{}K#CT*l`v&%`*va|HF=oi4)b
zxjV_i)4IxZd4eT^dhX5y;VT4Z2+kH<Bv>uDQgDr6>p46(i~Lr>I|T0$RPSpvNA&X_
zk3UsDoUTIsT#F|k6MR3M(wvD_-=c5PVmQqwO`M18f=8-q_W;z~1)_F%{3zEMN5;e7
zQn^e)4Gg2}0gvX>N#n8I)H+}OceT^xNQtNAV-WDP&dd>33>wV`BNv{o2seB?;++i|
zRYe(YST2r(IFcK&s6aPCrkxJsdtTEFy9@DtMMdIt*lh65d_O=#kvf?#^W%9CYvFYo
zkj4+uaPg54r^A+lcj{}x4PxD<KDMg0zUx5iG$4)3p^x#j(_tGSaO(4*VWjo3?WFZ_
z<)%(U9oHf78GZ8|VH{y`>gxb~JU^C?COWN;?HcOy!_$q%e~<HNwPP6lF9dbGgJ^KG
zZKa)#_bddYwVR4ALV;$0%$M#dcxU;1j`L-&LYHqRXw>B@fO2;su)k)2IxiF_P?s6(
zhrZn;#OZiM$LSfnq0bK?=ZNThV?ncQ`acBHh($f^M?##|hq(~_`}=|}Fc%`-=d&k0
z*vB-#KPxNC=j(S0b0K=N6NA5n{T~j_g}4e|dAO#~h4~OBzVu)mtY2mLjLsbkBM-%T
zA`Zn`?!u@-<HlE-Vz<B26#rnxk=PGC2+2O;TM?U)air7y>?56$UTwZ=XvUF*mtSpO
zZMvF6Kh8dq@Zlr-T@l$wI+pyldA*r&q{Ft#{qJ3NVPVFRj!7>!uQjI>W*_NL!T9cG
z*C#JGUq3th$k|C5N8&$x5wfiFX7As#EaS-8B`-Fwo9$|L|MPjI$vzUF^o#x8h>Roc
z=g;2%;brB}(SF4b3z54S)*Sjdv<-a*xfxscoL9O3{UzoA<Hmb-S@+j{;PIYkZY`)U
zFx5zQ!p?|8?uf`k?#Ka0+#eDL9`UT8Y`~Gw`2&xH=J0%8ZC+zq&7p@`{yiNl_x~OG
z{;}(h@HOE>_N|+anG7>rw?<5j-5NJlzHpDL#%uL5#*zPu8*0}Jw^<C@%a1L*D>vH-
z7)Krq9s{@Rf>``dxq1!Z(G}7MX)vVBzJ}F_qQR4Rbce7NYu!saZ-J78%>r20ke;}b
zM^6ZcaxtX*J8;1v<;NI}>lG{?YoEoXI9Adal7pzzKb<5zMwe@F#IPj4g@MuKbgDBw
z-N|{}+ZpC|rvO5F;^1Cq@(B?#g7nqqJ){$m0wc|jgAP?=JE88+K!=$evoQxC)L!~P
zG(G&Ym;<@Qq7ama{W&v-Y!lgPCb{5eAlX6m+|1BH@gV;|mKE9@O!gD_@Q29exj@Dv
zS$JQjRqS)1)JXG?eTXs>=cz`T754x+jx;MS6weDa(yTa6<PM)gt;1M^x70)DbQ@_d
z!u3#}c_&c<&yi*#m!GHroLa!C>u-!9q{HJo0)#Ah%cx%5KqA*>Y8puJfr^ls4J6pv
z1v5u|y!}a=ncr{_#6RJoi@-;%`c?r6x6NG9Kq3|%kqE4HDiRCId9WCOCa}ziLN(fT
z1c9M3f?eWCgj{$G373cB695U-Mi-3zQd9sRjZH==MPL_>R#UbVKFT34Nob(xj#lC#
z`-|s1HD~OC1a*=q27Z%R<S~jIOR$T~KXAa|oq~w!8};@L*<7G+2*iPCAoz;KKpug5
zF#1*G43^aDwn}&)m`@a53FoLR`I+#c2F7#8)wy}ou2sA}GD>=@;_cyQ-q2q=c%Jy{
zinrsF{<Gq3eSZbbM~l{<0-9yiygo~3nUF-eFDvgHgoYYp>fB@P^42<dK5zb?gJ=0(
za_}tQA00f)N6VJh7c8Hx|3u|u)vtgzjmZRFI+syBRo8pdsJIOxmH?k{C$QclGHW)g
zGe`)OV~tx3j}1r&tZ7g+ow!MfO9`xe5YHmoYRiLaFXU6tR(m1BmD3g3G{#faP4LK+
zV5?d_GpK4DRlTKRloD82m$7_)Q0;g~lw*yX0FSCkuuHpKm3D&?mlGrlRoaK_*o5cc
zp?4nfRV5xzkn9$Az*!`!i&I8WFB{`B-eToEII`}`_$<jpc>E&>>542R{1u+_5{SFu
zLqUh8B{Yy`UMM@^Gk6RS7x1efq<Q}lMDW8~#^RL?Br<Ket`5i#k(J|L*QF@8Ex?ig
zJg0N=I}mneXqZF8`tulHb!d1nM}~7Ojtu)e@g)QO{*2zK8ND)lSzd0~k(H2<+@p7L
zQdZyI7&pyL_hSe+y?0h8f9KSsG>(w=@L3actn^K5ON#w|jwxfj)#{bfrISC&pK9HN
zfzS}gK&TqQRNr|x{<tPi2Sb<N>gc8_f*KzCu8nh^`Tj-A?_acWyz_XYoY*pY;gSVq
z(-u_CudFt{+VH#jXZ@Q8NNG!Oj*lie9)NuQeaZM}uIqMtbo9*FsC~h{&9PD5hc6u)
zJ?=*`f|gFyOS~!Z?!qgW_nKpJw2cs9@={2%!imO4vnAe8!4g4sc&TTy;0(bk!6kyL
z1vd)bBDhUZb%ddZ?F{OBLXa&$^1B4z5@a`=@_z{K7yMk%;=3B*?7$Mc5@7@EA=rlq
zgHD=+tDZLaT;YdH_-NtP*c!qo3qMD~7YM&hcs0g`{9wOO`md4jn}xqqP>roY-&4Y?
z_4?pnm-ugs9H-O5Ca&%u&LdXj9RyWd2J&vg_YzDKL={ka*fHmI7%r&pANX;?vpLN0
zse*F_7YM2rBf{CNW4twjR|#$sWJ{Id|0Q_4;C+HS1b;60E5T<3Ul4pnP~Cs%V-JOT
zRU;AjKf>=7Y!dvZpsELm7sl%ej23J!*iBH6t#WET<LR;0a^WWkUM#psaJ8Vi-$-|z
z@S6p<2yPRk>4W+o5d4Lp8Y74N8R1_Lq-})p|0K9uaF5_8f=z;K&@w*P9TI6hA*yes
z0DB6bB$zFz_h;awW5zEL<X*t!Y40J<5u7i$TyTZp2El6uw+L<%yiah4Ak8_{`#Zt6
z1m70?K=4DsCc%FSdSLQldaqyy!34pcf=Pnef;oakf+d19D5>)lTqIa6c$wfz!S#Yy
z3vL#?Sx}FyZWo>=D(Zh&@YjM*3ceutlHe{uy???x!t4DLJ`nyx!NY=|3(^S2{2~Nf
z@0-wi%(bV)OA^cw>?b%#aERb=!BK*Gzl3SR&k>w2SR=SxaHZfH!D|F>5Y*q6-zxka
zg7*miRPbklzY=^x@HxTX3DWMz>+!bW`-1xgKNkE<@P7qOq+z;nLA`&%xx)WIFj26l
zpx!SbTlm3(`GT#-V8@GmlAwBThXtSac&w>%pjZmO-7!+M9L|i9@{+@{V7ndwS~BqW
zQjTV8r_=G0ASBKEN5^=4hiJ$9M>i7QAyx}S-g5{vS&Vq$@VW4G{KojB2s|4!s!CvN
zY$9l#2BfhN1?9U~I~{g01e#`;3k8}-MdEbWZ1B!}W7|W3lVZNS4m=Mc+XFfcNMk+{
z`ACS<VQfFN(1!*L+cMM_0k8F42U@2AX<Um$jHjIr+X#VEpU<I>Z6&R*0klp-9ovxT
zL5Dz-9076a^FtrckL9DuO6$8HG}HLu=}ICo#*BB8b_}Ecg`kcX0wrx3BdtNaT%^^G
z`O-ZF?<`-o<9vB*boq9I#;vacDEA2T_16qgpKm+Rx-K)g2>N!D5U1l29j9j;gg#o=
z&VgL#8w;9cbL#U!*bg%8w7%5LwDi8gAyQvpj5Oo;W29Nx*_n3qldl&~WTEi4u>YI(
z80o>E<I5(|A-BDIV05i<@YYoa8)wfm4*5c`Qrx|)5MK%zU=AL4z;lrseEfl!0U-#h
zY`nAgSqEa~RW`1<=&S?LwcQ)70r3Z-J1%a#XI}Y%sNPHP<&(1xL=ErW*md5x1K#0F
z8=r;T+i`Yd7sQL~oz>W5-dP7CFY3`~4k$kmQ9JHH#6{JO>j#{5AiOrCvHO6Tja?8w
zymw-wIlNorz4NLYXU)rO>^eNL@pgo*9$wja2jX`hP}8^;v}<0s#?IjXF|Ti9;ze1F
z-RCW7Tz3)jn%ASTN9|IiUDnvG_SRja_l@dQRd7iGzF^`yf2UgKd%$&(IiMYm_@0T;
z?tnSZJmfJe8`lkwJz&*VHm*krL+91ttawH}8bhG%1!(J0`?p=s9x&#;aKNZN_yn)m
zoA2|&sy+@04EYSh4fTEs@=+yddBC{nOjH^SIr3IuFf@alD~tmu7y%s(&RRuUe^;cK
zj3=Z&lw#QPc5uOAPd>%0LMGAQ6`4S7?l4wEWRXbD<Gz$C-0rS`kX{hE?QepFy6=M|
z%;Yn{q%GJU%pjWlf8$FXkKpKo_wbo*jw1Uw*(zu;QETiEBZe<z=op5YWu9Jyv1C?4
zXT&v1%A6X=Uci)PWVwxC<TQ*-mXqT|!^r8H<5x@~IcllGt|7<uv5I>iT*MG+oyY==
zR*!-I%&4W~0~mNvN3{F^MkLtQ%Vlwrcw}6z9vi&kpyMG5xK5xj6iDa^k3Gm|Hjv1)
znK=z4mfK8G0||B-5p7HZ3Hu4RWJ1HoV2;8=7lA!LwceEkpL1$aEQttsL?UF{^5qRf
zK(KI-GrD$m*~SuB3a@bq9;FFO>?N_3<g}DxNRkp3(h(PHS9P%+QY?nm<#$N26qYB#
zLSqCpSS)tX1MV|W7~>!?hW%xRVBFF`M2UbgMitS%{F|M@2G1?jxJ}h4(l^0l=k<|9
zR#MP~#K%QWeA%Xl5#JO!agR-x5Lq1R(Z$kvASmEk=gq6cUEhgPjuIlT6Xe5)Pup}6
zk@p_*V&YpiJ)HP~O^+Z-In)Otc>b-+(GziUB|gzE!;)O$CR;v=XqRD05%CdQUQD#h
zuw)Ewh}w|{<r%>l_pDmZm7uH_Q|)vmM9HUsxE&tpiina=3GsKfd^l0^DJSl><)etK
zE%-=$MMvbvK`-bTMU?z&5Ud>YuYyPTFruA*jXF;|&rL&!c0QZ(iM)P@KbmOgQ!|12
z*t$2-c%&S47r`TLAyIUzbK7RihZ604YSg(&J_STu_okuL-NinK5~7{YC4qB5R5m*G
z*da+)A&iI;5*0a~zye#wGE@DR_&1S{O^|d!G5$P+EO-nMnvTE!WW-P|0Y^T%`1jI|
z^~dR){L2VCGb)HtL3^KNT#c_fD!2<9_DB1y#VI&G*t^TflHM8VeKN4BG7CPVk3BZX
z<(;)DeYwOFoBLyJX1kOmCV{vr#c#!`#h>j`tc5A5eN(wSa!HC>blO)PIe3^p;i9C(
z5m26*l<H4bYcYFZN#?CGYUmszJkBT&H(NVqs4%d&@pN7G_>~5$>>K{QT_YLX`u>zx
zOIFXFy%5VBRc&z$8UBaI{rKe5j!(F}==ilE>)h+Dt6bOf0eCu%^Zfwj<s>=V1)t>P
zPp37JyboVC?q~o1zI06_pH%9t$#E_(&fA4PJNx^@vjop2BCs1VO4dXoT&;-&4v=_x
zg6eG#Iqg=|bCKXQ!8w9U1uqlaAb5k|j|A2D5cJ$7{Er167krioyVP$5e@{gJW0!>g
zMflyq?-Twb;g1Oah47KMp6dLG(8HDodCpiOuf~DEX9%yxfgo4ofIzjj4yeX~fK`&d
zR^lU@7WP?n-BJEnk^2PMSmAl~5lj`#7R(VGDp)L7DtMtFXS7n!48i$=Rf5X|)qOy`
zwZg0W0iJyVroUNmo8Wdqbw3dPQ{mNp0spk{E$$2C?}+?wf`<h^7YyfhLcA!!^9A+z
zY+vD(2>|hOg)a~+6C5w7#$yq0y72P_)qR1S-E!u)M(`TJ8wA-;XSf=d1?q9RheiIF
z;8TLX75u&68-o8W_^#mJ1@{YnB>1_YUJGfVsmc7q1l9Kjz@IO?nm!IbRd~G?a-i_}
zf}BlGJ+!G1%LFG0P7$0fc(EWSWi!5BBe_!eHG<a&-XKWR1>@f<_<-QUf{zJ4CHPyx
z-wVDW_}_x>3jSSizu-rLp9?k%s!zTm{}>oXSdMc9&lBt_*h4T?Fhg*l;9$XFf+GaW
z1jh?b5u71-v7jCoTqe987o_=y<+?%e7QuSKI|c6*d_Yi-2R<hJQ-Z%0{Jr2Cg8wb}
zzTker!-Ag+{!7rpE0E=i6pRr(NANtsu7W)TQw8-nVCyxQv`A5JnPBTRmwLbS1rpwR
z{IB(z%S{sRCc%2a2EqFT_1a5z1v#%pKVQMB@*tYR7UN@x)IsFm$QnYvVb6?@@siUB
zqFfIgaXZk)vR$U21|2U60@A#Hbd1Ngj&{6%bZloh#KtNx^xA2X@5gZXTnR{uvER*S
zgGcoYjEhVJt<$KeDCnJvun#)y;#TqazkN&>$`Ljjv@_prsAE;gkoodDFbT01Uh4*F
zOoq@$LYxj;3f`&D3q`Ek)Q9FqK;LzsbsCVy70}0c+Uc;35IFTEIP|e?qRZEMeC&GY
z+o_cxo+j&C=}Uq>o*&DHW>Y}l{h*n~4^KB4g})5XaP1gI{|iAK?@uVyA{|M>81Gr3
zbx=`MP&Z}z*0dfU%XFM?dx^*L?u5rJtpX^w9Qyie2FN_=*j`4wfGdE$-2pBbkMSL+
zXFLLZxe#(FDh{6Ii-qUCaO(R67p)&;+Ua~TKGrwwc;jQ~Uot+H-WMTsCm$c%5wCJ<
zF+PU<l!tMI?8d@=`072rcX-HWEh{v-l{fk3=fjsbbx102N&roazjpo6yN{GN#e$DT
zn0Nk$qjxuzH+hos;Su)Fa(wkZzbRoG=+Df-`ACu9<bBx<&G`tipnX?hq^cuEs^aaD
zswPj4C(Yx}Yl_X`zO)Y?GDbgp2tx}`Ejox#N)5<^?89A8d~on8)&5YY;WpVO_pSr8
z8=en%r^6W3C2TvGp7S8a7!?1p7=s!Ku=r%K^d7Gjh-R@KT6&MyfsE=2QEh)u*o)wT
z!%=JqTZ53Z+uqof4KBCZ*cF3NmCVr{R)}C^Jb;|XJ(b$rZakQb5O%*pt~OcdQ1_EK
zhN%unPM8u|oUP_rRF!79a>5t~bh@U)e?YB+lpI4EeZZM)HDf%R2RJkGa^z@cy#(3^
z9|>=m{m8PuN3LdQ_9l?OhWGZu!5l#LE%>Op3$cceMKa60mk@HvFbD6_06Uc|`xJI4
zTh-oG0hW{6yn~rb9@GATY(aqifNXJqWlPwrc9K<*`GKM6ok)d0nsVl3ieehUbSCj0
zh)fW%3~hImN25Ix<iZ!gn{(MHRtbtoyaySZ!Eri*Gf@cw$1u?)%XOkfIuWl^oQ@!g
z;+fL~_zEVfRk?5rU6sp^nLr0h0>t{Jx3g{iJ$sMyd-mZnFsHs}A9398*`o?L2J`R+
z_O=|%i*gL+;jta<{BFI8hgppNxP5FSK6#IukZJJy_U#$3o!Q=;5IHfD@!}$J>YQj9
z?+n3pqvHdSql3f;ZQ2J2IR1|@C`XtMk1w=OZ6GmE$;$~Vw4B6RB_BgrujJVA78r20
zzOe+Rm65j^dqj_tg)OBR(W6@G!gw5x0cUF}C9vR*C5#bZ?a;}D$trX_fy&jm1a+>0
z4?&9n3ztaRS(N?=<UR0e;Svd3IXnEyCE(Z-9t+I~i{ZIujYy@Sa{<aRya*nn9R!Iw
z#}Soc<+5?ig@;yxM6Gf}9Rsm)1vv8Gz^|nfnJaR@Q8{MHR-EHY+<vf3g^z{fs9Y|N
z)aZy+4z{ADhzXCQiz1id58T&W@W;_lku#e93p?`EB4;#~u~j*=$Qdm`X~#iTU1IRb
zOPbHE4)FRMDAVpiO#pY{kKr=ZymGTSItuHROh|BHjFW!=SQeMSYM;Moab;@p!Wr|I
z%&av24{Sd=W6{ES!L3JUEU2DaJ!STc87Xsct&Sa7LQ5*R6R8^;^aVd0%~!h-f<*X7
zWt*}oXbiu!+!V!+Fkipe=g0n|X%PHRR0_Z5yg0>A?$3(*e~VK<zaBLlA&)FhVZe(j
zU<1aQ`uZ|QSOvqaUB-kT&Q7&1t>K2IE(^C%KEkZGO0)-xPOvqm<NL>L+9gwVTXYOK
zEG$hk<}Sp-NgOhG$ULQ$M~>?q7{m(f?RadF@&{B5n_E+~WO@ZQUrerEG^=LWw8fQE
z@<)~xmrd!LQcyN#Vdb(4#a4i+z($VqDreMGS76IWe1BT)8aidl*s^g$99z!nGNAM|
z8R=Mx_q`obn!B)=ce9vxvzT|YIMZ07ugY=v-E@v5apcmu0`1>CoTSDWoa@MZ{PT(9
zlW$10Z>?ut*!s|`LN>TJT32&aDK8rV-_d<Fbqmx!1w39H?%y$n#Ic#!K%VUb6p6O%
ztI0PNUn#uyt;Ue_U+y@2YU&^vJMyrtgf|uXv+V@c*b#V^??h|H21xuo!9u|@LB3t7
zw^DGvV71_tf@~l$-e$qu1n(ByA^5N$do_$tTL5vFV6&hagMd617l*dXc)<=tbkI4A
zhv~Sx0QqF$`w5>Tyz1T|e1!1hBz%_eY77G5ON3Wr5#ZMf&p}n{uM_^igug@h9m1=%
zVknOqi$MIRCHy4`e@%F`MhM~Wk;i%cgNV-GrxNcAK?`q1%HxQLcaEUi7Y6B5$phKT
zVtBS7dsE~~1lg%#JT=D?sJ>x>@C6diUMS;VDX7*2A>PfBZmY;|6U6ON@%c|<I#ut0
z{11@#2__2m5&W{TvwR63COAfr4NmHtBsfK|O0Y(d{aeOcDX8incs*8jugLEgRP_$w
z?DI0+^MWr5z9sm!;NJz`7i1Tg={^=z^%eZTgy+OXhDQsYC3vo27s2j=eFeX4ERFV7
z>Kh|CRdA-@#e$0jmkC}b$X-9w-yrxS!L5R-9wYo7;ZJp~8w~~2|Dm8BGy9kDv<om?
zeXAQt^8op7f^Dk5h(AT*v*XY7)q?E*lV2~$em;3!Z`s`^ufHuE%KH=+tgm2IxUSE5
zlqz1=YxWYDUiBz|>bU`oryOP?9sYI3DgsaQGvgGvs`mSk*aM#TL)&86wRAdEG3AnQ
zB+YwE$9R07YNuNT#SrK;4BG>LKkA2eI&3Hecmx``5>ONkqa5O~t$|yw`jjl!ICz}~
zq#948DMdR?&W1qK47(i#dg3_w&On$m-$(IKeOmHmemoE2Qh2An$*9jh$h6a8G!QuT
zEr-1aD%E+=45IaI1g+D6G_HWYo+QNSuyx>_`ZhqHA2MDS{$I4ddeAxzNaG&p`-4NE
z$y*TS)b}X#@%*R{mpq{FUeHX#yyz}NqU%~+KZZX9?~La`p^i6B!8V6314v^z;yLRU
z&x7tUcxU;Zc3eNU^z`|@3>tN`3ZUE$=xfV3#ZKtsdqz85CZgl?)OR@j5OSPC=ga%Z
zvg!W@NTUNT8sD?pX?+-{IR1AZzigZ$!=J5&DcUejv4;;r{4MP37uf4CpW_s%7^R5C
zC`BwsDY|1MqT-&TXJJIbOXNrdk)sgAPe<?TUu+H@y)V1SjZ~xe<&<FDV%z9_eTQOH
z0wWWimn~?*C`HAeFe(upSU(fD)1Bt_`;WMDunXZKw_zS~o1HO6;m7WR9G9>T$5@@4
zLURsqOk$1tro1Y$+vGdc%ZBR*O3?CvF$wjKF+CXwuty<!4FQSai4nLv7@oL@0eA;s
zcw!O*+#!<@U|mK@-U1~FD<XJ8E<{#XEyGrBaCqW5ModD8+ukIQZFRT3N#Hmra{H&N
z#BMbo#2q%0I!sR<GxxY_80L2O0EBerVV${&kj%r?YL~!J_nTnCp1{G?K2&WMXmRe8
zJ!;WD^d1D*qZT$Dt`^$ID>+6j1|X`8T5Lm1Ix})5ayPR+1nq-I0~KsPvaJ1)YZ;nN
zy>2A-<}q{-S!%|pMH;pb+zocU&87>>2|EbQ5Y_`NU^9i~Fhn#L6`8qAYs7qv1FKyp
zc(b$#iDTJKV9`+B&{hZ0PDf~;0Er}Gg6>RImdv<J#4#$B=rJbJ5uAybAccv_r|U$o
z=|r3n(@sZlCSrmtCK`8(PQ+O<DyK;NXWQurlBnH!M7|N;n~6f1%lHUAAMxT?jck_0
z={!miin|yb!$?5YiE$1&a4;fP4_dU-qY~}yVT-t6LR<zqK6~}h1ZyW~Hqio(?+^@4
z5DFAoPT&{<Mk%TqNbnzoD1<ANyy}Vu61){yk5t<L3^-fgSV9(jq`lY(LlYQ-pn%$g
z!W?^-!;%(4>~Tmzc?%(SIHX`g3nBJ5WC0h$V_bv4LR!WpD_WFkp$ac0@DkW7jX(q(
zU#7B^n|`liIR?)m2Oitj5ty|a_F$IOCCf2L*1}`>fWXSBmSX^wqZ<BSFw{^*<W;~<
ze1rk;QO2c4ZhZXtU44n?bnDze5i>vx9F?O2{&%3DhG;98K*)uU!b%l~0*Y(}EU<D^
zkOI%a4x+7~g22aa6h=QB3MjG_RDe>B3K$y-RuIR)M;S|;sVK5jv9+fhQ|S{Ik!rHo
zvf#)Ed3}C5UQiZ{$2j^lbiAM}7*C%fORM7rWx;s7Q(NFqvWwm}twYes-;9UQnQ;#_
zUUQ5MT<@#*&5e6Ra~R{b$kiCec&*0M-kP3bo$niwl$Mk_!kUs|^_fu7yCU`SR$~`x
zPq^TBzqA3`xli5+#x#x{H8{@azNSpcD;<_*1il^>uyUWuN))?ut1cP_74pg^eEZ)A
zlQ9fj61hmFL(7hH8^6Cp7`2s)7h&7rMT={ExJakb=!M<S{Ic;2KEZ}WC#(%y7rH*=
zD)$C!<9B~e3|}Te$5u_yolfHyy!OW(zc}u`clx35^~W!=kuS#qXtN=*g+&}II9YIp
zAiF6HUnY2k;I)FvevELQ5987HKzu}yHUaX_2)-z|Q}7Rhe-k_`s3wFVT_3(#f$2mT
zld=Ta*`l33SHg!2ujaKO{zT!`S_<%UgkK=>mE9NV*|VY^^#%vtCH%vJk4pUC5t0AP
zf`5_lJ%W2hen9Yl1x@r~m@bwG{pSjH5_uQFbipjap+v;zBr;-|$j1w+J}&fLEPSoR
zTO+tZ<Z65Z@wN!RP4IRit_$sX)c>IHxcsWT{AaP;Ucp#FpJ1Y3>+uTJJVZLSUzt8%
zaG2mI!BRnG2td3k!mIiQo(*`Wr*VL|QgD;tO@em|{#fwWf=>#*CisTn9>EU;KN3{+
z4*9S@%=|opF@kY|s>_dX+65So-A|%g-3=Tpe7>NnmynMVe!So$L2VzOC;TOXO9WN@
zMEa|Rzfn++OQ`WRgx@amM+8;9h5Te|d;Ti%_4wMS!XFW&ZGq?K6>Pot-uWW$DyZwP
znjeaEG)6G}NI@EE$WIiUFGzba<upnVRXqmMHbI_d0iv2C3sm(MNHYZGPYKf0K>iIu
zS{%r~FG#Bb`DQ^H7s$s5(uhD_uek|j{RqSVSLz8sh3o%^zJKwQ!?x8y$4jZcbV1Fu
z=@{pzS#0ARP4V+hM#{`-HPeig>DAa(x7GKY0#Exh;~Tu(=$P5A2Y~%@+#=;N1vTh+
zNf40cy`y71XK#)7j;<J9ry;)+{&?dILm|f_(#VCUn;H#|`op#es!G7F-FkfEIuw+%
zp0(5DYzQ>XFs=*Y$HBGJVKX3b=KC}%VJzY?UtR~E2XQI9P6N_-0rk~KLYxkxVZ^DA
z_H@>3>WhHa`Zj{rX+RqPkor%WPKT`n?bNs1p^xtkt&hezod%@w8T8%i5NNXX_{Kr#
z<N2|Cxa0wS_kv~`KRn$HD8vo8AKEdD{vkmfuM-NjNJo+|#(PR=9kdDYoOO%mLC3a?
z^L(2e=i44(`g~sojoVZOQ0_VCYs>hC2M>|Abs`|kMn`m<9&Ijd+NaEqi<YW1*axi-
z;~V|^+5;Bq7}%%mOU5_)ruRn(-O1Nse8>ugzlDAMWS_D}Zt?UDtiZUSkn1nZ3*1;Y
z!8H^4O}SWYk&TrV*+4(g59|r-IUl>0aaXc=*m<n>XN`s2S*-RDb_M%c<1patS_|R%
z2)7WPkFZ_4R+`xb{nb8U?RIk2#TbliaGb+~aSo5E)?i?NFs97|ezfc0<5j~}<HFe2
z*KKm#$a@~nV5d5dmIsU<P=KM1C?+x0u38x1xSm2+*i3>uq(5|7D@f<5*0eiJHFi89
zYA%B(>{kd14r=TGXZe}LU&b^Z_Yg2xXmPHcMHD%Y`znNma8dyF{^|u<@BPL0q1v#_
zFt$TXXL_blSo8?!BzO<o?xxz`hpl(dEQSuh5+obn;iz=jJ&f#UWR)ds?0q2FR0-!=
zc2luS$=(rQ*<cP=|3nqac1L&uHJ36in;qeu1MFvHy9ZcKW(e;SV9P-v;WurpAM90&
z3L<-WIb%OJ^p+v`A97tm^nl2Lk;QQ?ydU(+0%2JWRTXF|XQ^&e{N=I4?KX{L(6P3|
zCQj%GuV(a<m}N7$4SeRZE+7(Ny^>e0XduCA1H*Yu3nR6yaje$Za!x;0)4J-A!k*4N
zYT;q~CNLk^zFRI8u-_4-gzfOh+P+z{#r93oF2;BQAHSwCj=;RJS(&M_q%N_2lUxlC
z+c&{JF>FNyS~=FS?(mqcPGEtZbNeYvv4aT`Tm(`%%Cg{*njpbrRG0)&=9mgU2<#Ae
z?BP^G91b61d|J}${05S?hD{|Pm1C4bctjsbEQLq(k%&%GqK^cr9HWeaNAyv|3*ixc
z6rz)q=nPSg#6|FkKAJdL(KQtS<q~joDM~$E6t!I)g9j(Cx~_J|<J2eF|6iF-Z|@U=
z$I4gTnCT_8G1H~JreF^xxU|$v?!|;%m@+f*wU$&I$D~-#8N+Eyo@Pb(TrNz7x97eG
zCY3vPMml91uYCq>GAzps{D3{VO*7^LrKHJHWpiv^Uu){SbDH+|c6NJk!=zK6=N{aN
zOZE7;^8P<P-CfyxzRX_ChfrR0>{|CaYrX3#(>3b1FFgNTG-Na?o|*5CHzO{F!&!KX
za*hgLqPA<V35BOJ-+en$9M4{CKSf&amlUW^st?S)B+&Fx_P%z4X9===r!wE2FJ;;d
zM+=q<P7|CX$bJ^%T`ss<@CLyj39^03cy|f@SnzSdXNe)L_DVu0j5C9n?k_~}yM^B;
z{71qc5&jF|m0b_<RRbRB&%rB%={f6#`nn6R?aqCLSN3Lv7YJW0@ymptApCUUXA7_F
zdC<?+Gxe{Ma1^J79ZB6EoG0rF&sW=#RO0}AlF0pn{R9UJ76_{QgZRpx52Q_k`q<ha
zP8FOhxIpj<L3N)HZ=>+n39>22^mhvWT#%g^%AXc|PLN#-%Ks#|TX2uyXM#rsLwH>f
zKU|P=jmXCfo+o&|U{66#2V=Z`f&&GI2o?&mGsAe=?yBw+cx}H^_Xm8f#Jf^(oglkA
zOi#N7al4=zF93h4cGveL{XYcRL!#cJf@p3iK2)%s;8}utK6o$T(**kp<_dC&I`y)T
zMVufwRZy*SfIO7<AuL$`z^eFe!8|D!Tk_wios)09Gj>j1ZggO5*8_k@Hr^+;%M{e0
z<MEk5n)i;5@wSr?$9qRt46oCWe-nPaL!il_kmFHh<igWEh&g9l5O_9dRFQyvi_a9D
z2BdKj>e4zA;&j+-@S0}OyNFi<ubmE?0f94L?t`)k@t7~K1J8rF6kewRX_TQ*J`&<|
z7&~B2eQ(9s^_u!3;I+PupmiFMMm6*W-_^k|o|{wO2M&FFZfkw@pq={GK;LB!fhJqq
zIh&x5=g0D~1)=rbEBg4%r~3jon)`leM}71U3F>%@P}oH}l7ul{Ydhy|#B<gy=1cb&
zyz_i{QFvWgKDJ<V`CbN%I$8x#E*=-Rzh;2?eA(vEb(z7jQ1&(naXKE+aeCO*ylr;Q
zRj8+_S{YF5WBa=LlEpP@?e(J6;P)85%+8sW?WdKqEq2Z-yD8Vg&S~^q_zw1*$$#+Z
zs?U~nI_IG2y=dpdownqLHExQ?C>gzPYV^^@-L>a5ZW=Htc27r0hkw!d8}b*eYYy2s
zdf!`%hwLkMt!|F)`esbQzI^v{hjPo;HM@tt7c*qvP*<I?rrBbwnu2}B?&|~cXAb3-
zu4#64eI2p#U8DD{_H1bOh=!K2HXxR*`7UD>(*Hdsf8S7RlJWQ<BPMLu%2>lUFfVc{
zXMI1Kd)ND}L8A|1V&GGQ3YW%ah}`Hp`ryC(kyERNy*shr6!p$h*WGR23G}iO^M%#g
z!EVZSpydu>Ulg`Y_4YGE)gYXyzM2jz>Ti$|R@7CveQwok8C;1(FsS~C0q(Ge8SrBq
zToYAm#S_Bm)0idx5d-)lvyy0EQPtSWu4ZD7`#n4HWdzexuTr?DAS}cj#K_g=XMj+S
ze;Z-XL(|HzERa`(&BF2Wuzbi@gq?%xds$c=LTe2VKg;F5%zP5zo*Qt$cjd1o%^^p8
zSDycF&po7VOKrH@g>(^SBSdDp$_+8pSAU6SBsZtYU>rWry&MoVGrNN|$432-Ocujd
zA}nfqfc*toJ`3znKGCDzVHy?rEKpILF<`Sx$cCZRHoKkd8l*7$bp-h&e6-ul-V2QR
zJrfOJhA}0KF_1Bgs2eHHc?mS{Ip~wwY7>pf$U%`7Duny&fWZ~l+-*j})C&7+2<I<{
z_Cy$GHisz!kA08CRy)0f$3ROl;<ecFrC9C9BIaCf`r`OTgV$l*#lwS}zBr7%(dQs{
z+J4oBFHwOoo)H{tFYUg>_iQ?Wh<|~S0|JiCbC`4qFTvBCI;MdXpNR+{Fs&Ux>H|A~
zK!tVyh=6+r6jD+NZzsr;ChLNDlI+!BGEmAfGzGpLp3tBBKkxNPFa9(9osRTtpjh2s
zqnt1mKHTu~KV5Aku&J-y034^n!}v?spvW@94n<BNJgCTW0^dVke55`taj`MFTj%t|
zhDRac31Mn23&<04%(9IJ`?L~`CorOAEM2LtqaAfTM9T48Y(<lUiY7~-!O-sTF|E$D
zfkK`uO|L{bXHd#99mR32(%}l#xpjPt-=f!7DKdDK>h$Z<UhAk721J3sw-V#Pd#>GL
z{D)lj%%&3>a0{nZ*NmK2GpBIL!WlJl7cHzly*EP%yozU_5`1O5ZKi2?O{)g`>8A`H
zVnwE;SxbF=M`m0+bLY&zUijMFK|QVIzV2PD!W1hjC9!u&myFKIoz+xeyn58fs#_Rp
zkGaIDEgB6o3~UK9Wn^A?(Ug**qlN*7mX?k#wKvOOI&HoYoKP$_*+BfV;){k(8ChJ0
z#Q8<CyM9gOf~qOXVwh$eZ?f^QQR961X=%Q`DVZs0zI1<DmcM^me_zkVmGdj7Raf@%
zO@jK=$_3LaXU?pgncO#d`r>H|XUy>}u3S2|8WqHsp6So*pY=mu@`4#vOD>p!39FUM
zlNa;@Uo&UPg6Y6nkk6`G+BdnnDtTsF7A5l+O{+<sHht~|_-OP@U-Imk*#2Zza=I^h
zbcQc^*1|=}n71-_2BOTLJFR-|!r2hck{X#@jg3%PGa=)A7AHTeDj8;|n#I#*)LgJ=
z)-0Jn+rlaxxLD;w%gUz|<`tKWD;;WIQ+2D3HCP8yV5arBkwZt7%MDpNZE@PSKT$f6
z`>4E8#iI%_A$s=0A#-c0)3`&)^vcE9+{E7OrE2t&8e=*_rl69fec8lmRtH?7rG^?u
zAeUxW6t!VYAhWV@`T0Z3${Z7rXW^o<_Fa;dft_X4RSFpSr5-w~u_~wDnt#r;`LopI
z?&_LpHA||46}+r?)Ua_Sd8Nj`dyAE0Y|cIPgA&N+W<l#Y%B}^`#&gfV@Y~<L`097r
z_8jXt55Doyk}*CE$b#<*ivAsQmzjUCOm+uG7pE<@=(7=-%|G6gfGyhbR1aFAwa~Ur
z(7x(L8tzHYzM$HxUhrHZ0=p5>08A1&+a8RUCs-snTJS=_NrH0(+3#h#8o?_C*=nI&
z*)xG#guh#Ghv374zZQI1@O8nr1pg|yM{u7YuMPA0T+qS=Bd_L>0+k&Tm?HB2MA!)~
z5X>V+$o>_;aT0I3;Cu;Jc4g?HeSz^;Nw}IP3jPM+mAw-DZNlFt@qa4(FNJ?x_!oqK
zLwGem6#48E{u2qu>9w#A;ub2N^^51jmNBud_UoY%zgTdLV7VaMdek>vaIWA2LH3Ur
z&VCK?YQgITZx*~&aJ%4Lg6vQ+ox1P9-w6M_Ae-b2SN9+Ik?@BFj|zSv$SxS;t64li
zpYVx-YJ36mRN=D(2MDTqfbgNhpUi&EJ|6SCR8Z9i@N0#?PH?l}c0p~wzF+tU1lcR3
zzGnpgTktP}`da|+3*Xv)9p|#spCjlKOcV^|b@JHHBj!U#<WrHT=Tpa%N2SvB>8tG<
z5_le+=9XqWKX5&8$y?Zb!3G>IuX3GnWIW4eTiE$1Vi?`mu{HBqr=5PA<wKx#GmQ0}
zV;b6Naxer=8zXJLZy}KH7*+@BL-kPOj5-ZiqZ3YO7YT7XY#Mk?Gw374yFgzIN7xTR
zJM;C$7)CDQF<<7V^R05E0cj+m!um*v(|OGY@6<OHFE~_Jr4NtYfW9@LbsCUH3G^|Z
zb~=pDF{i#Nhdw@Ib@})_(`l%q0{WIZ1e)B8FsHs%(8u%S`Qou2(04m%rt!nmy&i@&
z4!DNeF^qnPppMs!ljJ*BJ00&=5RlexKCC=BngQzi@^jG6@@;UOFIy=3d|v>K;#2{Y
zyAS%>Vr$+4eSg%6fVxaXNA)oFKwmC|=RnSO67%K#Vc8s)!AL|s?FyN8T3@iejRjn7
zu{CG6-PWAV0^x6wslc97YxJD;PSqo@G=H+@!FD-!JrsY?3@P0?1J-8aA=;Z$Mij;#
zZTx`N<=&;S^|Uq*_@eQ}+E)&kwND&z`>kf{;~|G%OLsMge*AjeGoR*`TFov<MyGed
z&gHIV*WvubuVsWbTZjJ=_w1*+WiC+phev00J!n}vE$p|SeHQn^r@0qe&7px%quDx`
zd-w*w@1SW^{;J^cC@c4<b@;r83}56b>%l6_x8061?s$Jjr=q927EX$_LqB?7Y|E>T
zwJp<j?A?pI#g|TN2ir2OM6e&z<_a_MLx_YKy04HkJ*=A+E4!-~t1NdRLAce6^x(NX
zx<ekd6Ru%GPsm(yo-i)-l3BX;^ju#FVq09#VkN28h{vrg*6y&Wc2=uYLU#tDwX`kY
zi~u9-W++^Ve-&-Z18}@N%m=x)EiXVQY|DRzNZXdjB9eQZZChqZVQ0Pt;JJozTH2PM
zLTWQ3U|ZgeXmqx1Ig{pGj{kedBBj|^Y|BH)^kW#WZ`8T~yOS*2hj!@S$z}&aY2S~c
zMcxkO`#kDGvf0r{Qb?B1ShGJZ$5(-cZFzvQEz`tq<}g-_k1;M_3?ph8#e-;Dei#(!
zli8M?24#29(EOdYE#v8I(6&tEV;r=X_^3^HAgZP(<iy8qxkA<TFfQ*v+%0lI!11cV
zT1?mtf2?KM5rNHdI|8ZO;E|G<Jq>RMka`9l0XoN)DiaYXDM2ZhizELNFzymoD6*7r
zqb((Dh5r=>VEt7_TKCQKZ*t`(<_54+`2Qq^f6~3v;O+@Js8jg+6ovn@qony7NwrRm
zC(O<f7%W2ri+_)OHiU;1IflUNhco9z<9`Pij_|rI#ZkFf9C>F=qnz>W&~g=o1Fz`@
zc+6oY@bZS>WtY}HV2o!BKYUATem1T76z9UD41@xBvF0y!So5`lmPYdIPR`^=shp16
z(lD+vt8?q@ETgQ>os0O)Pz>YD@Wh7k-H7aTyB&<`ynJ5`<9eTruR5W*uW3b@n7VAm
z`1m2&7+)I9<2f{s_ZXRRRmrtk>eqK}m#LjFo!NSFWsa4VV}-BQ_VIwdv4y2u8MxK9
z5Xw$`DmHKD)*5Fl-@Z0jzQ2yW+t~p9R;GIg>W3J=VR2UV;y-N!Kd$-PIXAtv#k<V|
zK<XbEIPLF_eLTtW$mHWQKia$2TIX7C=0|sMT^JGV%~SKT^CCwmGx>LVel}l=L1){@
z-wp`e0gA-wWFy~=^0u;(x7yjmwn?S+{pvPy_B3c)9w3+}SR^=7@FKw}g7XEd1#1Pb
z6ueGwi{RaYI|LsVWOIi3zbwc$4f(eO|0=jgaG&5o!80~;TrU{A5_mm;Y;_TP3bLU^
zp8bAej$p2!y3df82wx#MRdBZ8#e(eTQIERMK(;i=Un}?{!L5R~3*IgGfS|hnNT=>U
z@JW&H6ns;VJxA()U$9Z|W5FYW|10P=?f7brKGJa!DbxR6@O8mI3Ua~|!~Z7uf#8RN
zhXp?uWY?APBLv$C>N(ZgHr-R?se&1T?A$W_aKUMUm4dDJvS9C*@!4S~ZWp{uko{fC
ze<`?A@J+#Y1pg)&%IoC$_u9<yd^%$@$91PeHBznzj<^j0yCDCcPN(A~K}eeSjgIkl
zlMtuhZu#JK8U}IALtAX-G~l+yW*%*|&1U{C;vGd@(@vL(_8i(lb0vWDscCMYS&i3$
z=RvH3*J(f+f5M6TNQl#6^T9jy^=#iZoB0vwi`B}2T3>6MdA38J7x8rYTHDOS!(jW;
zN*ww&gLam$2>N(_JYQV$fWF&7GdZ8rbn6kREjIH9U~6uR&D@8==PJ$iLD!eoHuEu#
z^930w-wU8|OL<$An+knxv6)YWl0WK1Kz)gbj_P4-WBDLFna%v|6WPq?F4WVrPdYyv
zpASvP<ZQT;??W+$H{M}0KNolJ>BDE4tD=l9#jb-t_lzt|7}w;>{mmgGcU)8V-S3~X
z9W$bh=CHC?o6W8hjDt_8>GH;MoS%KpZZj0LmkVs}Qo36nU~*P#aZFD)1i&1vM#^1b
zL&0$#EX>Vgcyx!vLxV+wt}Ac4l7z7#XH6hIv4%%aNRxsvw#0&4MXUm6@nve+pXZFE
zBK3Jr++~p2N~y>F1IS?r{|GWzz|}~t$8BfjX8i~`9|u^IH<A7u=^NB$*P(oIhnXw_
z_Q4=SmuZ7xPQdAVmK$aoLwxYz9dIx+$VN0G(9ER9Jow0IurpKcoi2nqIf}1mGmBDl
ztP%Yoa4sY<kAlD@j{O2m$Wo4BnPw>S`s$Wo=Op6L?gpn2hdI9*>6k*yslfVMlgI7}
zffH*vg*Xzd%s0l#1sP7kaLzUc8*Q4!acZV<XOtin@A=rEuEE|MyMhMH!OAS0sV>Fk
z@w_D3@$CVVB7wmzZLyT9yI{{nP64Z?(2`*6P)<xP>=v*hs-`C7)T15aIh~VN(@l&#
z+zr?FYO1O{mA=YMRT^SuELyN&(ZVU%_iKJ-HNNwwE_Mk1mbg7>riCxuT2Ve&=J<>D
zWm>hvGnb$xXqtMGYH(huGP_|0-@*$y;V&Z%6aE60BsFjFSfkN#x2DyakKLVCS&r-z
z4yq2!Cp=dD*V;6|p0Wt--|vs&aRz4%ri;$3T<)0HiMw3RD#JJ8DeN-a7K2uxLjRj*
zck(Ic+)scHAno{|DU6O^8?w&5-n#0$zxOPfy$<JAYvKF>N$`P6krin5+Yv0)f(%4P
zI9r%OXJG`z=`3#Y<!}}jH#nVzfgrxiV*^6G$Q;g6vlxPcW9N6CWt@dzzGrzKXshZR
zjBe|7JQ-SiR1fu3RnZpp)ous7;=g%&Rw2qoyHc6p1i?zdd4kIXuMoUeknMS<-zIpk
z;3I-u@5u0H1YZ=~DfkD$zX=`|{DO%0I>*q7Y#*{A&_VDAMCk1)m@e`W!p{?g8kL?k
zh<f;+A@bf5eS(RCeFRel^8|+qmI#g!oG8eCoGK>~O;W8Ntdi^eN3mSU7q{}O&%MK%
zh2XxHy270HriB04{5wDH1#U~=slxv(y>|NPlLP^uEV&YJ6BzbB*hga=dh+~FQJ;2m
zK&)^GG&uxvr@n1qxJMrKvGJ+(m4eo3KpK0%yhlQu4x0&H(+qmSg*D9*hoHlzf_CQn
zGX7UpkTGA%b-vZ0bsCUHKXiqBB*f{kMc|$Ka`3oi{ii-Yd9}XvpmiFM#(3ysJneMY
zY6zVAN*wz5<ktGOfYxcKV>UbF4uK|bLYPxu1@!6r#wWklcNb`;VSS+cZv;%oHPnt_
z^bZK?c>Q7P;5E=r$9o(C(%RjJcsdPb%$JV6G-vr{I?k7G9$mf{LGu&=%Dn}BZLvAj
zK;NHqBA_l4(Q$f4JTA%@2-)e;`No1~*^qC*&4eH&zy<XMUTO9;y|&mKvS@K=i_M{&
z5AIer2jk#iSLBFQ;iayOBeAjmN1plAC>WaHDKeYghcb?w<@e-bW}T6H_%*-(an6{l
z8fM!a*lKdx9x`yw-fN)!HI+xp18fhRf`!h0G6K|PaP=Aj5@v|b3~+^wWB~p{Fhi&%
z6Yh{a1X!~v$y>mqJ8U4q6VeS?VFDcQc+mF1cPbX%;b4Dzi#AHj{`MB<hFSjUDzRJH
z#@%6RI~~&#%gjCQsSI<wI|4%ZQo*dYO{9B}mTzyp2|CPNjH8(rus!5}r3=^|(iu%X
z<9rlnl8rbIxtM+HLGmnVdr(#e+8%6kLs=9}{ANGKHcO9Vd+3AUkY(RL+XMeOoR&u9
zRR!%K^14&*bbK1Y4nbgWOFIOm{7WJNfjY2H<jND;9rVpbT;-fRACa!_somi#P6Rrc
z-65TJhji;wUsq25nV(|C`>@?%cdIrhb0St~nPzaRPtf|{oWp}g+}E-}oWSycQKo=V
zgO-Q3_Gs0mQWlDD*i3;!sL3s73>7CaRPfH}i=^%WZ=WLMb~|U{{D*B1d@^arhfPtm
zXRT|UIf|PY=4C_h9o@r_?Z2S2?GBj%fo`GMg44<Fz<Y3FyF=?KGqgLP#s%#TVC;U-
zH(_^R6<~i|^`n6$!jBc4EI323N^qIr|24Y<|1Y!yBnYY&0(igh{RCCJ5puS^7++m4
z-~{0-1leEw57-@0N6y$CaOsspyGl7Wz1e8feWu{^#17Z-c&|zG-qA50|F_!drw{9f
zvwye+4E3{r%{aP$SO{9{2B|uVZLvFShdw_NQXk8r^|iJ;aPH50R4h*CH50t18T2Yz
z{OtB<r^BW~;5?6=ZL~WK#D(-}Wk9WueQu||Tt~kdWZ*p3JJNtOCP5!t<=Sa|t08de
z8{^Oyg)n_xwt&`YsN-Vjt8oZ4c@x5%`ldpkzHfZ*Xnl8qW*XK9x_1%K7P~`USljFl
z4<a7xkao<M?ooJW`Q|vzSNH!}-WTC<id6vR-iE%m*d3NbUt8=B9gs;|><)8K*b~_u
zxL+@p2cF#S(AVGQz36uE#-jsk|A%{G&*8I;pEo`oai}r&XwsYS9`M!r8hb?iZ{yRo
z>2EeQzF+(9frNPp!++Um)cPA|NBA1MNBk3E+?Vdz!ybz(1zr2sm`(Ub#;ya#yei=4
z17<`&;Oxd#wLK8u4}DmtcfecwNaOn|pU6MIdmuEB4|SOXsp*CHtA?#P(q$0JSHMEP
z;wpJ$B`OmBesFHH7icg4)W1=JmIv4j+CifCjWa{J`VLl(5fF-L!>wMrea0(E*u?-<
za{_DoGMU01Hj&|;5ViY)C+sKW++mv-n_Yh^k*|7p1j-Uv+sDPjh|`{B#fLt~dE6Tj
zErd(jW&K^~lMsZNU*KpKsU6`!+2ahC8|D<G<%Ef1#-a=7B``;jjo{=Bn`GW<6F3zx
zm4Td@XqH?H@(y?}EE*%3h!zb+L}JUhQMW+CsX!4l>zJb%VK=-H^%4&3Ku7<Wtjmb`
zFF?o=PIbc63YO~RQ!9e&>RN8#*2bw75w{HSe)Xvp{4$4Qas^IF&!vdgb17nuJC}kZ
zV%X~|mpBt1(;uu)b9*(Au9Yz2)s8UI+awI2+$bC`g6F<rwuCKJ+r&ZrY#Fgt<TarE
z#?fkfwS<P=knq3H7&;fy5GgkRN0!8~1sbQ6Q4uq`0=PkFA`9k-O3kHqa4tYOJ1I%G
zEx?iI;&e`a8See})U0A}l#cU1#r0JuGpoF4m>nmNOtZp$rHR;<tYmIlpT5?mDSdCp
z)5EkXe6=GpuwSxRSJb43S@y8MJ+Y&WmJYl0Vu1;mN={||2Ycztq#^zCfD(4t105>v
z#{6yAQ?%Kg`n9>>`}@rZhfPJ*0(&k@i|-4oTlHNtsNk{Ug?G;9Ag>*tG^d*#h3{C~
z1)regPbWJHulot@DE8CCu{{^;DEue3_}k+<gwXSK>?nM{(SDLASR|<I0+6dWDsYO(
z=L>QSm+AP<Bwi_~UWVYW6P|q<hTko?L-1k2Ukg4ZxJ&SDBJ2^n1wSQ5V6Hn6`a<|t
z1jY~{SMxT2T|}NFay4%Qa`polpF2q~zTS%q>Qp|gNz9M`4I=w-!~{W~U{Ap$!EC`C
z!4knSf>Q<AhM>Org6#B=UoFVKB>C$FZxm!(lJa{5*?1)XE5Y9gJ}>x+pt_ETw_Er<
zf@r1v2kbelxM%D+xb(`Q3M$tFM-M#uz{=TuL16$oo?mF*J37YW^FurR6l9%5SJudt
zfH|n=)X%OO<Is~Ygx9)3stpjhk&1Sj90Gw;UlsIaBar%77OjshT%87_`tJ1`B*f{k
zncy|epzb*FPb3aOhfM|T%$NHH9fXYeQm*smGf1ZaX>>$@kAyfK*4m!4#oM-dBm<x?
zRx1N)ef-b1D4#<gyY;$!eD>)yAdTS&;NE}QX_C)yr@lv_Pv5r_*>j%9|9hNEYqRsB
z&IjO$tT%KWp^Vo+JBHCeE~w?#BA!n(K%NKPqwvo1J?%K(IE3l*eG#<Np0fk`+G5Yy
z34Lv`=X?NtZL#NMqn@UqEZXs0>FjPnb=%jjq-SQgbsousI0v{E_MF&5Mp@BQ#vxz6
z;oBN@@R2+BuPzH8ImtDysY|Yz{{A_@sm~rVhTMTwEUxCTu`e`R=E28{0`o~~QE>bA
zx=p_Cyxh3&PL)r~LvSuhZv+G<kPHXcavh7BK(dgL^g0&4z$`V(P_JY8oWY*3YXQNz
zBr6&1A3WIWSnLTT<0*g-u49q8B#n^41oIxxz~i1x&h7352uZ|2uVdLwy2Uz{_K;x1
z{Wk%0x#|cJU)waxsD&#@kcM}}m9f{WL~wDAnY9U0PLttW5;bdtmKQ}_25Ho#IGEW~
zY?j%xNiK%Yz)BW1n`9|x@4(!`+)i$8`LaEY+GuX!w@tsgxdpYsv62N(<FB}qh0ixV
zn<UGoV~M#U2efdQEJB`t`7onu6`ZSqOgy~9@DUA`w;LZ9CG>>1jK#sZC9DO^#_|16
z)zX5<R<4M^{kOSbeIUOWH|cw57n!lhet>-&%Um+dj()3Mj#cfm7W=GrzVrl6J5du(
ze3@%t;XB@97spdowoLz4R=n7&FIreYz73<tnYAv;K-C5lSFj@5wlVOWYGf~DYGI%{
zwUsgd<_RZwlJM2-w2%0}YnKb6DER%%GWmSwX=gKG|I~JTS_j?fWHZS{vA@)260D9v
zn~BJRHWSuFnJI}E7W*(?WuNm5ro$U<fMA|rp<tQd1i?zdd4kIXIe0)lY-tfU3$kxV
z{$9aH1RoQ8Mv(1o#@i|Q2f@Dy9v1w9h`z$9u6Zfq8y0QpkwoO97M23(sE;*?$o~&f
zwIzTZgja8L@NBO!+%MQqP|rar623%`tvJS4HYeaL;nnp6&-NU{*(N2b`-r}Q&L3hW
z*X8@>*T(3Ib;hQ_YfXnLqTJW9Y2=Cyf__S|?l}9NFN49YKB-Nk263*?g#xX~A+7Yi
z34Lv`X?zR??;)*rTHj0vG|e#X19QEO<OrJz+Ib#c*fcglc8<t-zC5pLc&EPU=wA6C
z(@uxAwrOmGKGuKg0~zR(uLrHufHYP^ALD7K!&XD!EZ+`?z7yFrZiK$$?O}aWD}9ec
zpT2J=vT0ylf1Bp0%nNIqO@nhvGWE#<b-ikB(|FEtzHt(d<$Vzzr&tA0E*8SJ*fidR
zzP8vjN}#VTHVv-fO3{S?>iZUGeYbUOOnO#kTWuP&^T4&RX{>t4_|z!F&d_~gA94M8
z`=?LmS`Tdv_m+5zVBLtzJkmbaOrPWe`p$dkS*)AknwcLqxkq?%u~)T){i)R+(^xU1
z+`s;{2`7TT44m8S2ip5jkoPD-%L8m2^AHh6g>(eqmVoXxghy9M5(2DB(tXO6B#b6W
zSvsTM9_|nt$}IKf&0Eem?yy{fCxo+EVD7j9T+rOH8l3fa9_*zvSxlW+Ou>F0lK76Y
zN+|U&00|?<WH8XGUb?1-HVFt>Z(#Z84hZq#fK@d0r1@Bb7361t(0w?BnejNn@<E1f
zj17iah2km82Se1;up3mHeaS|gPcn;IhQlk%2j$B0LBcGJIG0hf$;^W{qSy$y5<dD>
zvY2Qx7!g92T@Mi~AI$BvvV26eeWD3#Gff@DY@2oyd8tpZaK<)clp&IGoc)mq56cFj
zH+&1r25-?I6&^^U+CdQEma8KV`u=Kxlm9+jHom2WG#Tc(Bk+;Ao?UW#bhog9M??zD
z8VQNLVc!^$JP{w!KK@b~$J5ntF01((7LL|)I;Knsti|}&jT?G8$uYAz+S=W3wRVTS
z{QuM6zf-ml=e{4u7&!vBGcYdC#SVd6`kk8%!iS&J*3m&ffaIA}80}tbUWmmtaHre6
zkfOl31fR1MolZ6mz6VZh<7l<MMs-DxU0=g%@pa~fWH3EyfqGE_hYCMjaJ*oJ;9S9l
zf~t>>bgPBmD0qwDHo<!Z9};{*@Fl@rf^P}FEBFsVw#Hb_&jrKLfFaMd&a@455LAns
z(O5_!59Hcx#v3H4Z5`8u=im_Itri~YTi6s-V*>hPMb7^b^HcA7Ae#Z?{et}j2MP`s
z93?nTaH8Nm!G(gMMD!JOeqdXa=UcLIoLPs%3oQ;+LAf3{;#Sz55TLVv$p|_g?>%YW
zJ37W2qbU2JpHi$V;qbY(*mxTZ^`8UJIP~NT;k9m%##;EB90E-af!wKY4;a>O>SI~7
zK6a9H8jwZ@^aS1@Ax?+Q1g~iZ?MFQ4I&&R16=BYNlh6lV1sU_DT<2R2TBiYN%t3F?
zM?#zqYi;9j+9aSlpl>~BorWqlKp+1n+Uc;>5ID<6n*`&rd?&JTY=OSE*f?H>K7HR#
zWaEg&b73j2p>`}E{R4umH*{-ZyWlm@PRDy30)0*l`vmb=hqU8$rh63LdA_ts=<|(3
zn7$t`g2pLU0hIIMB-&!**aLlSv2j#DUt4S(J5bmZT?n8)N8JkNl*l%%!}*#v4y?7Q
z{W(_Ja0QOPF)V`Xa<~$QYjfOx2(FW{*X6XI*Zvz=m*ZS-!$lu<^^mnTV{tKFa9kKo
z!m_~k&M|9k*kwKLS{rsuRqbfK)<(Uq0&8tp5n;->nXx%BqRne<@WMRaTAPg!n}vb3
zHmkt8u-4{>I8T~3hCK-ZUAP5_z4XRjYok`-BqBtuwNYF)IImi3GyGbRW?2;Gd#F`7
zQJC+c2(Gj#xdnlIc}BEjEVTlM|9>O;B^(wapO_z$#U`eA078~<VipV_EYryiAm53V
zHqiqj2XgyUTy#$U2yAhBYMYpD%Jt%mSHbIrHz1XpjH7CXI2P3K@zE2WOJs<wH!T;`
za8QiZ%(;k$l~mO*hbG3E-YTAIJV7RvR8gzcF?ewD-(y3GJv|(i^&4Iq^IOBT!p#kR
z(gsZ#+rwI%G6HL3Xf0Wqg5#Rto+E1cgDgvFu{b7R#Ay3Mmo{1->{GVwC2FaK<Gs*w
zE0RE8ob!&qjaedM1~|r!63pxSXBs)ZR>kn4=d^>6*KQSv)6Mo#qYH1p-viv~Wc%QC
zKcVfzegd?d-@(6li~qa*DZ{U0`)EC{qX^}qtze|!MS^O60_5|BXTOH=Y6Y(p+#q<J
z;1<EV1$PKOEck1|rv$YP<ZbfkJM0$xl!&+gQ6lm^*_xPQye=4D*$NPUg7Axo;OVHJ
zEkq*!6GXoBiEM}wRRaLXrWpAg!2&^by&zZD3CM;7<1G|iEXej4<?O!^**E?7+c;Q(
z&dlS$rB@DBLAkGE<5(p+2&_wVN$}|28M*LupMdcI+4p7~dh&(vx(pzVN8mYJshuW=
zK;YE(PcVK2QXlJ)*4Ns`(bv_sc^v1UL;NG1DNyG-6|^(ow%Ry;3VlAL)lTbU|K6#u
ztu~HVppXAc?X*7rr=0rQYU6kZ`o2jUM;ZRlZCRVby-V9-<KSK%K7F!4U9TQ(b-r!2
zab!c^H)-RjfxfobIG)4JNpYNqzHe;HRxg>}=CvtVnHg=~<8<a(D#O4$jt<yGJbCZI
z(d!;uTezX{#zM2M-s7sv+<9)HaVXa9ITY)PI23DbEVMS2H+d^co4k*gH^t5`ZHiqH
zzZZLw?={9;b@ZOk@*%tC=-r>@BhIx)w;#-J@_4U5di$YY9Wul7o7@R*=yE}q1zmsM
z<*I+D$@}zq=C*<@1zQWu`Z#=(JaXqx4!I*Ln%sRRG`Y{a^5`8On*)b8xl=#g74qN{
z9~`{lFZi$G2j@2Vt!*#+^fVE$Kk0Os8^SMAV{XWJh++8{P0nS1qa_g{OMl0O+uvBv
zQ=-?usF$}Vggb0t7RZMP3eE!g10(Wn>9!ZWOhjt8`gjYbc3jLn++i0oq3KcUUOeti
zNCB(N2tWv}HX&D=>j0tdCvglL#<)3QN@RtB@hqxJql9rlr)xSqmoWz^xe;MrfnYNW
zqTpw2%*d-L?DrCmd=E$By^eVvWH*rIv%&07_C>PrhB<(x`xxF^Nj8UUJ81RpBs+vf
zq&eBk`f0QGfsJ}Ez?x&c?+2L27?m~4%xB71$#x8|2bl8w0Bcrw)stOC<xP!dp8Ahq
zPKbgirV*kz63np&h*+S}j?Ei144HsBhQpf^hv)<Yb%IeK;&cROqESeoUIQ1glBis!
z=|nY5q$4;JU5G?%znGJD=tNiPL|d6iN03DEEZ)`dd})|-RW3i(3HV+6I2|Yn5bLXc
zG`+<FqZlI+Mj%wK6w{(bD5QtCIL;U8Tv-&t@Nn6DMKKZ1FYB~3+nc#ujf8p<Vkjl@
zRUIxd(pDzCR9i1G`hl4iS89$6oe()u<rfoTq{U&Ch!GnJDehb*c-%S0V<tLYTqI7t
zJt|1NGX&R-jt_Ru#vwun=|tjoo6aWQWz+m;2V8ehSe!&)wX%$w<qafw6Tz%#;GgJv
zc+;pL@IG0_iWLnc{y%%)0$)XStv_?lNpg}LLO?`R#G?($GbFr0)Fg!PFi3caXeorJ
zpgckn6c7Ow6qTy@ew9#*k5=1SYOQUpwzgVr^%i<<Yi)art!<U61w{?9?frk>ns1*o
zIiO&*Uj6I-oju=PYp=a#&z?Oqd)C^s4;6xsZ7Os`%J;?-0@YKf;2PsjAp{DRg%wNz
zI~BShrO%%N1!qzLdx3A2N(r);<I^cZa9|s&U0xm%<Y!@CXy2|)Odg8}X+ofOJi)rE
zcLre^V$@r{x`_$y()Z3FtVPWBHdbf%JEDnc)*p%pHz7v7hSg0>1Z^=9DGStIg&6S~
z>jF+N>1hlI-#g8*h9VJEg10>jJ+KW**4Gh(y6_HdfhQ+maW0*Oldug~)5I}TVg-nZ
zSD)HF#R6WsO58zErIfZbD^<%=A!WCM^tn#6YLIDRGPc37q^gl-r4H|MNU<M8yk#q0
ze?WSfslbN$>}U~mG9nuq=~VvyjGb(I7mAS>i0F>i@rhx%M{yxVZ0zywfA>@|qhbE6
zu`?RyRV`gKt8xC~MGacA7v{I&i|gm~8NF!Mf~B+Pc(aC1t*c*rR{e~H$+`3KUr5Pr
z%LWhZKJ~0cOOuU@7cXc?Vyu#!vvB5|*|X=&o;skof3j~$>A)rZrh?yl(c(pOde50L
zbN<x%fx4*+XUv*6f6)i7wqd!ezpJ->-|NOu_Icc_g$?r?rk^!y7XHpDvL90^#=O%T
z8fU{+7yRE72Vo1*LZGtP%=-7Iq5iOF+cA%n#3IqZw<*R7LD$ufA+ghlo9c^^e$mo5
zTl%k-zQxjivGnEj#nE=f(Zv@<kGu%Nzil%YTJETyiwS5)B_mNd9%e3BJnNi^^H<FA
z>L%9Ds_^P68~9&C6{Xy8{hf+_UV4e=`HRY7^{~ZfQubC_93j^KT|UB_x!|1PkTNS}
zt8$^yr|rMolWDh=X?EWp)F)IB|27kv%Z3`_?~oR0CE=iM<^52>^8Wu3i){UzhNTM{
zQG@XlPpiOgKH>jWmHrCvqdOJN>`P%AY&TwW3cSNr6cnw^T^GM3=hE!;S(n8wk6wZQ
zn<_6D92r|s^l`G!x?>`K82^Xf9{b@?Aqb?>Vc-9hYM0JLDvB?;ZBUOi&jIbR88_Cn
z{Z%(xD#%8p?GA%TFM`Pw)Jmi-;^9QRhIA!DsF(Qtgd9Imu3X56H))PTh*N}ob0NJz
z*dV-6c!_YMaFg&3;l09d3co8fTPyT#7yY)-=97V6$fqnG3a#dq;a$E9`N;1^1l?OS
zzhxjjOmvlKTaO6xr-`=ph(OO4Jzw$-qPZdg_1io&=(|)jU)0FoB)Kn%{;KG$q8}3d
zL(zOqW4UL=f1Zfr`ZE#dXOH;*6h`peB)>foavg>I2!Y2}EbJ%#AmK>iDZ(>}ke?--
zC%*gt?Uka}2(OadO~NmT|3%?9gx?bWfC&9h3b|G=>-!5KPN&i6&4%cLhP+NF*GXuj
zGSEe$c~4^gV4<^h4;MXB$iXA!CJAjt4bU@0&l6g|1%IjN<-+yC4Z>@MG<i_3^<&`e
zqQ5Nss_+4!^=HUEDf(&QGs0(ue-Qpj_?qxd;Xj2w`vLUPPCz_Vm=qQXdkXsqX|16A
zP+_@ngwT8t$e$qk3?b)Vu$)~7K-zssHwx`~0DYn8bwaxyz`sc}Ef*|zuaMRX(vJx3
zIsp9((a#D0M@ahx<#!7?ek2_e(oRA8Fd@wqq&Z!NNV5cyU)K<6oghvS(gHzxj*x~3
z(#wQ2HjutTNSg!cO+wlhNW1IcJEFfYq{)H#+l9Xo{$6PJYuH|0|HtVzd3Sx_R&KPr
zPBO0#cb+;>u5J4I@roOkFT{VS0vqcCoaa)FbC%(6LT1lsoZ%JEY{2lHjN;G`@>4$y
zPlE+?I}68S%X5KO6$|}^4xC&sFqr0fWuV*^O9dOASB45iSB5n22Y*1HaKYvAtrNFX
zuS^+h3t)nQTu0F8R%V`Iy-r1RWsvl~jf&E=<AO`pg5lE4dlD6TWk36+4JN$bA`B!7
zp_BXN{&*Zj`V7MQ9zb7Cg6D$EI|q!gzW(U2?DN!@hv@WOgtRMzr1vZ6>&AqF%UcCH
ztgjOKO2DH&UMo)Dbx6B1NP7Q*zQ;ohm%JKzVSSCz$K#_uG<izjW~5n$`(mIU;o^+;
zWBxseVY!j0)c*V{4@wSTfoqQO+2#U|gW-O}aQ#-Iey;sEvUJD$7}7XRbpQ){pzmP(
zD;uEim#z@dwF@zHcwPy{EY82@_RD&(ZtmJZ(yK+I9m9lz)0eu-9OQSh0|pH~=<j5o
z4Tjj6{*{r_cU~LcRMmBxw>zHg?~Z3hcE@8suA1B&A2zu;w(^#$)0$(qod)W;mP1~z
z1pd0^@V6e??I$Xcn~gGAC=)}OKW`tm^NDy_WqD;qWf%BO^0q~Wmh6q3Qo1+t*=Je~
z-Q%BdY;$DX8{6SCx%9JWw4mK$KF5%WCNxAGiKJ^0A$%qmP}Yxgh#l?1P4^0H;Xa|`
z4(=0<rK5ehasNNZQCsvGa>^G{G?vpyh-b~g9^gLN4Jz$Ed4Yn}$cY6X(N1DA`2V@-
zP!ubfX@z4;xVu=+RO;~KHKgJ(8@R+`BO#Ji&W-+mZY<OK|G5~el4GwJf6Vgl1QG2H
zC4pDvk6B~{UX>u7YlDv$j1RBMJY>tOvJ6QEKmTTK2fd7K5>Z|il8Z>P$N57@ZXt;X
zuL^hbC}Ls;$zddSkmL}{uV8W%DwW{X6_96<<jut&&fFCwd#A`NLAH4f<PnGr{=~Py
zD&QN)7nz7*^DRU?b#X27!xjwBSfD@RU_^fsKZv#hPr3rXL!!MCP@zLus1|Vn3(d3w
ze|H6rf{OMoQw1RPvGZAEIw>&uK5$aB4V)B(fs>+L*cCzNNqgs{I3%2dhGO7d&p9dB
zcaTm3Qh}!q&Im%KB_|W6AV$4&mo+gl+xRsEHh<KsTh+t_)oGD6q$~v5#<P_5S#LZc
zD77S9YJ4CcY=cr0SgIBgu84piY=hj1gkX=;TrQuALGBd7U_`h^2<*XdnXGPNf_lLx
zOhwFs;U10!CapJl6A8R%%(1}4GDJ8Wu(d$t?2r+(2r*E2rsZLCEaG59-%EK6$O=j<
zr7jD+jDnJ9h+~iK5)cuuwOGJAH&xVK4e*b+qG?uYr?tpqbLV<XR$Uh<D=Is#$+bRM
zE5&jOD9uxvi_@trcZR{rl<o{kTxJL{+j5ht9@1<g-k5pdMTk6D9z{5W<#|{5)D-|1
zM%rTKz9;{{TmjLx#nC0j(Y8t0@o&q&2zLCJ8tDMIF`u4+zcrG7y`^7i9E0?=mVTj;
z^QWWdUKH&x7tHnfV<6nz2nWDBTmJ)FcIm*t?ytW#bPj<GU%-JrPM76BGz!{}7hpdQ
z1v(?jTmQA=yLkbuwdFc^S7$(aqI4@C!SJC|N6v2?wRGmx@(E*mH!Pmpc;1ZqIn#%a
zoj7{p^Z~_{6KfXDId7_wQ$b9vsb75doLP+xQ%4RT?#TrJ+rQfCQy)NmW0J0ykC6``
z8M?Re)>cuFTpM4Pb4m84S?gn$MK6a3;A1s6J9IdB67tPC9imu5H5{V$=9lI~?F}_d
zC(;B`QF}v7v!Zx2YY&p6)F6;bhxcOpXWO^7{bzi4Znl4X9*mHU_<n5vgIT_f=Zz3n
z3pt!2pF<PkEMcASJmD(g2H{5GZNj^R_Y1!#d{p?PaGQ|tquk%~!q<gI@$m}2**bxJ
zN#m5ZvUTExv`lhih@i)bHXA4CX`<&T-)x-Fcb@2#%D+VP6{4>feT(QVqQ5Nqo1z~S
zZ8HO~zn_stJ%3KbON-e!!T+n|Ul#u#lH-_!@@<Kb<9ESCz7mjsjIdP5Ikn`M5g}*)
z_yx?gd7>Fjj)NV_vo{mjUx`T}hdQKt3i}8L3Wo}Z3;B*n`BQ})=#u745aM(p2ce|v
zh0BHfmYMvu!u3MyN8n#CdW-OG;n#)V6h10^T==wbyKsl_1>xU>e;2+fY!Py*BkPqT
zED+MZM!xk&;4z}R33~|#2!{yy8p?8fB`5NIoH#|u_fpd52>D`4dX<oGrlhYC@@<s#
z9YPy^g8q(ZzI-zOX(8W1N$(KyU6b_dLi06&wm)tIX7;xd^|Ss$yYJu@>iQ3w&Gf~D
zabadZ>mYtoSS0)p*t9=gKLKs)0#37q<FVzri3X&-(<y1-<a&W(n&+9JKVtZGhv%80
z0@0NreJ>&nOfI;*lfb}j$tzPv68GG0kfW^?-7RIy<bA}Ip=drT%4^XDm#hWDrI}ZN
z3en%`g3IGead^L@V7Z}{i~D6e@HmKz5nUN1y)$s&NhTCr-Z`Md`fh3$Tm#hiZZ_@Z
z&{yJ=0i8ZRKg0U&hQ2cJsE^l<tKW4<yD~_6Uxq$j>n^zD)nJ76y$F3gKI$t#bow?U
z%`&b|Ga+<YM*A`Uo(#Fa;UL*oE>MQ?L80SM%@6vFqq$!OjswE=+ZAd*j+k8i9zz<Z
zz7AmFYUmr{2q5>#fa0mXYz!#j7{Uc7M+_aF$Mqr(#-{xboP=YXGN99!dYc<$%OV``
z|49e*EA5-KP@A`UM0J(#J5AKtEv46X#e>3S!E26&2YoY8PMh{^RflZ5eRr%Nr>dZ8
zMAhk7-4XWe6Mo!s$R7X1Q=4P3M339KK6*rDr^>@CJHuYxW}81Wzp~w4|FeaA{ZnqP
z*z&imSnTzjSftq>_d2cC7kZEU5>*M>Cg#^7o#>3sPqFJxR)O?}AFz4RBU!I#uq0&E
zk8>mtjbv3oLo||eHmFDuS!TD!@(5<ozJi?ch1|w+rV!#;6R?+PJcmzk*{zXxE2u~@
zSsl7F$w6*lw~lbd$G~nK4OV=F_-N|z<0o?G@z`1jM`N)Q0a-V2v&QH3kR8~n?Gb*V
zY}I^z2e#@9L$>N5oof&Mi=D0dZm5v0+F8i_d^U|gXa}}Q#QZMU_=9&~%YjY)AtZ;8
z`~^uw*{bQ<PmCvNw(28Mi#C4&$;<OtvQOba(#*^p0TeWY$0281Cs0UJbkOa+L`S6k
zGuUL`MJmCuR6z2nPh!6o<M4lHM75d%ZVj>Y!U|dcXS3YH_Fh_o!xrOU-nz3H2Nq;I
zOx`n`MVMy@=~g|LZ3nY1;Rs8fPGECKz4KN!F~KekYbT+~k~M@$h%gSXZeoI(GmOK5
zVw<OK9l)DR2o#?iRy>)CD@?(7LZEm_STQ?ADg=rru+%U_*pCS(A!5BtpKhg82t+3m
zf*SIPXMq=MkUNFIYGKki!LCnl>FOpXxD)URgAud5l{6+Z$^F4-OqiU`LCOMk@^E28
zUP+{4+LHkmn9p{Opp9L7Bb~~xK_1om)*48pr(3s2n_uUTDjId%5@F{iHXF}LC~s9D
z)49o=E98j>d$E=8oNBAiC>udUN4G6EY%mvil+-f{kyQ(au$)Z>3tlVzw+q^MxRLW>
z<CS=T3A_K_PWc{$>Bl(!56;Y+D8@g-MiVsWKAgwt+K(>fbnSw<Q>%(*W*BYF7&~}+
zV=!wwu$czaxWi`JMoPGu$-zI#ri`DqSjIa}&)$z=cKY=42_sA0H0_YBb;%&?C8d|v
zzw|KSKR@$&FpSj`Moc_-i!smJC-zTeKL)e3IsOmN(dI481>TY>3OcRLUYB)A?9%A^
zkGgG^?;h!pz6F!_Vc2Flq%KTVfNvV<a4@#n4iM*kp6%Y+Hp{ChV_Np0_imT%0ll<u
zqNpJsN2EsxtA!jUkUvd0OIRoTPupexs{PoURMg{WGz#l;91$<_J%q(Xyy*2;{z;;T
ziykYQF99q+RrCzeW(Pz0I?-ki1AQ@R?B`P94Mgypgl3mT{@u#IpNIjt*~PG*A4%>B
zBIsX;#$mOxU-8=Ge%NP-Ng+o}q<aec2nPy>3i(z<xp%UU((TRs&k5%W?fnV-1KCHf
zlKi#8+k~5icM0ziZWTTtd_?#oA>UJ2pI-@oFMMA3qVQ!QUt}oH!4EMmObGdAL%#J7
zU}pa)Rlc*6TK|Ath4_52V|nW*KxZelegb-y@}1q(`Um*VUTXGx(3eY&FHzLDNqDF5
zD?+|NG5=wqvzu-g{gUt%AwN%}e6BE??U9r2FCZ<ScRI?!ykhA3RVUFlEJeOMF5YK8
zpgFyRKJHU`k3?Ibxm(#FL8d}5oDb|Xl#42duQK7lJci>Dc^(cV*9$V4`<)7&3-0Mv
z4u;dsysHs^6JogJiQwZF<&_~aaP7|fkl7Jwocff_Yb?^P43ge_9N?drP;hzELAx}w
zs&PQwU1Nmu=z|IG_d49~${@%6vK@FF#6^f<eM?cPBzP{kJl>na`kraKf7|DUkaK0I
z<9g`p#)N{)y8v`p-wV)J0v_wf>%`TM_c&JuN$>m6$Lre#m*hP$tgi!Z-aJ0)<M_kr
z<2xbCa9<3=aoz53P1vs>FD&;RC|_(Pf(`Q+zby>7IM%$hZt`4z`6klg`gKPA@U!}H
zMB?iAW2A9P>i`y}K;OaGK6^pgGp-Pjbz>lgx`%fi>j&mx;Jf{@9;}<YHjwoAzdT1X
zq2Tnnml`e!b}(zg4k+zglC*GO+h-Xog3BVfh6CH@u5ZEeS<nx2c?&U@w-9rA3uEV1
zb$lhd!asTPE0Gmh;2ru(&e_?>Kkb$5v$^`op|50}Iq21@vrl^^e&%_v{^jhBuVk&5
z{7QVqpjSt%h(Y$eSO2`ClCt1eg8ysSO$$0CE03u>wvy|k<Zj#bvcJMV;TzbV_v%kp
z{1N!Z_FdoKh(-w7GUks&I`J9Q_ODjw)*H<6wfVrQby4gqtw_!)h(%&qRZtTBGSlU!
z8z*N0A)YmaJBa6O1C^f5`yEhGGjf(xn^??NS&8NFG-BRv5wv06?(NKr#W+UH;te5o
zo&QCovtxH-o8uQj*yn>b_}e?8AK%FB$@gQMM2vGB;g^xDBY7jqa*|h)M8rJW71-X3
zm^+7LCCR5rQp_LCeeoc2yQIi7NIsq-my`TiioBU5x}@iiVcGAH#GOFoZ%B4Xk$XuV
zo+9}VJCNM3oilCPjD}5~2V>_vIT5VAaeN}QKnMOFE4(6yThv4Ab+8`RGiZrqtu`2a
z0jr)0yc5Y1*$YWbNUdvPqBbCEo7m`VPY4m#Ai@B-vWW>Q+`j>mrGi|Z`cw$^Hi5b4
zB4*4&Z8X+I0?WqW3ZBS2V=8b+qs1?n475!naL@v4DWMh-R#e|=PF*Yk`yrFTPA3vp
zniy8OU?QmMM5HWGV=qJ)59^4Nf^;pw!V%bxLd2@JrxKMv+cL4~hFFb={BcC(&qLAz
z%hVvUJW=@zEE5~<zX%a?R_lmC{?b|`El~e3M3k>4DnGUV67VX6{INvkx7t6?0m_d7
zSm=zcb=}m%A!rt58*B&>Hpf4h{PJF{jvxCaC4!YFaoxYi<#y2*t%;+LVqM*W<Q>uF
z#nIg4=<4czy-SepSK6z0NuQq4y5eZBxn(_ISd8FpCcPF!#sUzwyo0U%Z~!xJYF&n)
z-tX7gD2pbSqzKHK2Q$SJ_52U6_Yivie{$`I@3iEuEzWFHY-#_sgwB}O<1lmchyF*)
z3EWKH$(G0)O?g3wwOQ+8mqah6B@r|oKr^_Q4E!2MW?`8cd@|a5>>w|@P0rZdNM5{s
ztb>23e^|7Wf4F~yf27~p?-DtdWivyV7xQ-iZ#W<8uY^fFOM=^?V@AOVhbV5C92}%W
zES*H^!>}cC%v_k-E2(ri7+d0@5a&^|-CNlbgF8lRV<LFeZuW(E@Loi_RXgyA)J5cw
zh<2{7M4aqi;`b8{6_yM6P-MBW!ZU?4gnW82pAT>1`NH)=zH5<xgYXN&EkYaGBL5-L
zKO*A2?I%JG|7f?{uKeGM-XVIY=)a5JEBare&EACaZP1Xc$6-X!oVq~T>`kD1iZ(kF
z=%J!3C2w{n$WIh)b|%m>MVoyI^b*nM5<#yKy-xI1qEWq8b|0JyquF10{7GSvu&1z(
zke40hY`_5=A$qj1MreZ!<bO`|451A)z;6_7=MD5~(HzE8|24v!g?9eHzgP5qLcZHl
z{(Hiwg?8S+|DEU^LcR)7{%^w9gl`IY@iRZl_5#|Z3}AcFhYQ{ON;{9pcXs6=%0E$P
zpA{nC*$dAQ-_0kqffMrQi@#iWfzZw$@-Gv8v+xVTJA_{ren<Fy;bX!lg})L0UifF>
zOTxXve+o10h<u@8ySVw6cHP51;rb7n&+>WKqugNW=|CDcMrT+2_tyg84d>G}nc2<^
zXkH7)V~g8w>S@$JV5hcDj`v-rdEOW(x4}}u#yzbnK)N!_`2phfA%;ty1U_zCUKt|8
zVBF*B+vtciPQSfAuwJJkx-v-G`oHU#P;hy*pk10-&!NBdMs&gDO$8&o-yOJ-9n8GR
z98@allmVT-b29Xmps%t|^EmkK&vxN)T!iS#An6?seUx*-<<X21u3uS5AF7(tcOBBM
z40Q~GzWE`BOJ0q<u)Z4TV|`e^0z_B8%}BFM2_nO0oanPM+K>77Aco~~pnNe4C@_!l
zL7~{*GRQgI<hlNGKhoj)O$i+@M<A|#k0Ff_Qysv<-6%A~5kT&ff#Zkp$Z8(+9n8E*
z{-4>w*bY0OpB`g-3N~)P_U<rm{@g~bwp`kO@PHxxOZ%5#c4S~A47Q~uB?AWzOeP1G
z4#Jk<z_!EM4z{mWw!>hp<!|iv5|L}i?YuUM3G~+vdv5qQ{idgO<06$c@nNh7kQnyx
zZolBrm$JR#E!l6K)?7HOyd`^gMN9T;ps_|kVkPa2mEgx9LmT4@+wq6ew;btnwxxGX
zMC&Shw@`CzXbsj?_D?V!&9S53(z?oC&l=h>^I*fw-Go)1&ulL2wRo2|{7mS_%FlU`
zmc;I74(n2NW^<>hv&za_5^v|UB%1$m*qI|bJ#sj>9TIcP#_jy``J<Z)JEL6XD9C5E
zBwq7c60cveGZwq5BK}BK)wrEI&PQ%}MN8tX(anhkSM2ot;n4N{icXIlTQvo`@~e2X
zxi2NWT-4-yI+Ey3;bXaDn|I5-yOZ&!b|(vh<AKf*KR?WGiSIq8rQl5;`$p~dRPM};
z^&kG1!|wmv^Q+hG%+BicNcSrLgbEz>3+|{NX@_ehxJ+U`pSg+6I9H!>y&~u%wvBWK
zMBE(HCKl^T&QVp^Vyb5?A(F-AgfZQ8J+u07bMjnf#Ii1DiI>SKUuK+~=SXbh=8Vh9
ziD&U+AIv<B0n#&1-=f4=3IsDx>A{S4I)U7|OxoX$M=s=kgTEbTZ;KA*zzS1OuO&a0
zvxt&@yq;7%c8@V*lOU4C0XF`1{2``mx#O$+Um%?w<0Y9h6Oyr4e4j-01Z?o%T(MVu
zdQ-hze<`;9D5g_>4?k}!iuj{Dfm;JU@1d}m-ihrdlDCpPg}Kj?WVT<;!8boV!Jl-2
zJe6bv$%{#j`v$g!P@0&(s1yqyuqs?R3}j!Ci$J!Szo?%`<n&ka^T;XSea4@}as_;B
zDLFiq%pa9Xa$#pk?ALA^Hr9Ti^Hbkp;pM#6cHR8e3oj?qfA1B+y}tFoeWgWtI0(EA
zyQ!#<X4+Oz<`4ks!NjY@CkC?#FBnXuON;Vgr$RTRVDlyLEJtCYY+_<cK-4y!jl^a|
z2=P<6F^EXkN?nGzIM6npz@5|NJHCmj&4^fVnZQ~E86Z+2C^><9Yea-8nXm$pM@zgM
zF&pXZ&%{D1C$LgwR;dXD){iA>fjnkc!W};rNghQFP?idXNMRZ(A!wqFH7>6M5<%4_
z5=sz#ZyF(JpjEy#P#qZ1T*Kv;nPz>Vk+25QR!LyuYDDk}n-L>ev6=NBW)%&JGaWSY
z#9Aad?ZApN!P=oXN~Qv9mF+F@a@QQu#57gsu-VCQ`*8xBkx3mX0nip$vKo;V>VOlx
z;12_V9TJqyvtpq?wv~uDQv_wNv^;G1+I0kCTUhItV6<?)*S(wXbv&erOg`T+l@><(
zqE>mXaAzd!`nB#Ja9Qtg2-9CfUL;tZ@snk|PK|SHe(b+%zJ3bk>o&up4Oqn>Y5xV6
z{7ke@^7`%rN@>6DGrBa|I3{{r<0U<csxW6Z`lZ#wE*TJAQG80j&qS9e`ySn^|FO~K
z!}@gttAF&oVyqY4V|Z210liC4jLsew?OYt4Jtn%{yXf}#OiZy&1S=vpu;vx>8ymc^
zJ-l&Xf6Q-9O}GsvzH(x1dZz8-rH!Q?HhsD2$4!4uyQNTI2w&2#6zS9)+3?)kRzpJ=
zmd{$Wzh#zfapr?E!G~JkDrmLecm3ti{M}TwQl{H|#rZuy59fU?m#}1DKd68vvlf3M
z=in}wUpL*FVKLtXJnIPm&YWBs*XbL<Y`fvZhbFs?JoU8XBwH<g?&A6+R<lTs(2D6v
zELt&ZPD8`u`iAaFte#$6YU`($3@IIw>{dT#!JHWlbGj!#iz0p8BI~^e^qyHiW6`X6
z$@)3x&Tqil?a99VOZpEP_&J-S61J(Agl>Sm|GncH%ER*tiYoFW%L|G=(sp*fBc?+v
zokZ%xu(R{&UYOb|-*VI8VC?LNL7a~zo{O}dJ#<?LS=t?!d$569{NQcvJy3==;Xy(^
zk4cXf)(B4*P8H4<ax_kPv(*CEi2l6rI^pfYyM$YX-xoe1{BPk7;a`QX3f~a^Lx|T7
z+rP7=yE(llif^{^EI8pw1MM4j*a6<_+}+jEcNr1ouM~Zg=r4%AOY{Rmv#~<{529a?
zoPEQN_G%Grwp7q=?F1ZND_dzoH2V~fqm$6aGoXt^bGXHPUe831rHFQ3fn}oYyn>!2
z`m@66!g<04LcYdP&vM}!;acGp!mEUQk)ynwci@*re^vNx;rE1(3Lh8p&5z}OC;XGp
z`UCjZAAqlk-y-~%Fpuqud=3_ghYAlDCWS@9UP7Cc1bL2?S*}dTS5MMYgwus?E-&9j
zna|gAqMOTWFG--S-vB?a{2PR~2=5erMfeTjw}ftP@1vrh6h1BdrO?^%Gi~>~l)p#l
zZ1{d8s4rihS?><Qq|jz(fuFf%N4fGx2yLBi$W0T?*KO*fHG#NXc!7{F-Q;f++Irof
zZxhXzZ06r5d`$SH(C%|N!9A983`E}Pi9>aqybpf>zJ=5+_T%ndI1=rFrm^P)!0r!3
z7tp*Gj=`34(SY1Xj(H5nBjRy$K)GI!$=vUHrv!OCZw!@)A-4Arh(leaLV0CK<F@J%
z8Rivu-V>0`^eyl{7uL5O2lQW7BG|aRnHh3TsL)IM+3z&Sh4)*68*&mlxnH&ekAt`b
z(dkCgTaUh)WJ1B^Ed(9bS93_vr!##EYa!>#PzC@05W7wVm$wF-u)f-mK0ZTS{cb?o
zl|j;b5c;-;7%q7Y^1}M+ppVDL`k~2F`ff*>Wl9hk&PJhcXS5&ldH)Z~9fL|OW&s7}
zF@9Glws$q;DjfmjaWFi97_Q&4(D8EA<&O6!NaHls0W3TNeFx)PSPy-_c7=ef8v`+P
zcwQl%-3Q}aC_|%lH4VYW=?lF;+DgL*^eyy1_<6~b4z+!?@-2AX;aw<)SD|3oa}V$K
z+V<Est^(@~bFJa*Jyiqt#;dua@PNJ98@QryWlPQ;t|~mLC8v4I*2<mn%BtqV>H&Kb
zh<O{B8_r2o{|{y)|5rg>WxeJjkFE$-9`;YDZ1MMS)#0~n{RZy2)Ydu1eslIz4b*-I
zV!t`y#30T6$6jw6yJKq{6jLL1#wtf*{{ylAf!IH#_9v03{#C1bJf`)J{S#b?)cVI4
z(mxoS&zR4#o~?g;6cWoqCyU95JyD#E|1uUkifm`&w@D4hlhfVoc#*6bkb${>9eJhP
zoXnd8%>A}@|6j-{zt}iA&k*8SoUj2KKgTj@8~<(!R!|_Y@pD8Y8~>S1CdX1>GzEIi
zW%3;Ew}kbFIiJs6*!bsB(vMFi6_1_3yjYB5d;8bP*gCWE%dYRA1HKlIC`361KYl%m
z`h#fPPlD#H0E<W5iS6|ye@=1;b9rIL^GFW;1-3g8b2)hQhmqv4D{l?S6Tg9NzM1WZ
z^Qz*aV<2I+H!_Od@xJB#82sFs*!XAiTIT;G<lcltKyt}2FVP8`7hB75oROE7^Afy4
zC0N*W&8M!-DH$WZ#3(RJTFZPhL#9nFWC~2jYU=PO1+_8aaR`(5LAwb4jj7#vVKYD7
z19AM<qx+jiu0z3<D%u1KQWT_RZM760gN?Ij8b_L)00wZjaw>E|3YL1pKtve%S2i)h
zdo_qgTlDq@5D+4K&G=Ygf{7moL}Sw~B=|-LAwo8GWD6TJ!M$eq0@%DT`4gDCugO2C
z)r5Hvs5jXOmjHrlOyJI%11`3yumC9-qzM!b=9DwFC&(bUy`?9cvxf(Jn?^X!WTz5>
z7Fg-0mi^W2a_%6g)I`EEM6<#(!QG(_grKt12%C&MmGD1^SW4Nq7GsU1l*xY~qA($7
zz=rf{8(qL0h{&~#iL4wg@>I_=!No7!8R1-Zuq=eitq7H?50zUHD#rt|uoc?}5km`P
zu*g>s6WG;t5iW?l#4Bndhr$pfutz|kE-e6tg@>^H0b)qwGa#R9&H5jZe{9X-sb;52
zq?T6Ze#zlGBDh*znOra}bjCKghGXIc=iU)KmRk_-L}ayH*n|Xm_am~xF7U9PKzs_3
zwRXYregy`r?t-iHzrf(R3<vf>7cNBl6YQOEi!}ec-ie`pw7nl)l#C|eUKo~)=3Q+*
z3arxnLiDUBqCKZfrC;I;tA|B%FM|6anv0xxadck1eYD4vQ#tKEifQ-zb2z+{qrp}f
zPP-gr0G3(a+0?^}GN;V?W@K(PN`!yI{+98bybW6F<30ErtUb+1v9Iso|H9RP22q1?
zZIDl-t6|=ZdU=x281G?0=8u9;fp<|Cc-I>KF<SGZovXNE`YAy2<K#bJyJz|jGFM~{
zj9dTSn#?`W9`EKqI92&(U&cG~Ownfv8--?9Mm~o=)c1Meb;8?)cM18_rQ8SQKj^?G
zDfDHo{lIBnwD)&cem~KJMOTRC_p~fOUi4(qwW8;UUM#v%wDTvl@*`mW;hoCAPx595
zhW<xHn_mHP|0TI+#s9tNmx#!JP4qvMZ}wj3X@lVn^X-2bK_^M$IJ*)-o4ptL14R!P
zj+Gpmzm>f;A-YhQ6c!143T?g{?6ZSK4-<|M^8J<e+Zy2{p}kgvKST7{!bQSN|HMV&
zTYo}1zMWF<&BD#XEy4$cv^!Dmhr-8%9J!IdO-P#%>E8->3SSkzA>1pBvi%{SBXoWV
z_w9i5Lv&MqAEEU(lymlMegaKB*581qh_?O)nx+8e&k$O_1HDLey>Pkk0^wTWdZB$2
zf^yf2zD>AUc#rVwLi2Y){=1_28qa$CT=;9@Z-svn{#E#Q;p;-a_gi}j%`XOhhloB>
zc(m}n{*U5pm2>|mx>$6Bkah#^-}xsti{2unJ%IVNaT58;PyDIycfuXQZ1#g3yhW%#
z08E}w7M6<(-F4JSw7rQSKPlQ>PbH%J3p1~$QQ}t%Gq0yw@n;L?2^R>L30DeT|LZ`y
zZQB3%Z+@$hdgOfSPeFqspxawG9$WSW*s3k?{Dy;*>jfs$>{kqw3%?n%Uoli7x-v$C
zn1nv*g3Bud1Gj&V$WUE?*@=+rh%~xi%8t%{<jNrF-Gqw%fC&YcHxsl=GiwSe)Uu!b
zPD5UJzm2#+N}!YbWjpXVh%}jo^-aLFlmyQOm$wj%u)ZxJe?T7coW8Y4yE4>K4}I&I
zP;hx`K!^3+4}JH6$NKSFb^2~V+Lb}lYk|IXA%;s{gS@c5*|?y1eAI^~PwBfIX_hHL
zWLS+tw`8;*^S_E1mOC7kIv9V-ddNB5)X(E!cmOe6zXhltPKnj8J<uKRPmsoGssmWy
z|3D6L1kfEX$I-4YGkYcU9gIJP{{vY9C5NGm+b`?Ex`p)>q0zd6=YrdB=uO#Hxjv9T
zWl-Oe{z(f5{#Ii)Z_c<Zc+GJRuhzI8{$E?^PwAgM>KXbq`ftlR>aePFs}9{8+u)yc
z=-%j4S-WFdhwja~4StN~L-%G^CtCb}#9z;eCtlA<OmA7=oZI5>9k(;li{6Rc*K=}@
zZrSjUQ9E<zbIt2<@Og~hnMlO;td3RVTZxfaJ$pO68&?+8SJs)AWi(dHj#hG|?3*eA
z|3<J<w*9~3#phO>yOp)-iCSG(bslSVn}0HDRjpcW7~PV+7q#kK*^<3yddp>dN3~=(
zW3NU03S{)o_`EGRI=_4r_U-Rk?U(P2`PKMJ<hfRL$k}E!II^_-rV6amePlDeJQv&C
z0Bft5|2dqX1Rqu$5Zz?V^rp3M#oQyUd@Fny;roe`aUH;+!b>i4JU8z92`=6rVb6@X
z?<c;+67j5Y*cluuFMvurRBQ-$76k%_%G*o^A5AP`GWcj>GIwSlO~7Gd|6>`;siHbR
zK9pJUSSf{Lv2y`gzrZH82A|g8&K%>IFvlMaDW9K31RwYk{rDO(hrNk(5|K9mctTi;
z*K_<nk|#0uXC!&w@=tyUTRw$zFDF?}k}nat8%b8&i7m(SdFDwO$z5|FAmK?FMRHp}
z;sc1$B;&Y>kc*EX#*i!niQzuPsIv?kf95wpE(1UJ%SZ&|6}<NHlh|+~Nl0!7G7@Py
zFTV^joJ^8P>uQx>i~PaJ59xS4Lr0r6kO}gavM%sTsV+ty9^A7&Dqfb5V<q1?R`>x%
zLEvynd0B8E!EKb^67Uc@qa~5<Y#G`d0ff_o&<)YtDoiv6#ImMUNNhla5P`;MTkV?(
z>por$;bG&$C&NT@KrCyDV2^wOL198iL@Ue$Ym?z_*@AL#w-7p6?qsA=A*kvE0xN~J
zbqJSO(%dfVk+h}1HzN_$Z32O{z&}9}Xo<&ce?m|hEEJxu%mfIh!bM2I%R$(T7`SPe
zqMaNW1Rg_>0ltMiY=eqUBP0=hZ!#fh(Q|!kQEHV(g-O;NDhZnrv$@O=KEq%-IF4zA
z2M}@8grJ47q7V;?HIXtVgJYaXU@JOhC}qLbFdNGj@B<50b2DQ21B=^@4)U4i8OeeC
z(JVlM)o}%wW<%`rMFusqFTww_lE@aIUx)?RO~`lMg?!f7URSZQx$7<wI8z{MA*Anu
zkiO+1eHVoE(bAJyZdIt<icq;#p>iwsQ*L#r-1(t$t3&0^cjbm5QHki=2R6oaRZrlM
zwP-uMKvY_S2=1~pmmI1<aROVdwE!3v%CN0QMBg?Vn_9%#h#}|I4InqSW~~Rwiy1yC
zw}d=u<1TOWUj+-xAHY+^v+e?qunS@@L>>Vjy{x_qNhEl@{SjSW8PYB=k7e0#qY!Hl
zCn35(oh)08$UGi$EustVn63naha3*!dYV1Vvssv*#P4jh4E?|B$U51NwktlWf8S`{
z+~6yl=(&*|e)MoUux3UR!%9OL@z<iAri>fZwflQ^UfBm9a#_6xuM&?f!^8D13riiq
zn{{CC)V>SZn=@-)kJbnBHB7K<{im*};NJoQv(BK8nV%{dx+(FVR8i1*ZO*#vOR_GF
zt&d*z(O*-lFjW6wXqjew7``f)L_%{>`L>=82lK5<M~L&0#kSA%Rb{MD?>ZPpIT)zK
z`K$!OU(rr@sPJ$iUTC@!A=E?sK|($QS#GqD&o0uZ3;7%)JzvN-Led;f5IH;~UM9Rz
zc$@Gp;Z~vZQ~gx*cHy(aKM4OK{G0G!!Ys56?Zml4``#rN_Hfdu2d661e{-y8dy;}K
z70nk==9h^cBbsl<EPsaRX`(q%kn;9D1Mm{j*9*4@zf43sbM7$pJS6@PMVlW0<+n@j
zIq_eRocXCx?hWPtOZmBxKp*FRQ-2rHv`MmFy+sdE{z;-oDc}55(0jUQG-E4!yY(Bi
zC$Am0Yf@Mw>?!=9{8jU$Z-H>BkfUMl{~{sZn@E3NxKVhEaFg(>LcSMM{z2hG!k-C$
zF8r17IpOodKMP+L?h@`5{!<v^dBJ|-!nQ)|f8ZY>x{L65VNap+A2|Qj2=PY?Ckjs&
zT0ex|nWAlc2zr@l&e3IkE*4%cyi$0h@K)iS!mkLwAvC`#^jLodJ|_NCLYhOkpG^Oi
z^<VH`RKD|Dy(QZEG4io6r<FH9E9fIcA1CY~G(RiyX;b3<xW+PZjL`ZqXj_*V$aQ;|
z&q=<-HNv&R4Z^F1ncvqqKi1vKzfX9-@FC$3gtQ)UKhFp={aY`J|FUq8uvtiR6U!%r
z9fX~PNnw$&myo^ymMarh3b}4P`8C2R!l}a9!g)g4u_(V%NJAFstAt+^-XZ+9@O#2X
zg^vq&2wxD=c13+}32Cb$ohPKRiu6&!KEi%Nd!FT_??<@oOdi>Wc+?qY-nTl4pA;4e
zy9s*<ON4w^V?D}*mBLZNYN0(3A;)(;%GU~K3p4L$b>cS)*9g}N*9$iYZxY(`68eYe
zy0PQ=p!|y;`+t$Zd=#`3n#RUE0DIRax`4~e!ZFxV4&BcJ&vQ61kKuU4IO2ii*l#lT
z8-8DpA)jG5qSH;f1_ZwWbiw7F3<e(C*6*0N1?RW~avb~N^qV1+^%{rh${^`|4He}x
z&IOk@0}PjD-gH!GtgBQgkMl;t`+cSz%r21Qez`vuA+rC5_1z0*5<C}N-U2Yf`Wm6A
z5IpLm3D4=f7-?4qN$)A>yPF9Gm$w>pSl?PG+65l<B@msy>ydV4kn|c+h|fY7T$1C3
zu)fB_g5#q;xXM!czKAr-lpr#^jLNUeIB(3q7cnfi1Y@ejETF(V#_tHl_I5xn+y{9a
z40OnZ>$ej1bM41B2Y0-WBaKsE2e8lql^@~=Aot0D)0yhaq&Gm{ub5D9a>UT#!SIb^
z2NUA&>R()ge)<`w4CwTke{t4~1#=E^Ex19YLk1qKe{pIj+hL}Eah%`xiu=}AP1qX0
zw!^JnkDRNyCS2~dW1sucH{-WrT{i#G-Cn`(n~Q!>*sri^Jid?O7hL19f?9NUVRY@=
z@e$*j<JFhE9Y1S)b8NwgmV(#F8`)COLf-J^WH0dcfPQUwbLV@9H+QPW|5f<In>+M+
zc6;uvk*b`VkMs|(%-I;f`S8m4#tyb(Tw>dVik#cxUzpS!%lA)M^LE@XZ;9+40l(lI
z+w<>(@9!$F=h@rhH=}lm>}#PfcPi?ImDom3ZB8V(dK>F7wK+bFWlyTQz3LvU|Murq
zQ=4Pe36!~VXHL%3FL{1eOJvv6FU9W3y7}U_<M))cL|(rFYsKYM{T_KwzZAL0Z;8C|
z#9`4}q3xdN%~fU5mdKtFkb2@U|K`!n$(7@F{_Q-LD6Yx}mn*?>g}KqqoflNLMBW@x
zw!CaO_7H8->T+0Vu2<FQ<_^QMZyn8cI3fGm+tCL5X@Tr3w&i>w-gFv{9~vuh6u0DI
z594<3Tt$sn!dqH{73)4z<(~wP?Fl<wt2}ZHI%CiuWB$45R0+Po?Fe-=myBFQN%y_k
z6(IQi7INVTol7c`b1tX|J88uIZ?S!C&D&<Ad?7_+IrhB0lAJSm%YjdnZ+P&DJ_#!A
z6SdceatZ`K(NRqHs=+o=$DNhTWRf?!=wLqT;r<*;J+U0VK%!<7DHV_1NWif}Bx^D@
zSUv7era7F)>T%qS^N&t}s6Pn&U@{}ok8dJ#Fuf>r{=|7f_(OJLyPYI&6#h`UOZi$H
zzl`Jw6h4k5D9<0pqvuOP?pH{jMByfqOGutf@_CYHlPse!N8WIV!nMl%{4Xgi0VMJ$
z+>1i4)ujOm*Q$A1u{0xd;aWBF8vzN|s*&43=J)1)%nzI2H<ipCluG^`Lb=0IWP7_`
zeiU7sVUH%N8{Dy-E0b-HbP@4>#He?{HcLFH4B}7G?v}yCe<892_^D8W6kL#mWr$I4
zNnH~YD+8j|79X=0VJvb+yd4p)6~cWc)3~yUiLC*jJADF?Yoc9){cW;+ZmfP>`^P^B
zBR3UT7q~kKED3)P;o*QwV4XuwByena1_vfb@yw<3aY7R_Tqr~Wu0%o!BC1kzHBd)U
zLkwzrTBx=)q1x7bH&xryA)E>nhc>Hf(3l%jc^p7+Z>Sl8J4Cw@Xifl^z}?31McUC#
zR23ZC1f(oD4cQQ&lhLWk#*^7C14kt;-zm(YLJByYPC$Ci8Jh%wHX%?ij$#sVFd}?s
zgy4+hb2rxc21Klc=W!)GrnexXIN@$Yd_?El?sTdr@wU1O(bnZF?cBulT11o~ux+u+
zQN)`Nooc4pL*O4~lRt`x|GHV-#6-|KyrEfOhvTl%sDxmwG~Tk5Llzyf_1<w!Ob6$9
zJQe={kxSS$VoAR`w}c&;+(~;d>-pE5p**LT!>UR|^mqcBCe(v@52-fRWI~Xe>M_in
zf*A3ZEF<oxaBYyil9*ANta*sp-ctDbkFzfu1CdGKTByZ#0b;gyo{2Dh5h6MpfzmE(
zHjZ<F8es_xtEomHllI2;V4@LP<&n=bc0`bOzBlf;1lF-yeSD}q_F<tjwh>Fk0tU8h
z+;9lfW`q1BuJxB1$G)$%{)YK|j!qtPbhK^q*y!RU;H2o#<QIGP9an<?tjQ~mF2&zs
z+cvMbv`^2HQ=)T=qd)OBE$h*>Z}hw|(ZXc(^;N^x!I6o-wHeo=U$jkev_2Wl$F?|H
zFb00je*FeQ@j!lt*Ep<uzX8Wa8<Nou#nJPU$M(byjyjr42Vy~HY)krl=IFl1oN!|F
zjN<5V$>^EI(U-h?&+gy7q_lUR5|rj*gZP{7qF~9ueHRL}Z~D9jHcVChj9CY{OrZOK
z?|{n%zLS&FyqoW~;NLkD=>fr_g>+t;KQ{G&AiocL2T$kwTJP_mJiVbFWOYdWZOn=}
zjmzuic)_B9>FTkvT<UIkY3ci3%P!e_;jFr)C(a7~<YnO?(2et!E}RLR3;x`?a|iTp
zsOvqubRank7SCwxjlYID5ntBLPWC=)_IWev=l1TK>^-huviICYi+eXT*3X{>kp=T-
zG|XRg7MOFFE}GSd#q)YM%rR^LZ}yDF8DV;EUGG_o7d5i4oVa-I++a<>RxgR~`Wav9
zdr|g`IkS`Ywdeog@_=T0c&GINdC%PM`hXP$HId1|`hb^xx;|j)F%vb*ONzvBqR{IA
zvM|MJpGq-tFg{b-E%+!41`Bw;wd!lF|JK`GoYZZ0=J>zwH$4eD=;s?D<QRiAM?J)8
z!db#Pq4~Rz&p`m?_|8VWQFxp1gYuicC4G5lB<`mj5r)P?g@+Sih&o#N-9;CR9xVDq
z(e}L+<f}zbR{m#2&k=pLX!BP=ez|D#Q-NMD+D4zCH>=#&g%1mDT{q<aPW0b|yNEcR
zw}sgl;E*mPLf-tPpzXUT&<s3oj(~^>A^RTbPC^?if$l20yRcL^KxpS5auuTara(O$
z6BB7~CC(7?{hIV5;d#RIg%=Ai6`F|x^4Eywi#p5mWr|2E0+Da^L=LEl4+tL?J}TTU
z{H5@B!X3iD3jZd2P57pe1_tWS6&4CR2x)O(eh;Df+d&TyZT$yyxoGF_q}7DwCJCnq
zYlR#fGoNE&Vx2J4?|FszR|#q3p!}DFUlD#y==`1E5&Z+<kA=LSu>3ECG?I}1vv9Z2
z#>(K^_oToq_CH`dq4h)1$BK6TPUqh=e?9U?D4(<BS$@3mG$B_iBEMERU${`1xvrq|
zf38=)`+o0w(O(dLQTSEiH-rxgo&WR4qMr~t|L3!!{~-L6(D^@iiKZQi^^d~7L(CHv
z2x(X%{}^F!VX1JiaF}qs@H8PUQ7pe)xJI~ENYfPaZxn74-Y%rAiuvCXeqZ=QA&pne
ze@6H_;SM3~R?K()&;J!2#SMpi8nTETg~tky6ZRIC3QrW43nvTD6xIvR725MGCwP`}
zKMX`<8@hQ1eBOQl-z}ydrJsJc$d(SqAjIPlF|5GYB?vT9gad9H7J6aJG|w9Y<+iy@
zq<P*LDiK3$FNW)=E20Z7uM7-6=7<a{@nGXKvLn*$4%Ekb)gZbuNP69o@kJ&ST;5F3
zF3qf;LT(e4D7ZY1bHe*w&>rS{$Z@~iABzx|Ai6S0dh<{y$%KN-TL?O=uNnh9KBK8G
z57Fsci?l0)q_-Z0DCdI9TLVT|-_(#kjscv$8<2Koko0asp}ir7OY(Uf*0%uqczmoM
zTxltNw<FCmC5Q|gF?Z`r8Rw1pUquYd^@o!E`4zt_Ie>*NkgIeAkjKIB0Ajd)^n1GY
z!>LKt?<Yv3kJbS!ya;^<<5ye@eZO{vfUaGLp~Lfv;4drz6XNgcSDb{(b={A?&@les
z)`1*6;Gq4AaaIbKMR0AVzFQnepW&ms+eW7Eye)Ua)}dUFu^@`o7oVtlaJL`lI*eUj
zs__cI?YgxsyoKX-7LCbz+kYefZGX?WoyS$d)Aok{c3w-?>us~(Puug=tz3=Ke>?ll
zEnCO5L|UrgW6OKJZC>{4ZL>%0%o|a;Gn?x-P952tsD2vX4?dYYs`8Y|&by+CHrpa6
zl<bY1LeFIk+Nq7YK7$n_U*orgSJ`ve4kPAs%#(Ny#4$+RZOrs0aw|?t%5Sy>1iVx8
zksmpdo9<(=g$r#pGa@-xlgIOs`j+q-7PncO?pwlDED_JT5Ick4j4u{xzuD6)I*I~;
z-)tI%k`?5RBRBY#@G|bqeM`uZ9sFj?2!4D4v*NL@Q#cmmC_3wOY_K9DN4#0Hn7-Wq
z2Eh5vmY{^s*Ob8NLG<JIkvW8}uq5bQUIG44`m_A;!Doaga6rx8ALj_#A4buQNb%ai
zCx{PW8`<dP@p1~hWd4Nw^GK92i`5JMVrhgaMPdA>65L=$A_p!oOLBOO9Js)Y%zJ_=
zs@~*wQhuKl!C8V>ln~sJ%&Q{Ft1%$&CCL|#faEJp{_qsJ4kYh9wnRz(T*&&f**-o?
zeTfMp?}nIH&<&e2k!ovlb0`<cSn?kx!_&7aC399<#*!SMc?I*Zxf3$M{^nAKhZ^WI
zk`vUtLiVRXW;tbMf*Hsd$w3>!|BZVu^p8<^u!Po!jDUPEe<0;Pa%>xR2^I!RN!s!8
z-t0Vs_XX)9%h09^5UvwKF=EtPwX%tcl>yP%bU6|?AVP@1E5Vk9WP%F8$2JxCT!Wv1
zz}$VEaKR2IQZ1ina0Fp%fscqF_YA_Zi16?cg32uOtuj}Fkp&h!P)yR>1y2<rs2e<0
zNLyHdEqCO5X9kSmvI|&~9jgZte4N4AMBvUM-l|4`1!nW|h{H?7^%A=@kt##XcN}__
z$e4|o@K)7jn;g01uokERfx24@fMKBoTk0)<TPIkTk=tNj!@zIXnor$imsu7nW=lC*
z5my=R>kw4tI<51V$^_qn+hrVIFQyNSO_1+6)I|m_In=u`ePHC&A)?U;I<Sxcm=<_Y
zZ18q)7G=~j5D1RD48#Z7p02guwFOx71JupwX?^sr=In9zB4&J3xCyLw>>RDn3fW&l
zJS4OV=00boGXx@tymnl;&n19tPr7A!r>sV-MPx7I31MYjpbUEmPoI;mahb|11Cloh
zk(Wd2DnYsok!8u7h8W%l+sy@D#Jn-M3()b2;d<BO7X67_CNp?leZR|Op6D0%i5Ai=
z2PfU_HOImM*Qca+Z+Oy5kLukIf7DgdtE6wA-hHC8;cUaYn0;48xGrYetG0h{TE<$K
z^B0xdKX1L$e{ea6S9o>Iclk%IeZTh${-LRrzf4PHn%hm@mVG^Js90(GU%%+NdJir!
zYx}g{tJU7$ms<|?2(68|U#DAox1Tt78x}Ksw?E|Cue<I4V#!Ri$A|rFMWK5bZ(;lO
zvw>gEd+dxkaAbNu$4ptn1NZ0HL0)#7oUyr)ym<Rq2met2uxKa$aQ_JZNWZh+C2}n8
zg!_arFXrw3->?8K<S>cxSMY#v%qTeF5XGaTU6>Jil#u;le2>@x`zcJ-fkV4=crU&+
zwtxD2#L&Go^xs>K%ROWxzMpRrPh$Bt!JK+xjcC3IlAbEGw^-1NM4K-K^hKgC6W%Di
zO?a1ZtI*zVQSPUrw+o*Y{z3Q`q4`K4|CVUJ0<&K4)wgEfBBI;~mdA_d80j%z2<S6J
zpCxP*asn6SKQFvX_-*Bz4+DD5hXJ|&7XSB>`=jWWMVl`J^5#o}Ji9iJCyxl))*OWW
zs+0KU%K+cj8iZV_<OUHTS0=ergyzG5ynVBU{Mq8$T7xKWz6<2j2Ep>?vjE>r58!hW
zE$d^x3ea~+?q2a9AcFrr(T|D7k+iabCq(m_plv)U<h_P;Pa)sSN%Pi1<PeTHLO5Dz
z{Stf*-Iz~n1#yP3PS_~4{)zn6qBjb!7h3;B{$|m%GEm<)h2IrEEPPD(r0^HQUkRTV
z{#p34aF>u40_u0ZJ-)${?j)pDg0%Z~v9IWXLYgU<Z~YeNe0NjDUnpE6G~X}eE){*H
z(0st))6PMC_X(XZ?g`O<5dKNnBK((-h7p$kjL`Ze=mDaugzj6yOrKijw}iB;P#?`z
zM4C{D*6)Dd7yU!we+z#t{2$>Tg*30QJRcQA=j-Y!nkEzSM+s>yAw5@^>EpUu{Og2v
z-+dP!P+aFd^E%*jg8S(t>@4gi>?JG__7`SeAAH53o@!y{^)W^Ksls`}1;WhhWtsRZ
zg=>Usg;xu&6W%0r*U{ag?-l+>d|()1ed+^410&!vwD5j>VE0J}A*OUC(CH@Y1;nRt
zExF+G%D}*5z#}s7n<YL=IwFm3Y5L+o_Dfd=N$);fKfhx_!R5^a?b6KJfC|w+?1IbV
zt9f|8{4RrjZ|;}-<8cs|Ai6S0dgWjynNV<f3qgnVHRA#;1dsai5S_lYNV_sfdNZK!
zK_(Pj-Wt$heepw~51G`LKy><UK-!f-(mNc5IC<O!m%Ijyu)a=E#N(sB0z{|pcBEOR
z1d-t?RQ_9N7Z;ev_*J2ktHiT@u@h1r<@o#~x^O?_20H@C{W3g&7_MIu6?5%}Q<JJ+
zrVs38=sOr6SPAs~nmbZ(bs~li&+CT9I2a$;6!g=sP8rbY3;DnfYVFQ}eFqOtS~&39
zo!fZR$7R8LIaj{Y+MOfgO^@!*fd}ly#DuNGutw&ls=2`$nOwPZgVxBr_wcuUu8~>Y
z>21IHh`0Tg(Jhg^9pI-L)e>puik)1|lWS+v>osm?yc_*jd9UZ>#rLcpHF{@WXeG~h
zoGW>9HO*78lIN4~f^A6DR?ezCY*#d=%{Kpp99zkgx-YE=ykI%8XtO`=b$Y=r^&YV?
zq8&rb=bWO%44i>Kfx(ACI7CJwBjpFH0ReB*XCVRSS5H!roQpsOUNQImn9a_yVOaS>
zipFy42=Ocq-QoOt3RK$p^$5#XQ6O-Bjb$?UXpBRU;G;1(w~k}sSPq9%r~_vNf%!!W
z$6}`eve?mMYy7JL*|BG^&GFek^mW))BpHIgFY^cQKst#Sc)5m9-g&u(QpM$naXu6M
z6Lw&G4<fG)IKA$~mR_#ANu5Mlc)8{iPG;8gh=G@@l1e%30|_sek*5VDJY7ce<pjC#
zbQyUq$lwbvBe#+qM9oG%Msiq+e3oQ+isT$WT#5*2n*1av|8%<RIL^!GU^yV$A=hh@
z#HL$HZVKg0yU7{JB_+HzW!O}w<j$lV_fueUMtW^(!K_QkoIx2@Es!zNYr6)_piT>z
z&v%-jPDb+YUJ*Wi9xdm@3jOyPUi{v{iNziWhgOn@>Ov<Z;D;h~M#M^;7c?<(Y(T7P
zV&b@fSlz@#-+(wjwXz?I(}K<6nk~c01b3C;-r^$=?kxgy_jPXtRhdZGV6xK)*I9BR
z;RZzeObTeB5Zj=XeRJFeB%CUQixBbIlW&#e6_SMydf@hAl4`KvCE;s`?!zf0E%4}z
z5q<9r0yS|NNq_~m$3R5**9gj9Zh6?Sbt(|y)*vW*1(Ft+Jrog6ErPPow>)gdAfAng
zeLL2vNStY`DUP)WiF#vA3bTSnqpSt$nt&M6#l3TvhlEy!991;xxGr>7fp3B3B(&Tu
zAGwbZZ#`c_40&&E0l5j0-W$p<v8|~lo4o?wo7BpX`>15QM-YPty(O%p1gT&NES?ay
z+ewI3h^(s%JUE__3PhL3#&dyrEXy{Tj5rN(CZY?}$+B!f=J7nRrCqoIiA{)`5qbFG
zur)-SgIiDJleiRQU`u?TOF<6vi;s!6Esie1f0ZT2_AILI+r58DPq=IP^zYHPd!N1|
z`b8ISiXJ&-YL))J>_BcB`^qRhB=hiD^nsi-@3O$-2j`eM=#?Jdm!l<E;qg-k%Zzvb
zBeHjPsk{eo8T-CBa`^C}$!`2QY|`Sz3mTGh7uP4tCyY&wSU7Xe?AiD@s-}MNtT_!0
zi|ZS@zweL7c;87NhJ7$eG8K4ZswhaVjjzkOB>U2=^|8yMmq%d0`zZTg_*72^_jVX?
zJ`DfM2elp~+dk9(lCd77ZkZpP?_~t`Nt=7MaJ-NYH1g3u4eNyG30Da@hM=6;xPiBc
zcD|SUMSoBDsPIYQHsLRYFAD!o%)&f-q4{9&I`dEE=kTEkIzhyK4;Ow${BEMnmJK;B
zxIsDd!2l<SHXAnb?I8?Yq4JjrZxVh%@^^_g8#eSjAo_dC=Q|1O^;6N$i2e-`K92+W
zWc)}VXFeI|??4**4kv;(n>Xn0lItt}Fv*pRw)G&fzsaI&l|M%`XH&91=ZapVe6xjP
zKUaxHbK7~~RmJncdk2x%95E>@6804K5e^m(6OIs$7IJV!Jse;Wrwgs$f##r!d=9LL
z*8hMU0h7L5c%_i9dF0<Lyhms+_uxMu`n$p(3Lg_bCA5AC`R7IdS@^PWm(cnp<lYt?
z<9P-h7ak%!OxQ(8$28@fkHy)n%f+{TihRC(Q_g&Zz*^C>h2|>+f0^ja@1^*D&hj@3
zHwkYS@`auG){lYKe}PYm&-Y^H+jn_DzDtw-yU_V$BJ3~V^JSfQsE{w^q}_K=<{Jb(
zU3|VsGrwNwd@!FEoy~TAAHI&H&Wr1x-9+~imI(U`%Y>D}QNn6rjgT)=taq(&ws4+s
zfv`^4C|o04D_k$!AiPOv_fhB{qIT{;e%rL~=HL7uGWY!WxVthwQtJfXk8|TfOo`z@
zoVrwa5vd!{r(JM)Cxe08xmTu)X54${L9Qccoc@#zdmPfP3`JK(@n3^XD7d^Cpk10-
zTqE#n``Isj*x~)w7J9a(D)$>l<Z%$$f5ZCT#s!%K&jpvq{vOu1qkY;IpNBlB?_#7~
z8R|F^*Y@2^D7d`Upu_rhLEkR$Sic0K(`RNq&@TK4`W8DSV7es7Ct-a%FlgiPQC|U~
z)AvQBS*8S$p)U$uozZ^GzZWqq_b8sFi&;Q{d5qr?itY7B<@-AV$o(>W3o%^37g0Z)
z6008$JypNQk;bX#X|XU5`i3|H$bB-jLxfx^G(+F7QdC-w@}a}?wm{#(_%fd1SY$u?
z(l5?)`}Hke+$Z%vWTnYuiTNyoZD~o#z<~pk$^L^%1{*thU|$Bmg+gfM%c#5mhIm(e
z!BZH+YJ1TERUKZ5o$a4E>6Pf&Tm`VhE0Gn)z3QDk=@oy)+*j9}oqRQCMGUgFuO7c5
z`bzxl;jiSJ9epKx#qd|MRy@CbpkGp1TG@UVTm;*8z3i{>ho1H7nibC@_15;fhw4U7
zLSqGO74zF7onYtTz&0~PVlke(h@Wl4H9t=CQY3<JhzL0gNyV}Xpewq8>2e!w$8tVP
zBA(?_ES|Fkl$;KcSk8^0qFF3bGSS3hhk-ywGbulAlYHW_b)d31(I<AD-yP}f7_Y7z
zzdwY1euSN#x$MXLka;R^U%e1>d7b*>C?C1HEWU<R4KrsW@>+qr;X-ULLd=^)aw5qu
zA?Dk^aGlPgY#5O69vI2-3`lqnjBE%<cn^%c10?jc^Sc%tk{>NNvf#ArcK!sv5I31f
zk(Zx;5|}vRj$Zm-rDEcvLRsQxjYj9rZVP!Pa*F+v6M_8kiFST_zbyO43iRrD=tB_b
z&kd0{@bGsb$mMq-p+C4{E$!6v^A0pxFf8>hNSuxI0?WGq+jQXRhdG-t5HadC)-^FP
zCLn5?IPPV^44ZdQZai~oy~VO@*rvi{q+k&zu<X7Tao$a`VCwDLwTa0<+hjsVM68-c
z2<ouZw>nT4OTg64WU$i-1olb%jn(QVCW5N6S{6EBdjw*{ySkcq9Aeyiqq_SWW!<}&
z(VwEs1z4cev54S}B^D#1#Mqz&DU}$Dqy<X#KtzdCiG2}KqOAKHr(z$ZRN_=5El_GG
zVjwjRQluos2dIVpnT>gP;Si>6r2UCqC5w0Q_q9sacF)J+Q_H&_SHsn?Rum8Db4t%X
zefmV_6i54xDeF;G70pfJ<)PK|d5%)Oz@&Qc#<ZZOsR`${qR`9*=L~ntM5S^#Ieb5J
z<HM8UKg{)}KC%C$V<*_G?e8{qy|p1ay;zjZUT-zp_|Pq>3EVQmc2wS3T;Ls~ydbeQ
zx-N2w-}v}rKgM(HqijRvcrhLL@JNRb!-mQy3ZGL!Xzvn+?_~}<+dadE8r&E%=dgoI
z<#^V=r#bAsD37skKOvtmq|1e)gnZnP&v6oQhH##c?+WB|*g(8Uc$M%5;TMEkgkKgu
zB>WK(FN!}A{)~thiS5e&t>_)1UlrP@5pw?&ooP?)h>;ofbQSg&4i}pJ6!{F?KYI+3
z*94L0lGsUTPhHT~e!vp(2MJFQRtl{hA;<9#^_(W0Ewpw7-`Ww_AilLD=u1R@Ubs=n
z(JJ-bCEO}}K=^&(4~0(%pA!C3_#5F1!WV^q7rrk1hY*7=+b@U5+`qF69x3{0VQ*on
zkmF~{J9{99@TA8JrweBZIlyNAdBRM4;70MU7jgtn`7aB<Ei`*J_;!8Zo!XsG9FEDm
z^X=@Gyna6@`xGzDkGp~DNVEr<(%KKu>Ybl-gd2oo5GfZWfzUsI)RuV+$0NoO4<yIy
zD|5dKz;l7;jiD0J=_b7yaY~5cl4aoYGAA-L<{^#Dj!2_>r0fzkNV_sfdd(nst-0Xx
zW`g0;%)1p0@v{)aCHc}3-tYaeuk1i3_se$RaS)dvx-v+5bCHo`Lc!%N1Rd6Q9qzg8
z)6|DUO6gmRv@3(8cM0@S&IOmZ28^)2Eg^jg<hlCYfV3-vq;~@{=7kt8c@6Ty`Z(v6
z$H)3%=#bKPJJKvug2?bMoP-Lrp$p7o{HoB&l|dQrl`c5B?}EX!3->|Jl_8JE!SDcL
zxPA|Xj+akscf5QKp^w%9EbM^3gRxIN1%1DEg@CS3#L(e+ol%K{u}@Xwq;}npzCQi?
zmJUj$!-4Em0|pN+38W8fpBfD7141kNRPUE|jhw#o+W4lbYpRZ?ohmB=`_qrBPHRpK
zJFPjs691&I;I!t#UKh4pw70Uk@U{zEE`Gfdc^9@^`c@_KFKoHwO|A}83ArqkruAwE
zX3xeul~q1k*=1L>AaC1OcE=($m{ogW%i28;@AeBSnq%YM)V$d{(0D=n#r%`en2Ezt
z!{1pwTW?^j;$&G^l6bp-v5J!|VXV3qRCF9SC)Y3|mURL$qU>MM@|niTxsVXgvS(I2
z=P^)eyVZjfOk&TmUL%;K!!lNKx|N7kav!lAbJqIt&ZOe8Gnf~P)dI5Sa&x)A4v-yt
z7~7mXv5EB0F;<kLmiXejQgSGRbYGXwJsg>lfyT$5QS&1A>1~7UoEro`pI-*~gMNy1
z5;1WM$-&%>KR$m9VF>fqBjWZ0(&pKI6R9>UNDjLi+dm){nEk7qB}ZZxAYuP9lIyR4
zg#F9N<pBx%mysJlw%vwOMTmCmp73k13OPz^V&acT&_&nI3AAqkM}<m|;Pb+tm_Ws?
z(BrPqZ&=6)gbNKufnh8(iLPQRMAM<|>3><s34{xkp+F@IokoAL6>87KAHnO2L^~&-
zLWl5}<{{Q0`m?OSU{`>j3$}BaDgdbu+6ZVSz^vmFqYp{u`?xY`|D#FItcAH+!^Mca
zcd!`dhfIVR2PHxzdQ+S9GB6S3azbs$V%YX5zw{7VAE)G>VY@HP@=6b(V7q)AYJ0SF
z`~KiyBp8-Nb20F4>Q<6rZ$0oN++{WiHwjtH$X(gQL=7TLeuQa=;Maw0c{RMud3rDf
zcV!b3+);)(lB0JR99f(v43kg^?E6t~MXU*!3W2Ci#+?bK?@c36C(V=-Q?h6|dnv$l
zSQfEf<xM4wLX3JVS2r=iU1F&j0`+7;6HJs$vZ~NdXhg&+I;)$Q;I6>O)&iB6AYv+R
z9WhWi!Sb--`-ojT={0eZVA+*ne~JnsxGaMjPBvOByHeAp*&?vX;;x(+cNysC8;pfC
zYocQfMk3f{N-E9bJ<>uMwm~gYQfXGIVmve4eaL1^7Ed$&y?&)T-AFG3%K{rAVyRfb
zz?RJz4q@6}3cQKvyOH<$r{#ei4_kb<Kc~;=MY9$xoju2!HFRoS{o=FgXDm$4oxfmC
zL$cel!2`QbJ!{d@WTVZ6gMlYGNAuvO4k+%Q>|0Vga7n+Z;P+m%c+s5RToGXE{6O8*
zg)?T&o4@D-SKF|>K}%q`dfV#LSoXYOPNV%FmRU$=Eo_+IF#W7qvx?`jRrmRCa}0~7
zH#E+M`4IwWa2l@`&S;zmDvK>n=MMVwP(NA_{0BhsIeq%XBGDJy6vzDNE%jrN{)?q=
ztuIFU&z8Q;(l1zgBmOx6M%Ko;(T-Cf@S8SMQ1Gt$F@1YvEKtH-r>lQZ>wBcdVGmBP
z+aLaq^uS{K{?{lOUtU@Hp)UDfKc`{of=2#ndti>7uT}g%X$y)3=lES$5_wm1?1wy+
zHG#_|Y=2Gi`cdF*>*F?$mG4pMkiI38_hHyz55;~8Qx#}kn}e~z@{x;YgFQl0HrQ78
zjkFOq&HmtRuvMr7ZK{0C5~m2~2<?#weuL->g_j673O5Pw5Z){NrjYN>)c=TZyYOvc
zE+3T0FC^j?-$B@ki1%2V3y6Gs{Q+&ZKhS1V16E3IG!e8tcp*nS4e6Q6Um{#1yh><u
z{UCoAY3%<V;dhn)BjFR`KP7Z?{dS1{yX0uoVZHw;zK;hM^=8ibD<YrABeXfHkaKeZ
zGuLN0Lvk~Pnd>v0Pd>`qx*@>JC3mgxCgtBIMDv?GuOOD=eS*loO-u@lggu3QgdBoV
zjw3VT2;pd9jc}6ibHW)y4!c;+`WbMk=;gxo!VSV}g*OVV-=W;?qOHGy{<i3cg^voK
z6h1BF8!7kyC*e+^+5W+QL-bx@MCUVG*hbh+*jbnq9xv=EG~WR94i?Q<VDA4Eq4itP
zr;Fx0G4szB@}-#c1wy_RlfGKWH(}CW5@ya><x4N~ZO%22@4lpM9ULIvZ%OYG@->%q
zRQ-jovZOl-`9@3H=2!#y=1O{)(AK*FJx=uLLN~V+FM01eXSG)Q??Ab>X&=eIH>Wdn
zC;gZk%|A*u^EEg(F1RQ02rzK!QsI82zKnD4g3Buh1Ghh~Oc_&fucmE{wp?_Zl&zF+
zbFK_UKZiF2J~Lc!$ys2yH1lZVK4(AsosPWle(y%#TBH5Ok;mg8)+2`XZAXVqg6D$E
zTLeZ}UpEX1cn{@q@HO7)TZgnOgQT|``qJZwbl!!?3+o#k(#LzW)5rT@Sf3C7(<32<
zOY*)M);9|Jczmp1*k=AE=_>&;`~X5TGTM(izlKP3a>u~vw-~ew%wznX(DAQ^9N+a_
z;BheUejTn~P3U-$OdanNNaNJk0WAC&`i3|H$bB-jLxfx^)I!O#DJm^T`Ox9n1MpyM
z<|XK-^fS5O_6wVNzX55JdGdfZ^Y^em#fw2lX=O9t^(|P;6GyjP_^(rU`llYTEwUT7
zyWR2FSyhvo;|p$R>GI|XApV2d(*DW#|K$ZS<Yz(d71+j~O3bXRtvqB`G#cL)8Ort5
zuWM<y$3Nj%tg8Oj_FdmEM&ktS6Z5CxAldiqLnC+K4q+2tMp-}3M|hOif3$lAwlI&|
zG82)U+sGTojjbgC^Y|>3h(170`9g}uaxN#tvudy_OzZp|sI+<f=M)@-oLF)YlP5E2
zYe_`8es?VR1LAmW0qYUVu}7;PrwJaG@~=~IEXM0Ti&pcjb+(p77CSAh=C=a0uEcm2
z*qUXFt4F(IAA!|;Yu25R39RNpI+q<Ka=-CmH7`ZBtmd^yGWhvxq0ArjGSW%JL>bA!
z&oFCzei>m1^Ug=ipF?secXBggn~O=>auggp7yOW9`3`QUwS5h61mdwIYxpcLEX0OR
z1x)S@M#Jr#Kzoi!U<PNQ;}DAx{qcOTTOp2+t<X70v~vO~bO;Nbia42trdxs4uD~@c
z;4)PJQvV+qrwd^F#st|2?%eOsIE~Yd%O{uzTN|V~l1T-gBiNA%Y<bLmU1?K7IjqL#
z|AeZ5zpROg3C6D>@Qm1s=S<WhX4s<x)e~5X=Ln{0Y*S$jQdr}hP>a~w?hJ-G<FoME
zhv~7|AOmev3D$qS(+Rx$N4@h_+kgLZPgweaK(#CkGc=RddAx~)DTr8RVs#S}wTPjG
z)~VcjblNiQSP`#r8FDQghiy=YY2u{1HN;jr9uGR$F~<%T$YLwxrWU$R&Fckg<#o0q
zc~c-8n7w)a*g7uMx`Z%H--OE{@~Ooax3RFv)GaXm!C8FUC3~C-i|x+5xis}IHB)aM
z&AvA*9n*D2v@OlKzs(y1#vMz?6!owPvj;OZ*1a59jawf=$cUS<GIe;x>GWy|@7J!Y
z^`=8pYgM_r8MDrrGrRSQ(`n0Vt7*IMYhi=5mDi5<Q){pJFGAMd>C<U>FCFNm{%qGy
z1LsSBl+3<1UJKiOJBMyyym^%ubXc3UE_O-uQm$M8nva~1=-SckQMGhP-;~MwIN5w_
zQQv)RzINBy*XE0*H0@FRUe=E81^u*n_7n1ylIED4SS{ppku)Ep#92bVT#-IcxJtM|
zxKYUQJmu~Z-Y?`kANh|8pA>Er{!;k7@O9x)e1M{y*~)-@NoQqz_l=jtGRci0f*vP&
zs?cm^;B!DreM=>`LiAeEmx;cGi2axi82DA?+jrj3<K}nry_#}A7yh^KkCOkJaF_Ud
zgfWaFSS~I+gb2Nzg~y2RY-wl?lV=ZSxrC6ff25PbBH@8-vcn}eQdlFLB>b$9??%)=
zPq;wHw-fSL3oj8~F68S9^KJe$aEs`>h2IrATkMmfpB6qNd{+1e;h%&r3wH_M622{T
zw%9zix3k3_D%yMpsMoQg`I^M~4iK8}0Q4x)d?RAM^(Ub9Bj953`2xiJi-mj-B7K7}
zbDnTE>j}GzJAWWe-kslCmFqx$+Yidd`SD+b_eit{n#S&bfL3-R(zt9a9D^<8q5-*&
z9P=1xuYo!1fO5Scleyno@Lb?|V;F(xbd$agk^UPOTwXaCxZJ%mWpu&?&3i;g(C9WP
z+ZOM~t_(#VhpvOMasC_!{)13Km*n*v-fz4h_&-hVm+ipgAl4(gGDvz?p;AdE6kOgS
z&|!VgqOY<~Q(qpU)3*+3R|ZM%>(ECz7hK+jV1)I(7}AF(`hV<Q31C*mwZ8Yif0927
zAwWbFiob{~0!e_#E+!;|MId1<U<v^ewgwVOP(V~b#HCb0aJR+<m$qur+SUat)(yM(
zpsTOT6Z>qdQ7DMo0A1eqojG&=o1a*M@O=7YlKH=L&YU?jckVX#%-p%Yy<0%rJhbr~
z?A;j<STf$n*#LXoKGqML?%TT$H1p&jGF*srlWS?%z%<536|LS|sBD#0(lqKlqqI$$
zgvPLWD6_}Q4?qXEmyLpdsUQ0`w*7X1#xAV}NLUMd&GB(&z!<NgHn46C#K7h`+gU#d
zPleo;%X+YG_8bD~?1OKW=Zp>3Uhvt7i|`)R$Jx7IZgb}aSF$2FEpi3S8ocmv!oS%f
z1P|xpM;=cLkE>5er`MCK<c_Nkr>E~c^^C-#ilQl)*Sq#m#}C}|MqpO&-(=lf>)lM*
z=??N_-P|jOr4@z`B!xp*G4~^QIGyKY%uC7(yNj`rX-|ORz+O8M#(wAza=iAeo98BS
zh!tzqo<}Z}z=18i3||Q@#C*ob>4g&(A|Z4KCHaf^8%~-)h$NJu1gw|)5xCfTx$l4r
zb)v|um)o7BSudAvc;n;5(zrD&E}X<+LeznyY!LDSg!OWJ0}|fik6AA_p+D(HKF)GT
zLM2D|I7<>9K!Wjc8ai1zSrbGKA1819>f^M|7dQ25C_Uig<nWE}<7~qW;^SNn3I`Ne
z@o{be)#3uO;^TY?R5}Z9<m2oHK@Np6A14P;#a&7FZY!%`-IdUFT8u}EJA+L=4^#_w
zTMWw%AekmTl))G0z1R!&&3T9Z|6uy;C-YDS)~>})!bQP&CglOZxhzv!M}OF|@F)_@
z{cs9_I|EC<t`vt~9vCbMOBg3)31K>-ELBT_mgD@A#_)tZq>Pl*353yzc!NInjYRM|
zk#k}pNE$lQNy!sUos=Yv=~99mHO^#0A4E*(y+YoD&jW*rz66?8CnZVNKs}<RAQL$g
z7ye6-5@JT}fiK0eQ9@`C+c=<?X%6u|(o|p_R~EuXN((I3+NsVq8>E-pRbe~%CG(M;
zdy5TVgI@;-tj!Y8Q>=nwP;U*6{*YPB?c|J9e@dq=se0nvlP#i~#XotCxF8$og7ng-
zmY&mjl6WFxPC|cG%(xk%@F5MD8Jl7G31*5K=hT3v-rU!(+BLd`J4bUj9*g&s?fK~}
zzN$V-vj*!Ic4YwL7!G(QKidw;G+dZI&L7E()#u3{*{adSHg<8Q_|x!5@_wD+*MU9x
zSZK~1RQCVbBVxNB;g4**n5rEcVNVjbM%+ju>X(9ljqN}`+bN2t5z*B<n}{8Lj>?&t
zdP5b5D~?g*^Dom`AL1OvYQ;+wFIQZzxKZ(o>W};hZ|rFAokX<TZ;5!Adqeqmlt(i)
z@;mWdq~D6i5HYIQS+R#=wqifUL5c;6BNW+<p&dTo5T_~HIiGWtU#Q3@0_t6+xK{BR
z#Tyj)Tu;3%iVrD%NAbIgFDbsN_)Ept72i<&Z^e4Wy^4QRJggW$*E8O)$axj4S5)y>
z=XUbxg!!$1QT)^3FIV{n#m$Ox-oaO4_ZO-u`FZ7`9h{PacE7SqOu2L*fiu+(uNx=M
z&)EOu`U7ZB1~jh(`b@YltS=?ki2Yxy*Ao)b+^-DOD<h$S`<0;((dHq)8Ik@&8!VXz
z0Zw~|$iTUAPa={2FYJEbzf=O+<^k!*9HoH3lC$IVuEGXAY7+x#yj};(U5RVZcIdHO
zwgb0=coAYCyVDnyib7_CO<M#((B6=i=9s6w6hv!pEohquq%#rrx{=Ue(^i2G+8YCV
zIgrsF&lPL$X3#bdNas@6TNe;m@<yZu?X848ZXfNXBU*d+f@U6;#lX3lO|6gl2-6U)
z-bNU&Vg?ONW8^pr(GO@0n};%%%kX`~VExtx+K;^iTfbL8W0zI~B;>%}K+6DaS-ij7
zW0}dDVedC2G*~^Nc~CV8m8>6xr-HTRW`Jhhg7)szzJkdWD;IMq&+U5*b18HC_wLhN
zKjTB(Q8+EkxoP~2M_(VapRSL2G1kY-(e*K_o4G#bB_F#!=4oi7wBMpOJh9^g<}6Bo
z%1z|5l$c(51~f3IlCQC2$$=tr;RJr>)2kqzFTJO55;qJJDN|t^6DfI%jZLKF9``td
z-(Me77BC1W?P4Z3@{wc;(~_*i8Mi(r&p|g2I_9+vq8rJBIXC|a(7dcA^94<J*h3(>
zJ|=qtZUGa^5qYjSZsBVDu0c%cMYf3SeTZg#%nO*cCCV`CV+xyZSga2qY>i>DK7g<s
zb%UKIeS0x?-pTbb*-8jg5I^(lV|F^`^)WluWnsgl2a44*xuFc55YItuYJJR3|8{*$
z<S1r;cc|p9tprGD$|>h3s!ot!fTJ_yWbyY{op1jiUi>!e%3<q|c+(r#iP)RoxGT^z
zrEhx6{frk9T&P~e(wHp*OJm~Q?cQU(+N|8(y}i;bZ}7(~j~VcDaiuKdOY^76eg4+H
zJO)pkY4X_QKu%5LhjR*g_df0~<3xKcnp3^>yg5}%YAcrYTGStW?fj*SW&`I!KDYYf
zb9>cP_bTt*kCMu&S+%{e_P}}bXDum@_L^6I$*d)Fd-aL-D()NYHFt4UubSE=3+6zj
za>1;c1&ilFICtsdIkgL_7Wb;D5Uhc$d{*tOAV0Ud*PN=wwM%BrsXY(=2}ky(6ee$`
zf6g3ZILOlwKh8JCYsu$njZF6UV!`%IjpWntjnNmyzNQI{YttOx7@wWlp<uhm`^L<f
zb;MjfUSN*dH`WvO>9gspD83c&`O1$}ELNPPI7@N9BA*v%M|>$jcC5(XpvY$%^50P0
zqWDe4ZHg}t@!Z2_1L9AJ=&(!A5cz+n{B9z6@tpu0RQ?Z@C!z6}FO7)ww#uKaD83S;
z7brhL5!t0&9x*JR=LC`ak{IvPkoJQ-N7MT&4puBwly-#Pc;zQ6mMcm-B3;@MSfg@j
zNAT;E|GMHvMfO-(uLl($SL8Do<<BZUued|;r;0Kc5_<os{9B4|EB;mSfa2d3d2rG`
zyU4^gil4PLG9S}=eNXXdKCHp2m&xsH8Qb5-^}a99%#-i?qD9R$jo1}2f`}fMgj_`n
z*bNeRevuCPs47j8{PH|y7>;Q3kiQ#|^C)ewWIhBq?VUVLScZqmJS4USkHgsaP4GOm
zd8pa|hUc0MHf;_BmS)-==q|n#5Lj|1(t_na37^AmB(hw#1Gj^?1kvUJ>69TMN<xE8
zTMRyE?^aync#WbxJ|A0qSAn*9Ksu|C5W6qM(pDoaXz!tby)>j*d$)iN+S`DHMFD{&
zH^td|685-#tRGz;)*joGd3gO~_y=~vaI~QfOk;dh(drF@F<vWeuzJrxK-z{Upl9<?
z#&Q{cfEe7~?Sbv(-P+b~2WT9l)c^@^!CrHGR6Aksb(;xj>qHD}o)bkSn&YD?!A|8l
zV}rE^A65U}$Kaznw?F#C5{|w`=4LiToR7+^k$Gd}=A!G0y7}L7d9lbjds0JMPrUQH
zlJELXYRKrY`q2Fc3$RM&nnU-$Ux2i$58eN_0;I1ybib^USs-r$XN39fm&U7Pw%Cak
zG6#Qmzf=6eeoQNSu4<oCz_l_*L%Ltr%H%usrX9m>IvOL54(TnZEpO1lfcJt&QP+*|
z5(CGT%ytjS_gg$%;4x9IgbCpU`nSBLl-RX0M==5KGs84|SYHPh^I@%`BJYm6R%Q?6
z_Sechk0pka{)S`}{I28=^OS`*ts5XAi$9Il%6yxtLylN0b4XyVOhYHXNzI{ltxP)S
zT+SpneFUPLIvM4={eBEOikQj^f>}EAQnHAcAh!X(Y%qKv9#i6eNZG^|!w7?!v=h-R
zm6^x10Vu&Nl_@Oe{h6gQg<WV^xWa_x;vlkArrjBC$<HB@r6o6z_#-TC0nrNR1lOVL
z1HK=kJ3a}UAQ?D<AQ?E!m}wP)nXG@roxoK;Bol`oCDZ%NWEC{iDcm-0DV>+@M9GlI
zoPPw*k2hx8M9l!L6YbVJ@l*B!Yg%G|H)F-i3GU>?rdGV1jC*ZU>s@kT&P=-?<|#*6
z33DBqGJYk@)7jkSW#f(@@v`x<Iue}>vr;}sKS7ix5z36bx{kzLL}XqCpzXLxea7_o
zGNc&A>8n5*#p$5@U=$}1$`P>$C4q{KztF=|#^_EZ6d_`XOTuVGS^APh86xBa+R>#i
zNzO%t^@V_yh_du02^JMt`jW<ZOykXAEQf0iviBi@%_HYS?Coi`)=)&e>MSbw>4M0r
zVKQV;#ET5=9x2PIvoe+$SAZ3ToS51msKpg(ML{)t-UKRQMM1R=uojXUgyok%Y!@4N
z*<izPySNd-5Y&4XC-=!Wp0PHkcr6!K%$rqPal+TQ91vUM5-&C%Y{9pl*Ds06a+mMR
zQkENJxyyZaSxadBRp=XKxy!vmU+ph<8J(J!UDdaH+$xuGa}en_jct$mO;7w=&Aunr
ze{WX&m5szF;yq?eh@3ci*vUmJo8vx??RL!M{KQ`y`jnTqJi>Px4P3K$$r|=K`%Zi7
zK>c}d42I8>|CDX-`%fDkS~34=Onl<~r$s2A{>O=mQx$Q|7CC(xOs`Q~t;l*)E`C1X
zUCQ6D_^{%46`xjoPH~swVMV^jM|&AWJY#1nwj<&hRNhfVdi?s9T<(bJLx@N(Ql1Y0
z<Yy^gttjuNLjQW@zoGa55#@f1h$oPzRQ@ByS5*ERBJ_TzSg+{^6zPXy`rj308UpwX
z^d~6iL<H7XCKLc=T}#M&YkIySeGJs+%R<z*>sroG`D{frpXl)npgw&e#0<r#VrRu3
zirI<-6o)7dR~)5SqBu$MD~hue=PSx_f^zu)$MUaGl;Z^ab;`@}0{$lDw<tcO_#H(#
zZlEW}4e*C5=c5tr|5EXHif<_XS+QR6fTBF=BHuriw{sWc*Qb=@4SII&qWI&%ch~(n
zKv9l2$m8FQmg5fc3ssL#o~-X;MLv3xU#-Z;P4adQBcD3SKcx7i;x<J-WHQ~pV=r@9
z!T-0)`8>&VnW6&Zb0hf_MLs@~|B_-N+aoD<ynvN-dpt#yx5pK`zRWLOWMG+=mq|I?
z6*m2o`J)3@x|9BBv?w2$OgJ8Y^fhXO!2QZF9MRe)zYVbp$Ak?wEgu40ew;i_$mBH|
zdTqgD_xpZGJ`vhHRP6z$<e341CFjKHjX{NY4Ya}P&4eIWZf6`@d0H-yNp1&m38Kvd
z(pioJI!Z!=O`~%wXs^7LIp(<?DTvnIRiJGikj`ze*Nub*o3<K!&|WR<<v>PzJXfr}
zTR_`9Af4x7@A-hhlADkgw6_KJxP7#jj%e-O2by_U7Q-4SadAHzn8x_1qSgC7HnPep
zX&UvOQQ9Vr!M!inGC-Eg@B_qP{T>dqANyjqemg*8*H;51tb)Df_@lSM-s?6Kkac4q
z1~$*x275UWo(j1wHv=^5hI0Mz9(KaV_@f65jK;#z-_36RH^p;V5u6sL{mh)nne{iO
z?fYH_c%mcts(8ekS5&;uNrxZ0^uG?B@)3N|#1Gx`;d!ov$GMbiPkPWZYfqLH&XRA4
zx7a!2qkq+6^~u3)KD1uvvx?k7XEuZeACPynlhH_~ox(2rNNJoG#KG100Dm)Am4w@O
zERsB4ul;o>Wl`-=QY~ej_+!_hq=(wOo|61U_=W3uHX)L5I*Nkp`2lb-*Yj;ubdjR#
zP_l2Q>rnC(_Sd2OG8mYW*9P3k1agt^)nY%K4@elyA6<uX1nEZaXyc0Dg#LKMJKBFt
zU~SAh+J;U(M9sHEj(4<sf^!F=PR0pFbW?fla|gW#I*MpK(u2uPA&aQ*VY6S8b|KlJ
zEaq;+7IaXb|4Ygy8jtkw-C#JfZ#>e%_5dqOO!BDhNae|V4@Fjt98DsOpBad)tb%=K
z`+d#Og_)*Gh9x!wr(d_CH70(ZmY8h(!6SNu?FWx=p*o@8KT1T)@I`LoTtjC9{J<+L
zytM>gEXC_P48#~CpABHPIESvuH9n>|KBhPx>V7B!g?Xd|nrZCCr53N8f$yvv!=(h?
zci=@On3`SU*0Dg^((kO3G!>mt0&)hT|DAOf7g*Jj7I~y_sYoI%1^l2)?qZTx5=}Cv
zfk+7EK2jEQ#M)yqxYA@y7Sn6W#mWi?Ly-SE4)l|*)Oc6w30^#Mi0fszUUin25rvcV
zwp6-O|5AIGmmbaWs^@y$rsns`o^^KjP{;{>VqIOM^dMrrKY43AZV||!w-n1R1=oc9
z{Q6AclKsN3{dg??QaM)toxfD(r+$_ehfKr8=;P*_^4e5za&1VtTzm4w6T5PI^28G4
zGvwW8(><n~U7T1rmieY^_apqJace_bFT%;SA)CK8<TT!2@esuxDE+4MmFL_k@|P%o
zqvAb^;xC0G;8F5G8S;dkmo@!p{;IvI_culBH^t3f?C~g}UG|cQJST}fmWWZs&Wb%0
zvlRy@TK{H&@_d|N{wa#n6=x|{C{`*~D_XzimC9eI$cH1^yIXOK;&&83&Y$^`roXEA
zbH!gPzNz>p#rG8VDIQdmdBrGS<`V<0A3ffm$;S}ZGh4C0qMcXDM-irvQ<UQY{A}g<
z<iYfd75M-{{yN1()+Z^pf51w*-G61O$1eDZ^B106%aQHOfaaCZ6~Ax|`96_cBldr-
zUQb9!bH6cAZ@y6Ghx?6TIHJu%{!YXeI7e-;Y55S)7n7$6{MPz*B=Y$Ihl%ee;xm%X
zL)CA>7X1V^SaJ>omS)=HaPr(95LhzaUs#K4)>b64T($$ZgSZ6I<^k!9L8YQ3G}yGo
z;Dg&i|0AzCwD<4)g_W>JJsYgO)er>j<p%8Wnr7=4?=M^ldmF70=vgw}Uswox+&<PX
zJz(!X&65LUXn}LHHg3Ps=A(#2tG61JtpaZY(-`CZh5Mjq^HA3wFY*3DzEjS2Vf}db
zx7)h|G<In<KtdFa+Z=ykDeN`JUswuz&G8qm$8pMY#s+RHL-5h1IcquQ4s8BA*45Ys
zghu{Cey`@n^p-mli&_-b7CBw9X5-*j4z)Sp4#Agc26N5E>(i?XFA}d{+RhZN*f_Y&
z{#7l_Ow=pRavR*i8;2R6;4W;0+0|jU6m;4!l(t98Z2S|N2{nJ+#`$F22+tI(+gLy@
zlvD>U^d*YKCx~?$rywEp6eZ#l#A1tIClg8Ftpn>e{u*3t-NskJg?dqB)@|f<M%Qf|
z3q$_8jr7aG)Nq0u8OXvT;m4tjbsKpPPk50(tIW4)xWgLz1bZW2X!Q|3!PVmXGd@8>
zC!a&jD@AU<=x%1Ij)qYNH<jm!+mCnLC}JvIrDhq&O0tNUrTPGV??y~pM^;vDd>)ke
z1PA|;vWaP{2zk5l%hAO2p){LM);I)tx{B=*@$GTb#Ti%uqLocNif`{TwK(HZeS5k%
zV+XWhqtC}+!$0oJ=4>rFnC+U3+)bb}B|(39fq|cnKsmfy1iGJOO-2&kjGT}oWJw`_
z#^M}&#@2X($ul{YXM8MABVV7nnNA?k;*q{S-euL-N79rrgK#<`)<Gng`qsL2EReR;
z*GDo35k5VZKN69PFir?8!bnTpWUjbqH$AxGVthIeyZCe?`}dwYdyXKxgdo2PhwaH_
z6yrU0Cw3V{%y|?S-8T8g%Zp2=cJ-ELd8bbumwj2>yv0WMufS(o<P~7!d~0$&#bfd8
zaNGPTiQ>gsu(*0@tuwpws|EIZAAUM#G8!*XBhisdEPl$1B+`93Anw~FU(io?uc%m3
z^>1f3`YUtRESR^rqC6`5yn5mibk;`{6by=X<9qazs;Vk$qI0X3MDr(%jSgQlyP~`t
zx+P1h=2X<wR4u9Le%!Cw<Jyyk_;EfuUX@O+mnau#+yL29vCx!{j&}^+AxvN|Jr<hd
zqvM!7F8*@wJHkiTc)djHqU+BRcq=@)UZQ@h8_!dDyo2KTReUkvi<NJ#kM0`Px4ybt
zlz)(j=gDs?exC^Y&ndpB@*RrYH`EU+@(3c&V}ux0?5x;BF<Y^p;vmHW#Sx0*6elQ7
zQ?zpoE0wQSyhQO*#WjlS6#4wYdTms^TXBoxw-vvm_`KpviaQm5srWm^Hx&P@Sg#mA
zx6sZhOw{&^pIgY@KkH}b63W90cs_Sf&YnMUl;U{B$%=d+VEO_@Id76;`vcXIbi2Q1
zs-E-+@vJF5JLEsUxp^noGh{n6pm`<mF*Je*KZb-{MGIE1Cj_Lq-x#PjMkw>c{l-v;
zX!DR?h4`z0z>;~8<Mefi4BhZNbt@9-W8rS5J=UuP(dGf^@a@Y65*lpUZ19$5(pYTJ
z@_@jSGmsW6cRMZ&cO#MIvOHVvMWAgSkj~3Uh?3A?(-wgb+AG6DFRwAQmx5^Rtp#oK
zfOP(h1nSvf(^f$cv{xOlhpPJaZU$}hfOI~By|n>>C2vGp(B3N8<94!sAborHf@Yo^
zM1~dE(aX`+HZYCx5k;$a0LH4UlBQAbX{BvaIVxfEP{wv)_&#E=e%A!Hmv?dMvA(Y$
zVwY9}By2{e=J?ufg}vX{OhDF+ff(34XD90iA^QQg+zimHn>{x`itprXA<U1pmz~=;
zr+;i}-ci2|o!f6<v)41+%pHZ(!knAUUC;2by+sQr?QvJ^-#d5VV|z!e2=C7b@83Ib
zg|{cNuwYNpLT^vvih?}}E8g7I&&?_9Enc~#o%`N%SGa?y_a>;n?W*2ZJ)#I3Y1%66
zwg#Ox6}4$Eb!z;BH?Xszh-rFs@nV`DTOO~4b3Pr`GYm5=oWNU;_g9MSdWPbl!@J<r
zjwC$>h)u}jwtKv5`Rf^W6f;TZN=cDFNv3cr>?It+PuzNjJCN)Sg*>>P;om7d{|Wr^
zvKBc9mfSqD<z%nLkDI?5ziSYaPi1NW+4~Sv7A)@VxT78d*%DU4_EDC1Jg`{7P*PVJ
z7O!m!`yH^bbE02$K0i%fc24b@)(X2OFY%UPxJaNSjTB!w#%Y|~*r$~en6GB9=Ga8+
zVe`R|g@#TeR;nD}2c8w`sOkq2bIz*kNQ^d2nS6Ga8Jl)WvBSjU$Cc%JK$tKE@R?b%
zunQ`K#R10<&k?$|n#j#e!uEa??tX@B^H3uw69H%m^n;mP8^#i|5EGma$083&HUNx|
z1xV<GUsWGR?1KpPaZo3z>f=C4pb9&sP$`BANmVJ9bo_Kc<Q|P(Wn%}wi1EW6WWzih
zn_tBB3-v+HEct~t_@wI>K9BVa)1#O4=zM{flI2~Jh2QK8dSqv3dyBKY?u}M2Y`kP&
zBQMf%y$gE`E-$mWu}_r*{UArap&P4kqsj(cb6kMQPZMv7{2ckI3URW;CQ+%^?Em$$
zg@KPe#}+Sa!h;y}Hfp=b%tW)MrT_htPuW9-Tgk`zr+EE1xn`lcf;PuLbqZ8@=QN?U
zB?Oz}pW^c`yAW*mc>k0+qmOv!mM7*h`=@%sKK(a+6?uOlpRYJlkvAL4Cn?TSoUh1d
z0;XT4xJK~?#hVqsp}0lyn~K{MUm&7q$o@a^Cq#70cWJu#Il%8$zFyP+s{BFa|EYWg
zjmZ3`Dt1v6KL+H5%0s=8KZ551%jZ5Ma(@uzUJI0V1Lml_zv5uULPcpm=#5vNlhkR4
zJx`*vA5hv4Sfg@jKk)06|GMHvMfOdZ|3Ssa6~C|etm5;EI~0Ga_$$T#RD4VEZAEEM
z*k|XR<**A)<UvVfXPEeLYZZ3YbUTM@fb#ZT)Odf<S2TT=Vx?lW;wnWx^RnFaiW?N~
zP^?pA|C@T>Rs5mij}+Mx{&#b~>>RU9>a~pR|KsvU@eDort|(g6T-%6U5hIB9nLC%l
zK)~*j!1IkX_ZtKCDupsXVWo!yZ61p5Mx<}r2218cfYaZ}(*(}F;W644JPsS*55e=+
z=Amjmn9U?K*t9v|EzP9M(INkNKw!!ExnG;%2iu24mdkeFb`X~!+B_hg5+p=PXs~IE
z!3VcvEv~`5X3-ut$+veEXqyM5Qw@8u`%^4!HPV9iHV5pbA<fqB7SKU^tB~;3fWVTQ
z;_PjKJ#HWCmyT%d@p{HQyq+?=i=Dv9CpIvR@li#q*B!=q?X<z_Jp%!08*YW3%|jW>
zW%vPNaC;vPY%lNHwthQ6;~1?5NZ0{;&GAQVgT2>nCZMeoF|c_~7?o&_KPneHmFJ8N
z)*d_Pi<VZ_%92G@*+=z9^*guubHBE-GlSE@oSViUg|!QduiCo0Xnm2p>5fQf)7YII
zivGJOBPXMG2x}1DTeP|8XANl^#y4d2e0sl|Qqqty#@(OcmNcZT<Qj!*4~K?hUBaH@
z8#;_}_GdUH4ecru4s=W(-_Wk~>cin{og0hm$AQc2x$bbnyyOEN!^QQ5iO!u#2RbGp
z@3qDCBf^k|itC4k3L2vC6*P3f8>#Ka6d=coyFz!&F8TvX|9w$=_qM`23r{a}?`X5n
z^IGhj)(~#*4lZp7r>;JX_ks>|bc^fr-C>aK-<7cS*|+!I@ECTA*)L(2V^V26vHO7V
z_q?<Pl-$HE)O90rOAjTiBo|8Jz>Rk%enNIF#2b*{eLzY6Z2pFmZllhxNl&ZgZzMr(
zYmub(C@AI%3xo4GvCHc@oH^E!%=t1&p4#4k1(G>@E99_xDb!INz8#8pQ}-|}93BNo
zD8^6tIx`QgibdSuJ^)c-_?P%ia(ClbKLl(KRX6eyh5g^d?*PQePO<~YK0=n=GV>|m
zy<`zFq3jO)a!z;hjbw+A<?TQDUu5%H7CrvSJ$#lgl_s~sk4Zg9wyn>$!-gdD9CU{<
zZ%?o(r}}I%dtxSqUrbIe^w}9?d9J$!%y${tbA6T{?MY@Y*QDM@_I#iHK3H6l9p@|%
zDN9+G(hXo!en=G|&E&cf%qQtzVLGiE9buhRHX7H}G&(b=!=j9iuuf_TggiKm&P?jC
ze4`_*leQf~UVDtrQtEJnjE=C7d{*3yI#&)&$d40qjl(p%#vy8HE~a!l@}epoFz2$)
zMD8ZY2M~D#g6<6PLpxCLE)u#3IgQW<5g#Y66}K7pD41p9ARA|xmGUv(35Kbx<E`Uq
zMAw-{*eUYmE9*$GRLJq`htom9X-P1JUPuGmMOsQQ237_QltSzWlWPKV8S|`(AJReL
z6U79khMbLKY#Q&gl<U`!Np?hpHo=&kM9329bi&Pup0mQ0t$YGZA`B*Cx*h3lh{#Pa
z_pzGTx0%_B!z6tYVH{$}sjenoZ|E|%7W1Js2;A<FvwS5$!XW&vK*a061kF`0Y53t*
zS0ZADBSDkrgOtGJGDIF1Hf#s+A|m!V!4$aCFK{|!k4iExy%K0{9U@%H1XIXGEKdTf
z{Zqt%6S^Ag#Uh%7UkR+evCC_$1RA>zG4O732e3E;5yJAzAMQaLhJs*Aa>J%rA+QK>
z93pE!1Cf<uC2Zg(P{vBJCN|W9u(HcRuR&zBf+1M`wYX@7oSyvsLVcaa@BPfd-ulG8
z-9hdUujP=P-m<Jd7kDj3drPzMbsDc`G=G<6dC6J$P7UTW@;5oFSKl6IWcN9zulRoF
zW_g|O8h6gwITv`#Mthy2ag!S{m#|;1d<uG4Z!BIotPg+snpcozg5!e4`F)(KrM12J
zBUE2fxzx-3H>)-_#}yoCo1p8_cjJD{L`VI=G#$D5W<Dm#VW!fuHNkFY6Q7>OHua7<
zi&+XJefg7XrY|1pfIcp__(lEtqKUuYUy(*L%K;U0y&vhDmv&drb8tZ5Q}#HcgMiCe
za86{mz-5hBwPER<*Ct;TS(kKm;x!4^hOhI!7P{WePahDPm)<#l02F3b;A=#Vn*}nV
zz<k4KY=0-QMbg;hP)ekAIMY4FJ=JUHp5~tJws$+Y9YdXPc{m~jWnpJOyR3fjctHsS
zPp|)0<l)X63?A+b89_ndPC@afvF0QCUV%EaZd9A*_@CP%2e+F0!1q4~E+aATvlVKW
zE@Jj6eZj4em&nIQ;%P+muFoc7$M;luU&TR+`HH+_GT%hSsfrbf3l%R><lT|_>lMXU
z3jR*z#a9ZRT_WnyM?n0M;;V|%-+=sA%D<`jf#P9e0*+fn4-G{hb21V6#3u^Ao$@^3
zm@Yn1r1w_7pQh(2FLUaUUab5iO_%ptk$;Zz@}4vJCCaZ<{ng5UO?mN+!XDp2WclJ7
z1^+G8dqU+;DgT1<GN%%H^j|UGZ#4Z)<^QZa{Z>r>Q2Bo;FY`XIpZU%u+k+2s#Lh&>
zxrQ3~{zT;GO7rALYWjHPFVyrh<tsIPsq$B7`da1r5XSwoS@AZN^TCVdJfu8!o9MCs
zMtxp`h&*SB?G&Y_2fnlNyf!hNmmT5|#RA0<itObvojpL}g^Dv3+0&!EQgNx`a>X@@
z?B!AK>x$O*f4lN`DL$h3nBtR)+Z10=d`0m!#h)wwPVo)Jy^8NE9#s5?BA@YDuM9;Q
zTLDk+1?AS~pRN2LMNZ3Mdi>nc5|zvGj`Rzaw{t@0D_^O&Oi_+|=wGS))r#~ou$(&;
z?^AqGF@9{|8I?b$__E@U73rp+z5i1Dlj1vy^jk3fABuAPgOBid1IqCa?4Ue78I<QJ
z%6R~Ou=4b0Fuhoj4h{0N6&ENjQlvwG>8lmv&jUIBk^Z2j)5$>nrxg>qUz1|TKUhh(
z=Lat7!rSvC{``n)di;6PQ|0mJOP<OL6-yNPAjW!4RV-C3Q!H1kR^*cr^#^LZXOche
zu^Rt=_BkJ^F;n)?G>yhg!1@8ZU&5LArJn7@<QlR6%QS|rh&&dKrpNsrU+(LW*}&t9
zf!9rIn>?>8-?Nnpq@52Mmv1Kzkzr)Ixt6n!g558@E7pr{&Y->LQPC}s*<jOVL11a7
zRiHwzHc{?ZkQOX=A8rsCu*q^+9=C(Y<1uJ23+GZ4G8=3fulGTFeEkt7j~J`D5;B{I
zHpao;DiRuO+7;k~_A+2^D`c!6&sAH$n?Tz<Af4A>k870KU`gIzg7&t<9=DJ7(B!_o
zdq6W!4kE*a$h0-C{h0nRVo)y?m1=6N<|)+!NLUFy-dk<pb})PoF<8GHf%an$*KY62
zps|~{TO>RQdjl;4WStmVAwtg&ufyK2eJ-X){lMlqAHZG?gmgyRa=9N_x1hbwXtc8+
zv%!`dduYaDK+PDd>7Ud5bv^H9rEps03dF{0X4Y>?9?F$H)3CB<dT4(nX-83MLuAa8
z``yTlhRDNdNGWYdt4v4gjE1yrrymY~c>3YoLrKtVe>m}j;`%?G+x~FBkBaN-2PGV6
znNVE+R_-H@hYz$2Z+SfBK+BZk`aky@UY{~N@j%PO!urI*5e*roBO21i{1mGIyqY|+
za8%*wLXN?t?+gvX+MpM>gL@wgT^K%`0LyRX(oUy_P_cZG>V~J#*rvV1F8i)&ld&-a
zK-?-D75j;e!O%x1gCe2s!$4vVvJS_vPvmu^$gU46!!i3P$zR0Zuvsr4lCT~nU^?=d
zfY=yJCOD6NelOaert<mIvxL89IA%6&MC=%hbVc0ACES8Y_#LK&!@MpfjKWV?*9Too
zy3zWe?(ZRT`=cCl3KLy3$|8d<QScESn`Y4EQnI_q$}*tbNS>(p+|&d3{SU-swv~Gx
zS#E1`OPF?t?FPx27s=f~7`B=$4t!;AAbXn6a;c=`USwq~<$16veS9{VO=41h$rPTn
zhE3)(l3TbNzki_#o^yufLqKwZ&&n7{iqEo(5*vTv0_5(DJ76UFMcNbcJ*YUTQT(u<
zlq@=5p$;o&^n`8AQ!zCUKO7ND5xugQEg{#4P8oD=@omkd4mZcx67~V=rLDq`Deo%k
zyab`q5%zWJppu`FDc?<w#qe`f5_qY!BQaYI-Pxp=-*x~UaiJXFXj)lELXI1!lyHra
zFRLT584>yf9&#9oxx9`9Z9|S<KN!>FnTroHaLE%)u8V@X#`{@7m|PQ>YXf4yA5X3I
zBAQ5GiCoNJVjT!SL_q0q3Q1#a8X=14I#UVD5Itv^D_cZc%z+^kk~bq_2!&v(8W=+9
z0AZn|Pa@Dv$XQtpkkAvqV-PU_LeS(|Ny87DRZbjdI>97g?&r>hj9cx>V<ZSOcg%>U
z3y&YF8_^UiVn!NFacZ5sE-Mf_){!qkbe-u0mX(H@CgydyoIf4?He==ii0RDSS+e7|
zV;yB95nX38fd*Q`z~&H@E>~=9hTEKi5sbVpmr5PT&qqXa5NIORSy_wXO*(i9tOA=e
zoq1s$sZs^XrXpem3Ig+IAit@CRf14LIew{;d1NKe@6u>%*)(afra~$uEUbk{O#?wp
z5gRW(*l>_j#^TVnw$ykPq)Mp9FKdOSYh3R@ove)(fwl=G^B{Z}5v_n<2|SJH63Ebf
zw$wBjGEw?1#MU@1O*_TXAePVpzr3>Y?6G01C4k%=0}u-lx$C*Pe$k+rmWRmQ%d|2?
zZi5YZAefhVrXuptoq=crZ89(O@VKZ%WINfg0mNoRdj?uLach9#B&09y@Rwa=_mjTb
zFxd54X5G`H@0c-osiD`{p4mOKbNaT=^)89#<a#Tz&h3@$Rb+Yn=8ik3^X+j1T(QM;
zF<_-bTp~N#=$09+2rjhS{2?vb-s4@D_v41Sg8lR+2DjiS=<VRA4}bddhhuf|1708V
zLd9_nb76!>S1q0}e4^vOE)Xk<BW?e$U$l@{PCgF<Txqy81;@8K2QF2-Y&AK)1^LOb
zEz?j<t^IML#<tl0absI?tMlTV#*E4@!rHtape;BCbC?LH+P@S%-cI4z_`Hv8y~ypr
z_PwUt^9$wwp!^?|e^2@S${$vqeIt%tB@<yMQ?Vlv?Q^uTts>PMLxi2ln!ikOp{7@B
zI^V@-IajLu8s%?PUgmtl&NoypzJ1i=Vdcfg51xVhGpxw#5%~<os3NaRl=o1~R%Ex1
za(0G^1&SjSOBC6yWBP@PGZopDqnzD2;-!jLD6Uha1BdAw73s4i&#o)+UPZb($kP`{
z+@`o)k-iVgf1&tW#s5;=rzpoe^co%K;OUBB{&dAt6i-u>v0S9fdqhAP%LSgR>Gu7W
zJmu+ap}on9rHW;WbiXjYR`F8BD-`LEVfrRT8OsHKm-2MbF#T~wIzh<4q)0~w`PUWc
zjUoT8q8#7gW$YH1$m0iSzriNQHTZ5Sm$6##dCGGhEcNY}75zEn>2o2<7%fnaW8ifv
zzh2RfNqt-S=M-O1{ITL|iuC@_?mk6&dC0d_?55aL@qEPs#V;#fs5o13t|C1`w6{)?
zo*(kxQl!&|{Hu!e`jG#<;`@ppDJJrGgTLLLZ(v2=o{tgb<Il@Xl}8or`PohRo{Bk&
zxr%v;g^D8;$0)|1uVpGPSByVjt5sgBxJq%Y;x&rv6>n9%Q}KUeZ0_^Fg7#-?Y;G&|
zl?`Df3V^so_~9*3&*Gf3!KR%L0dF&Tny{>;<2(tyw%~DE_+v7~plu$i-h=bwUJ@E?
z+AQ#vW>Ntv)YeuikQP5SmxF<rRj|o&BZ$mG<nbG{Hx0rlWH#8eN(h46!FOIVAfvq$
zL~HL#&^8Z9XF2RWL_&j2<NYmYZ#(SmgN*jl5UoAl=WHI3&Y8$m6%bgG_r;*StuVyx
zqrHDOHn#zlZ_e0U9{L(puw?_wWsD!2+X_AQ32d;thWF!O{hma{Z2Q?UGS>HHMC>N+
z771^|UUSCgcEH}RZ6=^?7h>SBbU5bLoUyq{I8M)M!d~o|pDSobkNzH2-+}$263SAp
z7(S-Rb#2X9$8LT-S=1050|<@A<}fao#&@Yk?o9kri!a?=G_R=b!SKWG`KKHV-<h~S
zoOsGXZ%o4ea6;RIN$XEPoP4nD!Gvw6987q)-QjRU+k=T?itFDwt^MJY!>1ffd^q_)
zQgY_u6pX07-EQWgYY#>aBt?qrBi)MY-)$fH;EItLY0FGKkdzuekQ5$OpSqy9K3q7e
zJ`xFka7B1zeK<U>A$-Ae7_VEO#&7w}mhrllJKaGZSMI*B)j{`yTZf%;ILr~dOxg%F
zxH@9zJU0hB!R&{yTZ1M@dm3BX3d9cC=Gae&XH%#>?^m9icrEf^?d;i<@v$z{eJm3~
z3G5$ZDer4V#-H=&G9jE$i-gd3D9K+YlB7!rk%S5qhNZj@fr~BWy@!hIt9oWB?{QR$
z4x@A&r9Gv;%1(=yvxtI7n6qiHsy91os96cQNSLQMR`o6gB)pBE@GAEX(o;xZrEgQ!
zgGq9^KDoY4#e<!}jeLo}{X?)B1r_0u=MEry9ohTH4kWvsEFuQ>*t7izF`4IzJA^DJ
zS|#@-o6oY?S4`%~XxQt?p69dokR9f;Pk?39J3pg*3Vz%%>`cExmUnBza;}q;l7pWQ
zeZ8^N6YHWUY(H$JlQI=QUjk+96;qGp7<<B&iry+D@N3aVZyfbly;QL$tdq7CLX*Cb
z>1(Ji>B8PbJE&xnqie^pqWC9SP|3dBlp0%T2?so-Qb)4~Il9I@$zve?eI{NIF)Bug
zB4WYs%j!s!7-qSQC6pOvMI8w_)SZhjtz(OP3lZ4~+YvF?c10Zt78N(xW=a~*T#riX
zc*1r>&$%d=Ydl1LFu5iWWDhtq2wM;_?nZb35#R2My+s7xxf>BfWCYga$U!*XD|8T!
zq$#D8&<+u=4-qyXdiaEoZ0X%#bP$dti$w{9A0cu@@ri*I#o2r-MP(X(C6wW}91$aY
z!sCZcxe75bazc^WP+krs&{ip8;H9t*U~>>N@OsY3&Lg`lm*0;4yVOxS0I{{EEM2zQ
zr3TX|-+-9uT&&VyDiS2HIMrHi@-9`R4ONn=tJbBer5M!O26Z-1U<0|+pFqrTmP(~-
z{i;*C9kI2hTy#aO>JUrdhMUumyUhgdVH>yy+ak6@j3V|#%t6dUEJPfG$PKh13W7Rp
znjwgj5T_!RB9<ZAKpWJdjgg4ui1QJv5o-}`pp864>e#Yqvl7wjE(2`?j~}+kR>W;q
zs2JR?g}6k8%xu;#;G0ys3j8M>NgCvOEnKfA%WIKUdQRsHDteF1?%BIn&zxR;yZ7zU
z`<(1veY}gG_BzfjE$V!EQzJ<O<V7Ak(xI;)#oj)WL8YeOma1h|`w~oWSjm6gNk$Jo
z$%{~hHMLC)1T}xSif#JotQBt??hF1dRBVVS(6M(uNAE**4qTsjZ7OW)eJIF3%i~3O
z)Cz=ffaa~9UV>Qgu;5}ac&0n-i#*eb4e)6`O`@ssBHo`ed@XXZ(42Rn_}GS9f%IzP
z#)}%S6mN!$I4KT&6Wlw{|6}dw$8V)bTjWn8!he4@5lZK%oSB(ERIxy@MDfdtyjN0h
zf#PCC@vlR^MtOOF0)LD0cPc)p__*S;ia%D|rTDty8;XBcd{^;risCm%Ieg@!KeUnG
z9FBoAC`WpCBKR!jIjxiYdCHGaevI;bP+|Io%JV6Yyxf~%PyFWKmutFAzyyDd@;9pf
zEz0w;gZUpIqW!<4@~2e(L*?ZiDCoVWdcRTmo2nQ84%A1gCw_F)OU8+iKOG$>ZnwMx
z0$#?8P;OV1_a;Kl=PBw9BO+b=>fq&FD5Ou(^fJ{)vp4c1%W;Nw=W)*Vk1F!|LB5A#
zwj%pgl(X+d9IiM@ae^WraG5?+agO3bMLF(}eu?sO{DHqt`Rf&LQoK#^ZpAH%k0|od
zkL7Jwd{OZyivOYbYehT0^QQ8DQv67f?f}|zxqpD1c}nD?G_k#+9nU#O`J;{Nj8eU^
zic=Ns_|6>V=PB}8o#oka9X?Kzm*W#C$0hK7mGd#0=}#*1F`fKR6yx7X`atCkiWxjk
zpfBT;KsmmEgH+Dva;D4i1mxp3`E`nX-X<^a&;h@r{C5@Q`gR=S8trtybWn^c+T%4x
z`CP^L<26s^g^KL^v%X^#rz*;I67n+T%N6+?LH$a_YDGR*P`*lWt>QI`>lHUBZdSZi
zQLeAZf4A~m6t^lqq4=cYHpLx^KUI|LBJ5<6#|^Zd%0JoqbN0scxqqcemLbO>F85b}
zOiLu%fWuS5nfRriXV@e3n8wf*F@ktBy`IpCFPHnwhOiRDfYvree@C2WD-}rN{T-Ke
zCl8S!E!~`pe2&I$_s0jufezZ6gNoh@nGH6r3<66tEddq!MHA)nd<d3XnSo;+dMuai
z!0jMbAqMTejuSo#nGH7Ws}Kb3y@&1<Op3h}ptZLKw9Nz3X@I@gNocTXmxB-5`#bEF
zAd&S;L$vmI-q}1Lot?NAEe;4Q$@4U5ZwyW-ZXfNT$$fiwgJzx_M24Zrq&`RCna22S
zMXUFV)TYNxcz)YDfOHB``2i#}a61@yJqXrs66$B$51a1S?<LUK_0<3gd`D`aWq`IU
z_A~9V%;a*|`xOZdR*x7sJRH6w)tqq?j@O)NjRCDa|M7~8(>CLsrgP72{yR-Ca-(oa
z=L(p2n)vO}P3e8{MpH&2R+dY^s&nB>irVf8ufW*Jp76p%$fw|o2MI{)x;Js*<UNTC
z+wMt{uOdv|lQeza-Uk*=!PgMN_&P$@y=SjDWlzGwLg>ufyAHCX6@^Iq4aP#!GoyuP
z7Iu=ckYw|<gu##DO9}J#UcKUvzz=urd-f$Xf@#aJ%YJRzIB-9c$~OMNyFmRR3Au^V
z&2uC4*5h5J)1i;0<I2f}6Zm?(cLQnry#(ouMG~ScCzAAiB*k7(qI1yWEDisA3396s
zCrJ;-jil0cBzz6j64)t-`(6V3?Jhgt<|PUuUSHzxP#&65#K;=5^7#ZFev!+_<}sC>
zJDyA!fLM*+hY^!6AX`9|Es%UW*%1%nmoov9JNj$|S>`aQSCM7s&#?EC<@LiI$-L~H
zC*v-t?4QWuz*aT^n`Pcv66LeWp2bx862m~U-F%iObxJRvHE%PCA~G~Ny3iTRnGH?#
zaJBG)0}Wx7qX80Bo-hhyScxs6Pa-MH{UoCc!9fL76MIjh`B=kxLv!2xz)Kn2{)Enm
z7)_{_cXfC;fhnuwUR!|(CBiC1j2Wz~BSC|4V+O|Fc;+&x<3ahsq)uS!#fWh);?#<0
zB7u3290Op#QO5vC8f!BM9S|`FKrl7O7ywJ5Egb_OX$qZ4Sc&L4HCNP;FjbuhN&+pi
zHSopIY9g<__zJ@~;us?@14szy)>2o~Sqlj~ct#>3e=$+h=Sw1fN)SsCnQmpY*;8ao
ztBE;6Zx}-~`InY~ln~IZrLLy?<>x|Hh{&%<5H;N|e-dPDDWo$=g59PxY(KtMv6Md@
z<*;B0Dg54q%E+@;5z0Os11)m2Nqa<j)^lphKuRdVua?K|i3IL89;oJyC4}q}LmkO4
z!zuiQeNDqG;Eopfq|SBo1q!djU0!*X*CFaH9qpx##+N91dzo{+D!>X^sw_1t2j5yf
z*PE2(z2wZzJE!yPPzX=Lv2Q`d-qeuA$YiB4yu#4*I%MYK1fSfAe#A0jM}9~3$k!(z
z`CnWwEZA%L;=V@_|EUVTJ<@y^d9z19%u)X-uP~N|OHc6q3tp#eSP$a!^v%@_TXDf~
zBkt4iqoYrATz+)klW@_K`$A(sx;ZrB))a&A*!}3do6(QjS8<SHzM|a6k<J@6_2fPW
zoTWT(s+3nLva?Hmjp7Z8H!FTaaf{+N6}KtAK*R(6D~dlM;(>3MrvFa)-OAT1|5xP?
zD*sRABWOV8Z$U)8q?ZrAgYx3X1TSkaAzkLBgCC^ng_>Xdmq?$e{8UY!t-Saxk$#c#
z7i;<|<=J0n`7%Ep_BSgp^U}fJr~D(TFZ0u(|E$WfInpjXirGFqPl-IniBZMQiaivw
z6{SB1y&=jER~)6tJ__x~{sn$T`B{q6e}TMKdF!{nLU}&gF#nB;)^9EQ8}f%$zE$xD
ziq9ziOi}hT^nb7XZpFVSzN`4Y;zx@AQuNqf$e*s*TJbc+FDb_Rulcmad@`;A9Im|e
zTaQ=XzL!v;`~pSU@5r}QdD-9KuT_4d;!TS8D}GavPi!n-_BZe)<zH3YrT8nwKPkSW
zxL@%@MLy%vo{XyiTPc5vA|Lvg-d&MTeX{+E#flRZWxgWx>6@e8Qbl?12E1KM>nfG=
zv5|V#AI^uDe>bn+wtpt|TAmR9Ew6{4dk1cNv<G(SXTpEW`@aqLZdw2V>u1Au5IkmW
zu;lp=;4<grX+j5Fz+Oip?{PRxe7{{WXq$(sobbwPiVZex76g`NT6;M0z6o6$Y#Og)
z!E!&qHFZ1mSZ)N7+d<^@&E^5=yogFgNocTXmEeQ+p2&##AA|neE1_re(8OD?2US1V
zG+sZ0_FfFwLlgP+<9MLWLn9x+-pYW$k{gj0wD(Kc<MwfT;gRv}-2<9=au6A+;Sc6a
zUK^Ok_^_hY+XLfOR!P&S_mt8$iQk8@c__2T%lAMB>-T%q5C2lX)~d()zKn=nS`Cn}
z9`>5!zkLtJer+=WSvLk^VDp?EtRIA@LT<}tJy<uC>xYKarsuumd$xVfjmARn+yUnf
z%<Y|<(>of?5wZF0os-kAU%zPd+<`f{M*HaV-b>hV#A%T$5L=V#hOKLht}ja7v?&s~
zF=dmp@A_5n<|e?K8+N)lUDp@gRg}8nXYZt4I~iXQ$;h455FL_n?wZ5iS*I0c6isgE
zFl16ghn~gt8wM5E-!u5i!=bZA*RLMEq3E`vNe%6K78Ko)>TH_a&~6A*e)dk{wM<F6
z-MJ&LXjD<#cT*w-^=k?y<9i_^-c3z*HeH!oTol@rbVul}JK7Z0uf|tRu5B}^A#+IR
z=At5&>22JY`iFO%Yr`Acz8gvW!#g2&#JkB!t4>><-?AutTYmkO`FFGlZ%o+qhj+qf
zwQhH5{tx%N>1~V7D7t%B${l~k*GPJ9Z|~k&cvoSBUm{6uy%XOc89bvQ+=I0%uD@|W
zas7P*N7i3ClGbVYnf-3+d%KeFc;OvqUQ78h3EQMi(Hnnpp8GZSv)T7ycM0gUbJ4KL
zJR;%(9L-;cB0dTt-JDRuByypoJD}&Ci68$PCA<xK(l^bYO?g;m-g{4zw%;fzXR(na
z_Eci-=ih<z*oo9{lyI%eroK@k_tS8aOyh7PayO2IUzDQ4^8pEqX;!~c!a?;$-zZ58
z??!TxTMg?jyRxQ3OLQZT@^|oi_$@+=JVAB{Stjt@gM*t}{8zF?$m|Z~Hn0bkT(fkM
z<L2!K%K_JvH6Yx4DnCh<C!Ravm-wYmK81Zy!}2ZO)VF;$Wsgr*QjsU1JCganMwaKK
zVe6QWkD!K?dG?0nxH`oDR}SdNpwz)|TJ!V4{9dpw9!0j%BzM+PE`4_GC@A1iG+*)H
z(1+(-wp-@*^Z~;JB6pZ1NOt|{354UBkb~$sOKbgk)L>T1#OX06rLyi22!0O7bxH|Q
zv4}OPNU#XVZAo$7Y*Ws78sM{&>&zf9pXXd2G%zD(ppnDd7??ny20ql07t@>osULVh
z!t`{4JZ?D~3;i?@w2<Q5B}XLX<Znkzbf#<ye|eL<WAdc%Q#XaDZ3@2(`lo?(9&dci
zv-;cy*2MC*R>3lmMFMXHEDzNqyd~re0<EGYTxnvY!`#L^emI156cGzg5jrD!&ZSq>
zk>Jw?<Sdcr4XhG$qesG`1nyTppJ9xEz+Dh>mX-k|Fxj}}m(~(Bz1*alDMVYrAUi>m
zD}%{K7V}JB=j+w_W*&l!ry?pz&@8?go{e(u`M31gwFOBM%oWGb8?m7wxz&ELKCe+;
zRXekKNmaRgVC=X)u`v{%*vJ^-RY&n1jo;?wU(mhJ1--Jfd!08byBC%lg2OsD`^+=s
zuh*F!`kc|J*O?u2IwI{nulg=8Bg?DChc-6k?e$WJoaf~a35DZ4+RgdQhB&&L<G765
zYU2Vw-t~r#n9MGp()hpkhA*k8!Fnf-`G|&{K!0*|p(cFc95)Ca8s=jrpT+NK@M>=Z
zFJn!vH<X`V7TTPW-g#K+XL=rarri+1a3k*1@PD%(m*JPnPF^fDXCC?KP{%Hi`=syx
z4jx8$J0#`<4<_)gjN48`{iJy2Z$%z>isETRJlma3Ow+Mvq<@?ryh!s+RGg|<p}0`-
z5=G9-VtMNo`CLx^PQ?cmpHO^8@kffUD(+PLmExO<a$ANym$z5=0umJYSVMnzOCr+Q
zYbW1P`EJVhQog_PLzHKKpZb#(r>neN`31`Jon`7RQ+|!|S1W&`;+-nLNBM6nzg79C
zm48n8A1nS+<=9-=J|4Z?PV6c{9#`bsDN45l{MpKPSM06GM?UJyeguwIo?TbUCo9fS
zoUQm(MfyCbw@h)RBK<s+U#+-7akC<yjhJ4i$Y(6_k1Nt|LjGCB7ZrCX?oyQf553<j
zzgv+HY0Q5>QH~4nGX4QfWIF;mZ;2?!1JL@x**m3Njte0BrR3#!0Lps>z!H_0DwZi$
zDpo75R9vOFUU7q>91pN}xAIRaZc}_g(azs~P5GZI{!Z}?MY}G~UzL~l3Sj?`@*euC
z+@2&wdA|UBYvoT<<XhR)<AW<v-ZKCWP~NWN!zWp$^F4RsR7E>KoX@kA^U0eiD_a9E
zRh|#Hl;5DpCtULPDcbqsKT!UMia%16>l%D@_V~wcm;Cnpu;UlJ_8-3=z0o!Gq%WO~
zjetW-LRb9a7K6t;6LJ+TSUvVBNORvYP;ZD$1a0rkBR~hl4$rCI1_YKYfF3TrP97pd
zIj-|NkVqdd4kfY2dhuRm^MG_lqoVha&|uRlz+0M0??UhAINofqX|o^*mfN!>jzj3O
zT$ab}Al4$<JRqHCvEfk?8f;oM_@KQZ=pyjAro9wIYme7fn+K%x2iT*Y4L0pc2!i&;
z1nlv?VeQ=p+UB8+J+OCEKw!z6kQTJZSMRxftRI~g*53V~nI{L4VGWcx?qvhh7`G}~
zz4qvT@V;V$)#JT@v<>T_muDFu%VprbBUr!k!1jXl>-S^O*iF>{2|tCsftCT<vRZ+L
zo*!yq<hMQ-)1!W1^PC78HwQxY_iVWtpjo$|y#Y8*dq8G`Ef>D@++*>j_shv0&|F{o
z?lw|dyf3|AX8n!nw-sgY#H7dl5zL5=BwSLorD#e+WXP@Xl}Co`IQ+txDGg!a!os=d
zCqgp;n(tzs^K0qVg%=gJ-sgpqcUBbP3k_ez_ZcpI`S2^l-9Zl*eYoq|w=**Eee5f1
zi#{lN7e44`(O{;{!Y<!wN-IRYI7rP7OfbL)eJ6F@$U2BUwx`#97=AJDc@`5wNsmz0
zjX(Aq4SmSG!Jqs^_=P)~{SNOn{!HT#6F!-J5eoCZ3Jcza8%2`zH$coYT~FnyPzswb
zH<XbyUv9V>xxzWKsUYX&0G{FAU}hh}T4KKR239ScG#{Bzb-5cx!ml$e9A@7vfgR%n
zv+_&A1ZXAP;JyM;BHR)DO~Y@}Wz^r1=>8n&eI1fWRdsJlwm|^8k5A8<Glw)4lV4_H
z=*NkxkRjy~4ElzClE};{m-NeZLO&HHC$+M2i4*!+BKxyW8tr`pRExJjxY!RDqx$YZ
zra4RagW$H@&fh`pAdP}**@^66vX_!Ygx{Q&9wU1J<nDRwX8!?fhB(U4=T@-?)@n1A
z^Qb%pY-{$q_;kaa=$2f7!rP34=x2y+hT(^!`)&H+=OALH)jWk;sJWT5A9IiA2&v?5
zL4vtCwlBE{g2=R*n!7E_E}<O+cc$bVYjalEoXbG)bapfsR8O?4U7Y3#UDHOjiKg<?
z*O3Irqg!1jg(sitdg-aDWSN%IB9KN8yRVq$x}(}qrNx=fs5aTSvZa5_H1d|PAMn#>
zs1^0%w`%OgZ~Y~=cbisjYj<kuG^t&i1gE#S`!nqqx=+c41UCa}PQY3=)I_5NmbKw^
z+B*JuRDtfmHnoBK72bEddolNXWgYj{5Rp$Ij7EffSsjTfA}=A#7CAl|L4vm9y!giS
zc;=cespAPI7d{#h%QYTiKa2wf?=hhgk+ab!)R8hJOaSEvQ^G_7HL&hWOmU*G1%etu
z7dv@AWhFY3Hib(!g;|$!%TL}Ewq}BPknD#Ds07rg&)Ib(O+981<a}_xOc;QORdKG6
zQ4zKRX37(|Y0M0NJ;^deY%syJ4VLJ!<zwUnVhJ?P9b>C(q_I;NUV1(kO0c?^Nbk#-
zm$iz|Z{^6p(&RSfP#5`q*>v#1CbPO$j*UA~G{uTKfCvf01JVTUP#btL;I6gStehCs
zyB8OZkZ}wg>+&wfb&Owpake6R)Z#gnOUo;qIfF{!A)mKo)}rX#1(g*w(QeBI^y^+a
zZ}HM-ZB<oeO%!g!XvL!073Jj><)!Cl<wpDD^zL_2-%`kXEv{Nz(Tm@*EnQ&Dl`fh!
zXa0i4C){k!@*2m~-`3k{?9Q~`5SX*5W<kx&d2{Au&1ZWbF;^X3p_w(c<!}^30lR`$
z7R{=i501TdCqZ_ScOI^MS>BQ?FFhI#c~`Yq6L!7BOMdOOybJ6{X+ywXU&EyL(?)~7
zt|qH<2k(riH+*#5vM?w}9ObbO4H$QP;G5L4DvT_HZ|5*ej$`xmn{NvAK35i?nK*V#
z{+PnpH>{6&=@{ee$KASO-pr+eFJ~X=?)PWbv+l9A{2Pgn>$3sz{(bp|017i-i(asz
zqIP+8MWAHX<BRkaftfQo>)rpZdCXaW1!o)2hyTC#^rztj3(jkg@{H5Ki`=mE4r`OH
zN?ez4b@&?ZT6{Abvd{7wF`2gVg0Txb+0T=2pKafSZ$Iw40*wwW@uM7%Z=an5`o@PV
zj!|S^h;rU)iE|YB;7oq0;u=NzB`9a-o_Md~gNlzUif<R`JCy&0;%>#iDDGAKQ1S1I
z;^RmD7Q6ui&sLPlLE!6@e}ITv$+r|ACE_9c2~C%^TEL5s75VtM!F2Jhg8#kpZ>qld
zR*^2gRN%i<o{Sq6^I0EiTk<HE&mEL!DfU+!qUm{x)^{qitB`Mw>WS|Z`DJb~aE0n$
zu6Vtotm%)w_BS-&1B$Zd2J$^Y9_b9M7tanNuK`5*CWukR&Wb%0vlZnyf!+}13lv8v
zvg1TMlN2vhoT)fpkv&T4@v)I859C03bOv6h@{Nl0J5ld0#d{SWQ~aLdHpT6VKUREA
zkq@G@^QPk4iti~NP^2G#dhufgr*nTpE@MZ)bCl0g9Hcl@k&m|2=QB33LQ%$yz}qo`
zT9wDI@p6sI?U=zP<!@1x4k+x{<NOhoKc@J!q8#VYlj9q>OXYm3X1(4~<ij=je<<<+
zn!KGWFUK?Z?keZwG}F&h<YO~=S#t<jq5J|xK14HprD7u6IVpDhft7T7d`6VF$7ws|
zr2`K;v$dYQ_Mb@K{>k;>(V!a8#1gvVm-_>qb_uzP7OY-R2uO3^GElEpDDz|Q%)DmU
zJWP2A@p&8<HrO;?V{i#`@-%_-)%h)nw%~CH_&!}eV%t1aU4V*a2LzU^h|{|j72+6_
z4OVX!1i^AU;37$%9?NAra65?HHk${ea~6*0C<zTVjrYu;y@y+y<DT|X5UstdLEAha
zodVeFMnZ#4yApiR-Zt3FfsFQezF2$lzWuMl9<LWRSd!P+pgpd`!tJBIbVO_Ke$dRr
zvKU$+(?fCX$Mmg;LA|GN|7nhIzZ)taJhoUaL%eVQgFyR%^y|lKK6X8uTS6)9HOIFf
zZqq#9{;jar9N+#99H+d0+F;umzWsj3<lFDxAG75djy_MGYvv=w`}Rk`x1Zc==c=Oh
zMXwb(XHRViUs_z>zf1O^bsuFPy83UJNq#|beeOBghps!6eQ50mT@I&A?s_;pnKRJe
zhG+j;`T8<F`;na~T*>_ctmOXH&W95xZyffwU0*7LSO4m<MSJ1X{~j9N913A~IW{<L
zDr&<{T6~Z-+&#O7`<2LpmC|2?78Y*5kX$I~+u%aIDH5MP7H(gRgwTIdlD~+*;Upg0
zSh)SGC;<z%e*`YJaQi#pLV5TJn}yqX4>sQW5N}KBy^n-B9t~5xm7oq&$VI|GM?S39
zJ_e95f<LR=4TK5&34V83=aoxG<;g@@#@!nXQ^rsKWa0zJVEptx-PZ{jI(ak{Lr;s2
zlQf>pt!iSfZ{k)-HmbL)stl12@l0tOebpgetTaPok^_g;)sMdrbzyK*f5>0?@N*PY
zDvo@e|Gu0oBK-KY#b!ujE#33pr*LA6>j>vF?VpJ0;?&RI4RRT@TAT*L9YL0FZ?=en
zFf2RRW@up~Q~#SRM@w8`IYpsGSD$5Xx<yZ)?EtnV+mr`)M~bKMU4V?S5Vf+h*3-bL
z9(6iV@4`o**M@r8AX-^@P`3;8vZ(u&U->qzET~7FKGd7(;usg3T!E*Rm0R5g)$2#y
z+5C1;n@%WyGAq&+#C#GdAUOS@6)jS;H9L@~J#&*Egy_z>%;sh{Uvl4LbF)L=%4%xv
zOy({@EM@MCq}*3*&fnUc5g2V{wKONxn;gpsE>`2k7O`p0x;6iPEJKGDWMCuZV@4-Z
z8;?$;1z6lJTQnY>NN+rL(K3FpB7=h!*l;^k(b^1E#Ktg!8PI$Tyz$t<3Z6QkqX0j&
z28BTeLR%rH61eN|3Fwt|Bt{xJVUmy~1nwVMa-Re(#|>2&!{Z4&6!B&P!5GFH3o*l`
zG|WpZK7mazhOsJt%<y=K{lLo^ocn~ih-Nf{l&Qo7P=4U8KQO3Z>NJhO@-Y-Z7>bCg
z|5wzJFdI9Az!G#&fg}$%luIZ><f{7<Fy0U=c^agCU>TSnUq>uM#FwJ2CdH6QU@{v#
zgvKVaT+qt^5}4iv5g*cCNi^vz{d8UpOqHjAlF$jiM&yqk@ccHS=|;y~28@V1Q-Zy+
z1cn{#g(0wpejn)eL&OG|Y{r%mH8O8Re!a+=R`)Z;M1Cb=BER<bJP(ve5s#H*e7(Ue
z)L&;09f&Shk*y!KSwJ$r5TQx-2!<$Ly8|?Fok6gjHgjl+NPl>!*>D%GdLd^Le@~8|
z1g3-Q!ucm|_@qtNN(_&@kd}qvk>_jXf_^S7%ZtthdsEG5uR|>){~?1XkJZfe&dl<@
zd&Q8rg??nrgzMs)!IA}wtC!aD8_j?|fRFiJGrZx<BP-SiUwt^X@f5a)F19~&CdX3>
z%@{+Yfeo`zdn1t<Iq^j@@^a*;$&pJ2{Vxukp#D=Q4eQ;{|GdD-w<F?4MmT09JD`an
zlE%Y~{V^Cep?Ct8x-KXf6z#@=rb#kNI=5;`G=IX_=x`k=jg~B_np06zQ?;a~dlaLl
zS-oZ4G-qJ%fzfVDDk>{x)l_tkUWhE&c5t=VxxHpDnYDP%{OFR3ix<=^s9GHDlbe$}
zu-{jB@k&GdxUmyn;D)6~*G8^NT9<fr!ZqP*z3Vu7@>w1`;R8S{#4g^HeHvpYZBb5!
zUjg2^W1%_kMaXjpvas!&7&~da#(r$*q(4hZL<~jDKIK?KEAqfo6lpv7Uc@;nXJ+cL
z>q8u_$PN#A_PmHQ6z3>bD_){_x#D_7d6Y!HJC%P>@d?Fe6n~`ns^U(?Un#z+cu<kP
zFxH3jY>DEN2HJIc#J3FocBaFzCO2oG_?YSA(R_~+!T&({=aqk1`JKxDO8Gx3zNhlT
zitH({9`c=7*lVf0%s&S&>)az<z8ed^m!>xwLqU2G<w)n8G1}v!7J0r$&h413xI~c?
z+bFl|l-uvga(*iF-KFXGDn73GeZ`j*?RRDQWJP=brMQO(JMSz1kzyhqyr`F=cp4FU
zofLa0=4g7ZVxi(lMfv_L@|BSX($7g;tm#V><G(|@QT1+Dyif5V)qhwKhl|ux9)D0@
zUh7zIo}a|1VrNDAxG1+{MC^u=XNQ$oph!0g`EiQ4ZVS)8Kjplz64}=$@?0h^SG-Jd
zt>QI`Hz;mWl=BAp?p9vTAMoN&0zR(t?<+p1_=4ik6@RT5KW6l<%KxhPPsI?AYuKl|
zi`Yt$(<8}uP&`Yqt0H}gOwU!Mr-S_YisB>!KTdgh4+%US9@L8;Q=%h=@|B8f742Bk
z4a(cGBzkJ7|DfV`6u+xT*A3HOQTz|ZUntU-!}Px>(wRg4kfMx@f^VVc0o^%Fk1EnN
zL%y#f-74heyavko44kHNdQg~d-z%~2kzAqjMq{GTqtAr;_bbX+DEKFpr;CK?KT&M*
zd`9|yO{W8e`e}+>XNUY5igG_mik&YwJS5$oPqVaLGAVBvdtd95t;-+0nSJhGNBK;x
z&0onKr-A#9p$HMX&kuKldJ6m92Aehv0$h@vJWb%YV(oh&I8^+x3SI+k9;!}5K^Xyo
zCClUV7QjfqCdw^?Ua(xg|Bweg_OH;z@yo3NZEb^eIBzscLW51K0w1)u1)U<^2WT$^
zk?lge>kw@okj`@uQqKmPwg!Try(a?pc%QNMZUt@g(8hnj9{V9SSaLH2L3=O49_z#U
zr6XE<TR<~U4kE)vs64L+HZYCxJBn7XE&3B|0~@T~HV8=Da1HcwEdyk^3{N5k>-W>Z
z_F~ug^?MaGc2hM#!Zz3&Xc?d_i+$6;Zg+kUd;i&l9`ys8=QO}xbH=Q?;W+KygguN|
z4ansXl!l|N?UdVZzyPCq^f9Xq+);2Bn)cJR`JcEYlE;<#Wi6+nMQ`jmW5r~w$?p!G
zv?n~BEApSBEAh|Wd;j#zJxQ`UKUe9`+><zc>D~vq8vly9d#_qJX-~rRi}!Y2!4>*1
zhWrxH|GDdYcR=AleOF~G*5G#s?SIe3D*j!Nel=F)e_@ZaV&Asv5pV2qSMXgGR<H{i
z)wF5Y<-4M3b0BQbl(>NRRWhN7mp*nQ1uv=eBo|6@3E_mlL+H`v7Rsle4zGyZO~7P-
zfuyGZv3F3|INkyN<cyK@a8%4B$!*e&>@`9TE#SS9o!}DKalsn>_W%-QNth%z0m&{q
z6lQ7`(T((jA+rkq0PqpcNpka_0C_Ljo2fHw1%6*gOn#hf0aM+HDKhFa{2?%5*i7Y}
z-Yuf)04bvB!GzfOffpQCXwG0lvlhW`JU+lRhyqIz1=b+ql0*`)z1X2<ReWB+KxYuI
zQ8{t5$^m}J1O<;hp%bF4J49lbVan@B@XC&q`E?|w8>Uh`-aN^Xoxn#wSx27)i;5cv
zFeQzji<FBcbv(i3x@cuxEEk_O{lJbhyzK;Tg7Na(jX{F12!bUfI(NzSinQ7G4aHX7
zrUmm*Sw{v)no53|a5|#vOd-rb#A_O^@8s9v0M=@Ws7)Z4ZNWPRw!nY~y#vxih};Al
zHd{h5$a56<3%#z6SpylZaKuD=G-GU{J#HX@iT2XA3DVBq3l2WH8r_VKt&YNSI{eyd
zHa@q?1$Dgkqq+FImlDnP#%19Ya^0AdlpZ_Z$x7z9=9rr~)H0*|n7qVh>tid^OZ^&E
zOJ}dgD&8p7xTob;3ilJmZ7e^Hr*Lyi8#yGoysA1a|6fmfS66%!4)>Y`^A=Z>N2ReE
z`Ech~Evb#N!Hi4Zj3M~0?@!%<%f4pNf7>~5S>YumKRsh@_$qH*=xR4KEajD#UwSd!
z$;Z5i&$17f7vNY3%gc%zd_n9IO3|m`(>)dCWccN`_9+t0@#&hIiMcNx>C-i5dlPHj
z@FX-oU39#;pF`+EvENKYcUkZ>A`;IgqHo+&<$V<gDdsDVR2-`~U2&G;d_~@#S&qzW
z2J)^({su*Ms>pvsaf{+N75QAj^cRTe5Wb@L6C$2jc4_+Wl;5p<z4Cum{-E;zRQ?p+
z8j=5WBJA^xSDAvvbd<xRLwp*F+;8ODDax%FJkJx#yD75cNPdW7fui;Gl_)<+(fatL
z-H?yH0p?$<C_ZuU(tf}-DwpmVcxgwV_4VDW=?^GAqWGBNlZw)=$oG=+eBNTY?Aj84
zulV1Je^K18_@N@ZyVQ>;W-3}AUsQQ%U+A$vOnvdW14k&&SEDKCYv05vieFKjrMOUW
zu_EWxQU5Z<wTjla$GKokzezEX^^TbHka7m1-QVY_9<LoC>~y=okJA^$bMSNTjN+pm
znn$iBfJV>v<fY35JQI<6=vGO{RkXk~hOUU%6-U+MwJ5&a&5+r^eaFCa%-SZu1M!@I
zz>+*CaVd225E*K59q5L{wxD@P&>rhG5z*!W>AVl-J`x&iS_ODZGwCKY#Fl`-lCzK&
zEcZ^_KX)UM<+40mZY^k=2c$C)2~iRnY+5z=puLs2Zu2@td)Or3-qoOO9+1YTMnZ#4
zyApiR-ui$&-ZyOhZUb%e(8K~HR0RZ<ya{PRdw0Sfx0Ch5CD*riKWOI3L1cIxJAq?Y
zHZYBGtD@CA3&yIflBQAbS*2~#X6W&{Yy-E0fqsQx{k8<Qmv?8oy*~zxW4Rh2;is@S
z&@w=l$-sLm^!)Gy?ETi~VtUjMY@QQACGsF-|DX*b%gsP!-GcT;VyE_i%m!O7yWF$N
z%_^e!Ol0(EzNmhfZ{1v9R5?2calWWt@9ZnS3hRttQ*<NN^u8k!+LXKVv?BPX!jb(M
zp_Kg@-nB*EhDi-+r4t&`woPitsGQJ{u`=@=^l{#CO0LEn>jKEWcIc`P3!t<9(5ig}
z4Ux3#53Sz+)P6U)pds8L3|sj6WXOZ9-|h<C@rQ;qS?l}O!rKd7uJ-Mv?)=vNa0=#W
z_rTok_Nx!AdEXs8x*?qX;jRQ(+52~BVAIB7ar2~c(1bTNUeJR9zNt~vbtB??3MHIL
zE|etC;XKm3^GomxH&reYyt^pLpDmK4N<t)|H+BRT@qP(h%uV$u6{AQA_Z&{L2XcpV
zq>M;d-VO>U@uGu*W&9@+KA+aY;R^r><N0%)dleut{6qXE-GZM`Zjy++BxE%6sdJO4
zW9CyEI{7qO?I&`~cIJh^?GF*IN&G=@Q#bN=0FP^)7pXiU-GOAUA=`oMAhNHLMZ{d_
z4fuT@F|C5^d1N`Bm-bDv!&t@5WZ6$N>_cE%Jma%&N!oUwd4{TIk}Y7)*T{D9**(n3
z1Kp&$rD;Vz!=0MG6KobDgFBVOXf5}GY(wIYAi9FcU}CF7{B>G018s~(bf?i#C>aLZ
z4C6qwu?oRV<B(wjGfn5Dc*!)&W~yZ-s}RgI1sT{Mb}xL`X1dyDx}BM<f@aEO^{zv_
znVA+yDUa9;KVt@)s2QNu<m}|*a44Sm*~yKkBL`<Er(hQbS482`ELeHPteui!7DvHa
zE1aHu<Qgk>zH;VK<|ikjE#bfHOuXCB1Bg5cC<pkV3n(}m2|TPkr*>H#3GPHN#;<ri
z7)(4Sa6fsNL|aFK1|i3<AKHS#1Z09SJ@s;sH;QyB!5F}l=$L`25c{DcDEK7_#=vwM
z;8Ea8r9ha#qa2HH6U>Hf9HS}H1E5^L3`(*SBD4v{?0AA4s?IdR3`EaaenlM#7KtTW
z2x}3shWQw-VNROWh9SbOi1NWu5~eNKZ<0XkMTjA%w%SP0Ap<cQF)#sl5Li<QUiKtV
z%j8^AO*D1k)l&j@juBm`5}9;lL^Fb-VPHbe62JJN;EgO+B^F?+<Xel0CR=OcK**&a
zwy$HN600=@gxMCq8ZnW-dDlUU#{p+*+v6cPQ=92L&^S|@$c6^J3?PA5=#WrhBfu})
z-i9m?{SfWeS~)SO_aj_sLuTF1lhcj;K9sD)euAbN55~gm>7$>^!F1xkwBTgpJC}?m
z^G9LsUXlfRx6t<p{f5x@3jJR~--u;iT4i}vYrOVrp!|y#oTL26lDVDF@y>|GE$0&G
z3F@rm>cX1Zz+`0kB&keX7LTrcmsB0JvVMDTMsj0!uevyo^dUFl^fWHbnKQ@d7Zzeh
zs_!H|a$fQO?x#rAy$vtx$>ms#v)SJjvLESwZse2>IIEj8(qJDt=6w1Sj`=(q^jCKa
zT;h0z`<OM^2ZY9^cm6E<tXl@Q!#oMb1fPbFx;2VpSHT2wvCteJH6IsoQ<1xj@1u?#
zCo%W5%4j_i@mS^?_oP0at@|pn|3E%pkvDJh?1vE9wIcG#g(#10z#8ROE3Q-I(-HOV
zQoLXBVa4w%KCLM8C857d`NN8`&N}3rzeFEnBi|?<?mJSBba@N}-%EKut#SUUotIps
zy!c3=FY_IdK3(<8HNCm(uJb`nwomiPd`H-QM0uId41SyP&#OKk)0ppdmA^^EcFCF<
zcuf32<^NC&p^L(K;;o6$YpZxR5%tefwDTNg9y9btsGiJU20vZ(>>4of^Bq^J{whVj
z;7j|rD#{u#uyc>5Kc@IS#qFy1s^V)Z|G6S|XCogmuRYuzo+re1iqb0s-&uKHlbAk0
zafo7pBK?(2XXlYPNilv*V7|)bxP{(Q<(Dh+p`H2HD{fL0mjUE*90TuF`8O3GQT)E*
z|Fril@KsdT`e)9ZBnOBAAtEZu0pk-00g;!8NeB@w$SWXf3PC^t5yDfT6cqunrB_t6
zKG4wCx7a_mXt94Et*`1;Z?V-@TWGPZwY8$4Xo0Hte&5>PK4)?OiAt@u?BCh*t+gL(
z@0r;%XU|%D*4TJPxo5;bFMLt>vher9KMLOwzAyYx7-)R>b-!kFf&7%xy-lFK_)fxZ
z!d}8MVL#y+LT@YZ>wdkh!26Q9P~~O{=LjzqE*9GLfPP&so|+3D&(%U|E66`8wCe!;
zFU0>w_&Xu>7c9S3$f-K{gphg)@&^m4t{_hp5s_*M;weIEC&&*KQUgJLypW0r^4^yW
zl?~*-DWuMUykEyp-2!=k9Xu%hVIfrx%zr`nig2UQ?$>#l@sHDO<rBiB&|fFn*M~n(
zg)E0ZJfHvRY%Knd<V$Z}`9iJrjXovvyfTy{Vo0Y0?+3rfnDD{p@u?HH-&m<K78O7R
zgK{mwV_2p2>SuuVby)OAP<A(uBzUqWtK2i_(B|E=OC3zK-J%0AMj?~!a!hhRh_o4a
z*&t&NU@WIdDEPb!z(?hE#en5KpYj?bdU*>$`#K<Fzk<ADNhtWd1>mFdDj=@}X_Uun
z#mid(+SdUY`v~&*E|CwOT#kgOyqS>4{i8e_^0d5Fpjn4)F+71vbTHxr^BC_D`f{hD
zQ@gXTtW!CFg>@*$|27}E9}H^|qy3wY{xw4y`^TB3-`^)e<22O*ENp|khS*n@LEcNg
z63`zPVr2JXC781`WUX%v4qDsY$V)#}!{cB*`%1|kzT?{6FAd)NTHlx56g#J@wVVEq
zEBw=3lf0$!D6IH(p6BCR@o7)<Jr9rb^KXRz`NT^4pucfvi+3x4-`;u1-yhl<<X0fq
z`=C#t&TH^i^K`PbqO794;t1GH8n2J{f+zZ~z!UvBD|Q~VEjX#&_V}RpUZBUCb8yhy
zaZ3a|UiqAm@#Lf;2ZbbTCev6pNK$PUa?YRjKYtiA;(607jT`TOp0mA>Q|q+<`O#ot
zK52)hU_SXixQzMaJ1ocvv^>po4k1tToIW~VHSj5K|AC1-vv~x`1K4;nLG>9dDZCHm
z^x$T(^HozpI_j$?&!(pL<v71F$Ds{pRk<(cb`*716-PIUBQw6%(qUEkIvNT%PjO%S
zAqGtraohb(Y*UC$c#8;nkex!7BR}X#_ExfpFtV_j#}Lgekn=FJiR?;jf-;i*(MbLY
zY4&`wZPM&KvPEh3zrY^A>DZx&48f4UBdLH-Am1U8z~+8Ld(3Rs8WfBqtibWdLlq3=
z+H9-vjIXc(1l)tT0;<%4m1+<tBL+2A;cZ{xaENH`GgSelzH~N=Y$HX1H&QfpMhf_c
zHy<idQv{6}&ApMLMKlKoiXnl>Mb^YQj!ps6fu|0}2ttLCBM2iA&B;57ah5)qz{8IP
z(+kWcImKlyn0C_47s>?79YS!m;N+czt2G2vI=EUx*;Wl=))Hx#Yi`|L-BG?GhrG)j
zN$6p9s|oynfXU?IIueu%lL?_3F$cPQ7#2v{Xo?LZ@S-up0*N_@FgRdqfx<Z;=|G+6
z1fFeq*tA3Jff!jj%_LVN<A$C8(XQrMpe!(ne}7SL?U}TUw|0Luz&_$CMy{ZYqxBl(
z@o<|Pk$7oQ>Cts$xpzpKzrrPfvrvOAPpP>PaasNhBPqLdYm~%ghLEr=H#|x{@DLq=
z$Q>_2^m_p^9iruVSJ-a~fX8`T!E6r|``BrFFDxZ54rdgH2hcP7TaD?o{oAu>0QhTT
zS_W>I#q`&WzG>F!pkFik>RH8M<Kl4k!myBjN`BLrF5PdR1p`2q_TQ}`HjRJApZgvi
zkxVmh?E6yT|1WkV0&Vtw@9PuBOozpVh8K8Lai$q+`FGX(H(0-KSHYgF1d*xnzupFr
zO5fPrt?<j{bHpZP>3zuD)|vEW(*5&qrM~Vz%T>GXuG}xvB_%P51x?-ZfkHl0kUxZo
z$?{P|6zZUK&WM@cL)cF^K*;F~^EovkjurADll(=(1;S;*tAs0scL>)CxuA*l9}_+!
zTrcGFDDz(xzAHSOf3HY4T_>;$`5aj3g{JGo!*Z$0nU4eTgT$MT6Z|Og6NunV#|e2C
ziJ!0hCE~v+{#x-jis$-N*1t=<`8EK*PQ0xQ0RJp`^z-LLoCni!BK>vpK=WaO^bb^y
za}t&}-zCUzMIOjU0;abWb{3u}EG43xt;GXo>pXE7tv;^`%E3@D<Wm*-l#o*$^6iD4
zgx!R_gnfml3eOM@6>=pA<=8VSkdsjI(}i<|Ul%SCE*081LiuaO-zvOQ`2U1I6h0<=
zO8C6+1>q*)pM-xCzAb!TxKkMFd~l^8`&}TUevQ11M_^m=W`hFXLHvoro<cr`vfcn;
zm2jkx&!x=2K*$GE@(YA~G9`btkWZuJZxh<|6a0hX`S8j7=Y@O*CBI3?XHD|&3eDC8
zK3C%@d%Tq>or^eG&+a?WtNHPR!)ECTA#O>=XOFW&rKf~N!heEJ``^Lk`WH&49ev#4
zd1fd_#1Kk{)u2XWjQHU5`XB+frC6ylQn=^R4-<8n7*1(jChsG@4vRJk@!uUu@MKL^
zxdL>E_D&ysIX)Ce+wG4@0>6#Hb~#45AH=DMz7ELPSs36c5(+-=0`O6J*B_YC$@1yl
z%UcNA*P)2HkXJ%N!RPV+Gb-;+$SXw}`^Rg?%Uc23*8v&33-Wla`{2ptNQlb&3*>SC
zD6as~%UcDSb$p-BMWHLQjvw>y$tw3Z>?Dts4=lsDPUzFCo46->&$C?y&I6+T+Y&i`
z&5`H(_atbX`dWa6<&f9YGeEY<fa)xl2@t|Lgb%(PF|vCxexJ1=I_(c|654uUKrb&n
zaqn&_?Y+J;aN-FiJyI6-uG9XYnKhWL(=MY<du3&d_21o^D9EcUsO(pHCj6{JpMBDz
zoh`NnC!euB0ZsIvH<pHnR<x=(q@p$S)%oj#UQH_CUHvQYvVP7D<sB*#@8%`q+k-*d
zsI$KGCG3zpE{UK9bUqLA|01@sK4dm=&M4FV)hD42e4BrbY4MzLa`C*o!Nof<$@^F5
zO9Sy|nNoHkw~0KCPxx0Kil*RS{V(7${?&gAE`A=9oPTvzk$?385R~?>PCslAbsA*^
z$&<-JxsSr|uRaT4{wm~OJvZ?pQu4lwO?<HQ)co&udg{RuJ+-47^+slVsMk~Tl9rx&
zBuIv!$&uW4--K-nvB`1R1U)uk%Sla>Bgpn7`wOy&(o@r{pMM2e^MrmF8am+5V0me_
zWAXq_B2C52fB%B*NaJ*~sV~rsYG^m)WBGkS2WQ^|{>Py59|qxA{^OI`t+qJoC*xo4
ze>-c1dsNp;EpSv@%+G}4Mk{^s9=`v{GX%|Wy^+gf2bC^?8a-$<2|V2Rbmjay5?x(7
zq0-2~grSJ$Qkw)NXDNoAU|XYZXFN87-~{6vqZz>?D7f4N3?VqdaH*XUJOs(<-~<n4
zt=@>x9TWN>hB3Ic0H%X0I*j0Y$bUNv9JemlT!^zbSTIf~LWCQUi|a_ZT^~;9ftVAU
zPen3Gwg-hVp(>LD$^u1mcliNLA_Yf3#>sph=QxhBKi;6{Ajty%<taAe%9<_l@H9{R
zh4$X0+to3h=OmIRN73!-{JBD&(!9&*cIji)8g=7{xQE!58y+wp*f!<#M`YKcAzE%B
z#$en%Qtn^w?UsA*TgTG%RlLg@bE)<=YHGuR^QtS0s<ITenLlCo5leF>%>~<0pAebV
z+6`9Oai^g5qd0)AeRg`@1}^D#3dA1LAEql&kvMvE+0auvd#4_ewcX~>x?WM!8QP{^
z@@H~|q7~ina@=oNEbT2L(-OP*Z|!Ns9Ep6KUUyHL+Rxde2<QIM_1V0I`M_IJc|og1
zxr=j_BrXq^e$jnF^SL7vGPhu+eI9yQJ|nm(HCt@XO*%AWO?Dwlb5h0QUSBU;-wm{>
zWxIcJo$T?DOWh`_8uIUmd_Um;A*TsUA0-?stQG#Vb+WIk9b1ozezf7=A<+ET;US*B
z0;n4*CgLHltMdDZ=aiM@2a4xI0QqY1W5k;d4E1Zpn=TCeW#l3Ma^ZDEq}K^eCyV?$
zmA{sV3ApLR(9Yv3_cRgwFT`WFOfE+z<@4Gja?B7@Le7}Tw-@qJhkQ3-FJWKdo^+#U
zDgUd&^MsRxe2k#nJ?TcTRQ@%>mBLlRJB0TL?-M>Cd{p?j@E5{g2{#H~74j*K{drUP
zp)la_LwZt}FXWRA(`|eJv&Tng<$E2ejSrM7S2`c;Sl`A8(CbKToPZyze6KUL@qu)&
zD>dCc_;08jAEGGl7UAu}yM=s!V*VpSuQPo?{9lEeg*li@vV0?9E|142(1o_r@v~_u
z<oNyKeP$o6=k5Mw_m*-Pjs*_4>6rocq(bz;P3N6%hUG$KboB*<%wsqP5h|{|mg|5r
z+3iLj0sOyLnaTkyEW`E{-xz35o(vkds8}f?!zSF1)*zElNI3Oreb+$Hz79xRoBl@<
z3O;W%cuzBnKHQJ<2P2Yq4(MpR%W=OeMLD+1<G}qOPC<;yn}$xMkmiHW<Gm>=Z+%mD
zf22G<Y<hW@g7$Sl#;$_AV@W9ZJl@-)@-{(U3DPK!_g^oM_c&h%Wb8r6<Mr)>CwWhd
z%4>$3H}{Y7IREhS_)N$;Y>VL(T(`5cjvw>yMvRubAHt`yf&%jxe<W0LtOy6g%Vrwe
zWuToZ+P_xlAAZ(9&PaU!o&b$gS_`mH1$k7-`M@?Avh|+FLfDHg%eKB8F|vEH<?J64
z4@SCgm;GSh{51qJ_7jZLHY60hJpaf=Z)x?`@^;?CTHelGN*b#7EM-S<S-5LhetYkS
z*0bOQdhX2);H4K{O%fMXw%i=f3r-oaIX+LGdne^0fB5FyN%VXIPrYY%hv(kmo0Df>
z^w#Z@TEcVhh|S4)-QUWYmw;#Ai{83zUIoh{y#ndKhR(F0FjdjEqFn`jqcmE-g&urQ
z`T@4|-unmOdoOHx_$nL(cPtaZsi5;uM{nP?KG)x1eXp$r4w5G#1O9sL4Xt?IH^?P&
z=!ZVMpS1VaJBLg%rzaao=4}9%S;_k(xX_fG-e2z^)Q6K_o<=MoE+Usqe4io`iB5nV
z-Vn0<^&W}z;AGTruQ?He<jvgnS&MB7F?lE1Q^<1oCBH|ul<a?zMT`Yy^RQiw*r+er
zzGR;#`xCPLDS<oD=!i6X7Fo_PT<%=5zfQ9^kj0RU1*fs@gJheg*;mLGrr8~24@t9!
zU@uW|w|dUc;K`#wu7T^TF4+$o8C;jjUh&@mG`pS-yc0<i*#RULqt@1usBuh99S=H>
zCkhcRK{QvsBq(tA3P{#+xx3RMGIzGs9g1x_%mfAP9)We~(03T`jOoBBjT~Q)bbTL1
z;G_jwR6-3Rw5WmgoU&L0`a_bg(P4!7R&2(_btGI@hk>#{i5(E3Jgg;FIl2a5;ZSV*
zBgSLP&mby)oMmEjEaCt}<PRb$e*#DgtTPyq^@+-#Y?;`w{USuHSFI(w{8=?1El_@M
zMARQZRDQbs5~NkQ{DDN}*K42W0QGsZu+SP?8@lN~2X|PMZLloDjK{E#yM-^GRO>jl
zS9R_5spn50b7AVdiId0ANF6(;N4Mju&z~|YHPgOph1+?`f1s)w-?6f<SWP>j8tEOU
zOr0{m<M=V>POP3dW$ffx<HlECIA-jGiBrbM_OaL*b7#byZtgVKP%OQM)H&tE0r<2I
zh<^$P#09C_!#P+3nmTR3fD<~F!1?eAojY_a>C`@)S{!yfk8X(L@mLUKJpE=CeVW4u
zbM0Wh9wL8#v5!#+HdNE-c5hc5-yVHJ*y2>TPPHMcMgO_(A^v0ahj!+jON_J|;$2sW
zenB*eZa%#yT_SHZWd((cauz3+gqKs32)+k4V|eAqf?|+4ec@|){G5&hyT@`5$Q#%w
z-Z<GjQ5YN)92~X^4haqo4hvcbN5tE)Zgz;KC1P9uH<};fk0csG-4=aXh<}%82yw&Y
z<RB9g84}dzp-bePxmmhZa+%N&T_UaM+-n~9db&h+E2!_^0cn(O`h}$QQh1Kz+@Ja@
z$|7<~^l@uEd#PNRkbjD-H&A%CaEy@uUd-p8H}Px2rNS$P*9kd|WVu^~cL^U7K2F4Q
z+s}m067j(Cg7SYWev|k&#J??mhxm`go4yJ455R$By9X1&w-#^uCh+aWo1O`LFYy&B
zZ+a%wA12=POyJKIZ~7(h)5Omvg1<z(z5fpWO7ZBP?I%Yi_cve2@j^Z&EE2XCb`tWk
zV>z2}0Q-qQO*mL+lMLj4Rs0yCO*D``Q@ouw@E42cG@kOW7TzGV^M~}+;@1fIY|HZh
zU--Px&KuG<h~Ff9UHCWQJHq#cy!a_E<naP#uc<sl>3(gcokx`OdgY$V=VJ`(_Y-=3
z;aTFpDzu3c%1snMSNL_Ioj>GXA^ry8&BEJ+cL^U9J}i7v_>Axs;YQ(W!oLc42tO2N
z>k;`t!~ODWFZZTb>>)XYJg&Ggw$kza^nL(%!`bf#0Ef{64zGpJqC4b$-Ut70RgMHN
zn|VJ$yf%{HN!o#M+lrMUGW38>hPI8CpfODB@d1Aewq(KA0c+p4TTDX1=hcAsG_&|!
zx{ioG_`GT)MBCkj8(BlvOy;3eDK8A@<z0{^uLNV2_eAaopZ$4UxE~7<eI1aoV<3;^
zeDHY-kPz)(X+$3HxnAB1(7q03bcei&kpxdJM_yFkV8~;C*uMfqFK-oS)+s?`ScMDp
z{H){0{Cg0i<?<kWDk~^3k8zz)$+0;o=Vdd^kC(Neqx~Bh*<a2;eE*&VjTuudz`~uV
z)YCISw#mTxLv&^}0rFn59Jlf1h>_ik{fYfU;@)(Jg&3!8cO%app3a>ydfEw{>+24o
zA#_SYx9wa~(yd#!RH|E-5|@zL`<lr)yb0p6=xUJm1JHN$8&|vUekGti44<kTv?Z2b
zxGB~N9+X$M-54u|2j%%kZj5z=2j$5}ZG2>FPyqkQ)zl)=cXFHc@V>kfo|xx9xHZ<a
z3T3L0`}+-7>|DLW$=JBz@|~;y?&SP-!;+n=-*>WJ*|2!$>i2&2`k*(Gt>`_V`Iaz#
z(E3Era8uB$4C^$Tt{;qbo3Zw-E8pMn!>zGFk8h17l8;W^6030eZ*z6#WwA#u#0hZc
zAQ5!LvCp4|9pr?HH~VOS&e8lo1<9k344tFBK@!g!04~G{#-hx@%t++4gS_xOrj(s)
zDS0+QOy-!qE}6F)i5c}H)j}cvspW^6e^O~b%;s??k=GL0&_vpIcaw?HCN#lWX-*q%
z>iJ>LW7*!j_+joH@x$!sMjWs4KHd*=f3&NWn2$jyL(rrz6TAO6=oF$n29Uj%EFxB7
zF30v|MCSy+{4jGudBDUeScv%usHJEJTxV!E$<jIqwu{*Hjy*x_TaN82HXj`@cgk+~
zp}iq5qJ+61J|21IPMONvW{_OZoib0rB*b7S&4^ZEh_5gXL<?Ua>KS=DD$Hi3VSRih
zIxVtR=&h)QFA(*N%-iKcR;sdA>U@R!Sixt0xjiFCzRUK{_l*1)jwO`4tpVvkJtg$B
zgg!=A5h@Vj|G2h}M1RN3tRrDpCEX;GsB$^;>qsm@#Ii`jGM8RkN8-DdKA7-;rPt1{
zBf;KeX@*^AhOpKO%N;_v4l#^POYnkD2VNXlVM?GN_hq+qE(rb)>eFl_ooI7T&;@J|
z8%5}b7{(S{Tt|Y<BAr07`brx~_5h6$u1Caj){E;%JmAs^>wG#1w`)T|Szx_e5TUr{
zQFz3W*jixE+9ATD01xmeM-s*%Mm;FA<nfk$<^X_Qgc+X$%yqjqf~RA)6&!)Bg-q`7
zkw{pG7;(gWHdr-mrLplz_>5fo!22sZ;$FcgMT<>G^{nQ7Qnc6t6wB&|Pl^`faE&AK
zB>V7~CxC^B+&kalNS2)l&mRgQ`~4iG{TygIvoBp9_k_lpUJbS%01pSW>4jHM?@esO
zO($;Jek>c#Off&qFE*HYUQwqm?K{zH^4oBo5I|gUn@-@~GVU62n~hr`?oH$Fm_8FC
zlDQ*odla|F6|o0FE_)Q@PUV*A!Esq@b2DxfBI{={^TV3j^m0~PjQL3%Bk!v7Zjh!u
zeUj2GbDe8u)oZ=veY3uH$gtt%>BYnUv5N9fv(T2-4QKyxr|pa77lF6T@`Bcj@)qYV
z$+<kSG`wQJ&fNbs5JP)n&ZLBx`8EgJES*Fy6F!N~oX0++Gf!XC5uLdoG5cO;UWvA;
z`=#ZY$bWz0c;RH>4B@51CBmzOw+L?&t``1K_+#OtLesUPoqvdLgr^I(+l-jA?|mZM
z+Dbg<Pp5p~rNZSxzt)y|D7L?vh$k)c@rv?KsGR9Uk)Ev+eN*}G33n19=ObYOrx)PO
zu^g~1dC29%6tR=?z0YGl0kXXJd2BvjQO?%i0Be-bM=F+MAaW8!%olQel1~YXgzbf$
zgx!R_gnfml3I_{0cci>*9X)58OrIj0C7df<D70~da^Dhf;|KhW;%yv(zgPSZgq$~1
z{zF2l3dnog%gf?72>&Sbx_dqvv;2obv$cTtYkOPhJekb}=|_mC@sIV)<^t>_zMg*$
zr1w+$X~Mxm?+@Xt;>QRl2qz0?3Fiv=@XmIZ39k`;Tgaz*=KHn2KM;Sv@FC$(gnZm*
zc|OGxe=GdGkk9{2e@B?D)2Bj!`OSphN3pqeM7oV*AiX)V9CZW4G9h&U<n7H_pdYsr
zl<s{Ld!OCjNAZ=)=hHpwe^1DVeDV(nb9r9#-2Is83`BoD@F9=9zb;ydx5o#h`}4!c
zg?(Ui&<%UP%>jqg0)~}^W3c792pzl2`e$FR1M*4pyfSn}e8MQV;dx~!NAz{bZ%3pL
zQXhO?A0*(m87oyr2^8S;LDLdEhYRJgUuPitIv`^c(b49S1W(pvmHQe5Jhhv4t5Gi6
zZhzj8A(QR0J>TwB&|WskSQ*B0iiCpCy8wJWc`e+Sr@Y39Ufx2`z7ELP7|1)8go4lG
zBXv~XNXRQe8s+g?@$y!H_H{tUu7JEFcC)|Bkr$P>6!N&Al=pEqhdWTIDoY;Qy9bfT
zJ~8|Q|Ghj`J}{4w{|`hTCZqElGd^%X7}g?2`?oxD{5XU2`}-tloTgfUg;kK((=$Nd
z)`6h?SZ4Mr$ZLqrVFToqK*-)~4*57}Z7Ep6x0|*(WcwcOya$^@&#n!&IaIS#xGdc9
zb2bOq8}jje$Ffp-9?l8iefWIZ910HG6l=e#vS{OBiT-bdVI@2cpSUA2;KUvA-mwmC
zH?FFTwLesO!6`YYNgu?O+w*(3T7Tk>B+B7=yTir}zuQ^3E!Mux&PCgQ1G>ewBNM-V
z-Qlai!fniX1vZE0@@p!_n9ZU2`gqUSQM5X=g`eUk>*2dtR)?41`MC9cF8y8e1#vUR
zl^a@#pb`hroE30!h96Y6yV$_iKzkrm{yo5j{EtZcFFuwT@x0MYYsZcEUwjfWLS9B`
z|HT8rVAZpkv6FdEfXkR2xb`5VK|=nEk0IG%FjKogP}+ZS1)EFc*>odF9!V~lxQK!i
zi7tSg4%|5Z#m*N*ZsH~+<<TS(|ARb290}>pBg7waZbydmT<qvZt&kc2lcmFR@fb7_
zoQNbh$07zzs+rhr6X+D8vqN+z%jrC>MCA6M+}9A@#~96XaW2H<PiOAQf5!G&urfrv
z2$oZ9XNV{#%b7vJn;;4i8G;eNM2V)2v3U-8O+P}~Yap62^FZ2Ua7$(d&N-(b1|yOz
z#|k@qh32>@TlfOeO6=BbR+`8uid8xqWv!J{SjiWNR+@(jJjKDp>Auo1UuiNc`2wm`
z$nLE`<PZuLTPv6N3O9gg#taokiG97+`}6o}<G!~|3=M|oj%;$4jVl};{%vsKIq@M!
z^Qfi6p`c`&I36UNKg_QqQS6un_Nm7HR%ke3s7s$?4k|`CW?mf$o^q>BVi6*A--Kl@
zeU2F_ZngBmgf*59=gK75wJbvg>)|_(1P%g_gzFJusEDWa<>1YfAVUQO?P{n<AXSD6
zl5VG~34IWuY9~}6V#WH!W{`2MpGjDb7%^0^2WX6NBcd59NN_ihPPosflW@B>6jVC6
z_J??$Yzh&U9Rd$OT_p1q^gu*1fkz+7^NE8UJ(I`%TtpNh@W`_!ah{{+6YZ*tRS^~`
zncZK72z$w`fbTn!;P#`6@Bm^Qt}_4@*wJ=~s6<dl=XC+i1BhgTI=Udz(b;Dsz19^W
zsH5|Ub6he(eO^FhM<Ebf3!|{*F6LnYoB4Wn$<Cz0jHo$d68I@rct-ugJ|kL~eVDzw
z!agHfm_6g+*rgjjBU<=w6yy=j!<!HF`s_2Jg<GRw9FfD<2M!${cw;{l(H{t(?k@^2
z)29=o_4(Jd-!xOtG_#LgQ1=MJ=0P~6IBZS>%}q_<pM<uLaLY`ZLvqY0lFX%@CK(=Z
zI)TQLWLIp0T(iccK<1G0#l{*F9&RR<aBOi=r>==O^5fz1Ch%%))RviO4pc7E;Jn(X
zXqqdR8(v0l*jD31dcHOaY2iULA?`2qdyS+-c>OHv$}z^wEiUS8m4fiq#=WgX5Y}0V
zAe_tY1}q4=c=r|_S~}n>IpZ-q<8USFB0Ftk`NT$_851uYw;P8k4YvH)7)Uq&PqzF(
z{C+3ebfW#)O+WD8`8hjX!TmHJaZm3`@LpT-CGxw%N1RN^{O2(3%k-`Uk9&Q)Pqsg7
zsu4L{KD*tg2V~H`(oZ-*$eA3|`QJ<&E96v%yghOPIddS-Stao*;Y#5h!nHzMTaR*&
ziGN18UPv7Y<!lz3-W~i=c!*<q2V#!Xkr2C*hvH^mzw6-NaWEemkbj5Ty@!Y=5%Zye
z^vBiy(@K9?<u(Zaru=QfZ2h@?fe8C?Am=i`6cKXyN;A>x&8Y-nez~wxXnJ#$8>RAN
zmCkj#EPs*kYee*W2@&N@e-2!sbR2Fg&#Q*@cwZnk6Q+bk!uG;WLK{aY-&=e?;c3Fb
z!Ybk3>_j%cAn$7`zfibDc%|?f;f=yugf{L_{~qx_7Cs_;QuvI}#vjVRDE>9!UxizQ
z+k{kQ@c2-<Ks-ozh%hBA5@y?p{JRXjmETu*s&J@qgwWd|yq##0(x(V#3B8?Yq4*_2
z>RQ;(8-!H0kY6qQq3}n-M};=NQSQIR|Bvuj!ruu0ApEn?`;OTvK6~6}zYF5+M}-`Z
zXs@-<t_SePh_@BE;QjT`P3e2HD^X)bxivy>Uz#j_hR|Ox7mL44m~D5uPU-$znco$E
zyYOD&4}=d29~M%B#r~`pQjtaeuR<!U$bTrL-imxnA$3#aj~7x!MZT|)YAEt&3aO1E
zUn{&sxJXFl6Z3Bt=5m}vm+!BCu$J%d4@vR<KG8~iYhg<0?-wQFy9)hyE+mgXZeRaX
zzRROO#Qk<P98L?k>?|CEEzcEBs|6naXz=AaAdxiBI|Ivc9^wPfJ3~35uS1^q#qVH@
z`rz~WAOU|bu~KEM#X0VeaxKAQn5FG0XMpx~SoA7%v>|r2@1aBY`kji%s0JNv_k#m5
zhEbO7@;Gomh*J@x?G8p_3TZz0ybF*Jm6s1eye25GF`}2Z5VWrYGFA(Dr6d%59_LF@
zd95L6Fw!WG*OHgF0<^CKGPVZt#^d<;;PaLvAu4Y&1abc;uK>}@TLqeRN)Q<i!d!sw
zTKK>`M*d$$%Pqv5i^s|bUv3=|Nc*r2<-BaBv0a9>h|&JdM8}#Tjs0tm===91Xq?Vk
zfQ2G-z9DwCMG(X}qYu7M#K`W&Y9Oy6cD3agr)|A3pqH1nt7ZE?hxN=E(A+ltE>F*f
zzsuA0U~90RT@5z1LDwWNTN7MUzW(sa#Nka2hgGe~>dID|3U>sPAHmx>YhYcAbqeu*
z&e3?U=h%(>nrFB@TpezYuS{%(+GBgLEZmw1k62&0BT-$rBYd-PM|^&)<2#iPR&Lnv
z?9PMU%SieS_#<{YX)l95ct@=GSHPCrfBAZF(@imYSLYi&E!PJ<;}zkih2;S}syAH^
zAM3KNwb*(|Q@qm?=0AFIQT2T;|LqsTHF&G%%4cyR+_}KASsc*(Cg3;`<4r#r;=H2L
zKG$nd3jWSdV_H0?2f2722S}Xt(mvO}f{ge#m{N8jw~4$_gk%og^1<giXM!1@>o!m9
z#w6!+o%1*OT<6p}?Q@+rXNcmh2z|&UmrPt{@)IWma<1j(68D|ZzNG7YCp3<F@k@94
zPUxi(Yn!7R{R4I5mw9U&rz1g6RECX<8-$<<=OjU|H$nG6YywMiEI5hmy<`#bV$bc^
zzKocECfPn@xwHxPG`Ki=5!4I_b;h=eO<?bKEZ+JtR<HTstsi6Cp+ywNTR+B@g3WJ-
zT0uY7<+DaU|5zN$r8)T>(ky30`JL13<6sNk0n4kMAsEiNThnIfz^f#nf{X10!Mj52
zK)%zCvaG;UJrglFhYvGWp&(R+V?ea<1)`PaqrxSuG-jo*bds-B#Y(<_DiyM&MTkpT
zX`Hn(!B@DH6?~>Dpww=ya$jUm^YGrZ@2zrlQ6I6&@kUOo9Fc!Opo@r4JGz9(A<c9^
zI?w<hYh5`=ygoF)jzpzn+#5r7c{Ar~q~3yv8iZS|Q0>KaB<^<UgeQDD3AUPLh;xk&
zp)}qQV2C47A`Ef$ea>HJ`SubI1?_5x<BUm$IFik+{4j!RWjKL%9DKo);C5_&V6Q@P
z$B@pBup!yxNUpS;p@gRpbK$aTD11$Uw7|aJjtF}acX*v62@e@rMPS7QEH!P?)!3J#
zt-x>sui8d9t}BB6Mg5Pi8w_@w%O%XKp9{_cWfUU@v9k#Sj2u-Bu&Xt8Hi3JDx1zAM
zz&ftrnM`xJyj58!!q(-Em;%z}j&OPIFuL5~?3K$M?sK^tE;rKd**=#Y?1Bh;D8Usx
z>k^Po%vqo;WO7IHoVeVP%8b>3VB2}ISus0O*%?u@m%lCLK{-~hu+NAVo)1ZvnB<G<
z7xo#^!i!LFsTH1Gzp&4U7H*A#xCJ64Y|G7aY03@Mmf&j;$3@afM$6Se$o`K2)U&ef
z+m8VB4#K9z;j~oPGzGKOgN;YR`1CVpveGL}oneqlwCCnXZjR>WaBeKa(!vR5;|dQm
zu=If}5sp5+s8grTt=k?cqt}|ocqIxsLHJ8&^kUh7!UJFA?sSn2t_a%-yw&X1bnfqE
zehb3y*oS97nC0G{IuFH@xwN7sVMQyl2K4?^IG07z7Pc@ym1SfzV_N#V1{u@Z)LAn-
z$FS+b%?aFe^`9)*H=m^4^;N6S`3nWKEB4s`3RQ#6oV*A>jnOUhBxj$^_yXA6j*Z-X
zdFL%JC|cBLadJuC<+)39u1I_%{3hPHDlaIB*Ax_$^+16ysIRhu$bLlsb(s8l*x#V)
zaZeG}kLI@Zn})o1RfxiT{NOpLZ-2}B?g6!p-9NeQ?Rdzg4GUEb`w0692MC7<Ia6Z!
zu|m!t$X_H}AY3NAO1M(UCtsFdD{QFk?Nyb3S9mxM3gws$1K5Q;lz8>tb%BznROL=5
zf*&OQEb*hnPY{2h_>06Z7OoI}Pk5j3r^2U*=*N2TFNwEzR?zOB#M`?o;NKPhp~~}V
zp8Yrf9e94Gix2jfPrXF5H6Xpa%5fzx%b%|NVZxD0_qGLZOQ==4*$^Oasmgy#=~oG<
zH>KR$glmW>Z?*#9BT9cvh|^)^IiF*_d|@+TE1}K&kY6O8_ZODut%KNG*jIR}aImmS
zxHlW!ER~xpTqs;3{FczhCEC4F{4K(Jg+CCk6Fww-T=+BL%fb!9KMG$LQsKe<`%swV
z`39daY#}t8GSai(<)Uti<>_~ZSZ{oTFH^dIr)#kID&aZ8(L$<RD96S(aDjMlo4Z2%
zw}dwCQSN&2)X}j1_l5Th9~7F+8TrqN|E2KPLL2|ce@A?_4GuFxlh0MsY{xw409%N+
z>jC`H;yVgE3rmF+Les>d{2=jWlLmjT_=!U5o!K50N5o5nmkYls^tQEI#QW>yF7bA~
zp#EC%R5elF&xHRY{DqL}Cgyuv8?{d4KN3>AMBdxlsAMAFUPwg}d2ef@K8gHDA@xS&
zy{(PvBl3%dxg3{y?mvp@3`BoDC&l~gI{SLA)_LUr)IPGA?f-5DPXYoCt%YN-<$1s<
zv(Q!O!I$fR1kyaG3@rDYQEtO?%20;r>sSJqpJTlF;Pa?c#w|Zqs*IOmhv5GRpU^o}
zD3ARbi0JEpjQt!PrIOkQPx5^fPc!dT2)NeoR3z^l(9w4LW7_l+lw-SW&$mmxOjO=%
zWTuejgU_3Ugs8kE1o8ig@){$0d6$CrbwI|hgS=x&DEPdugOAE<1wkc9qdZ<GULMzh
z_&OkCk3inI-5lpDkr$QMAA(TS<Z=G$<xyisd2EZJ9p(ePU-`g1#=C{S+%1@w?9N{H
zBb5VKXokl4KkNhBW%watw151Pr$2t2(fa;90UD>N7GPlj<n{Cn&>xEfK}Sw|tOoL4
z+)X)_kL+G-Ddd$P@nEF;cG(a1Eh=vv#%UX*`QY32Pg!*H+mP>ObnVu)Ys$jjecz4a
ziNa;!u1)tITJ75Fl1K5Y8Rqxy#LB|WiAll9Rhz>}^lMj$FK4WI>#0dqn}c~<-um;T
zHE;cF9(~?zdF%Cg;pXI|zW7Q;xH)%TUwk3s)fc)2B^8~`-j(ORjM0nbUd2~2{{BMk
zL$#+?Vkh0PN(8?{NAllC!eQ2@`Wxt9Y#mpSdoD8Y`q=jf@to%k@@)Q^$axf8X#NDs
zY{s9+o5%d5{X^jM7|XzAUKHcLhYxU5GR%r4-e7m|N*KC?CTud5O#B*oIh-ityBNoT
z&Q08jZC)@1+u#(W<8O)^gdq7exAx_W4xsD{8$sDxkmJaXWN!JT*e*nD^hZ<<D#&tg
z8k-|I`<O*jWPpW9$=E)Qg-OX+PWF)tlajGFfQ6jhno>UBk6ARXZyjN`?CjE*!L!Ue
z8t8l?4;j;=fma303xsZn=KqYu>5i$f*NRv%%Ld`<4H=3YJHoLcpweLkD7<<@VBKBK
z4!jXW-v4pZMi5#e;zcEb>%*)d{c4j83>51c9ZKM^vzLBIxURBW77DR#hsZBN5UFp^
ziM==AxI^klvK+Gj7O3by9ua8+iN%O0J`lx8syP3}EKp(>L=-=R*v;sfbBKK$Jpo{W
z;(8&X>>#4@*<TB-vE>PKH%TMXW886>F;CteL;n-MGXeF5^S+L2@Y8;0;xT+@;(*lL
z<Bt9cbkyOzVyLh?4-BUjhmDFmcMeAthrLh7cP1*sMyWVIHIeZ>#rF~Fy`1ow{7+>*
zVKHOk`BTP^OWE5Nkv|{j^{QTjnZDFZPBSLLHoJb~z??N@w2o35|66}SHuBBh?C(IN
z4;fEt)UTP2OG9<JZZw()HK)u^I}rQaUx>)ZjbTskL-0;hR*=6aTpV8#%zWy}C-7hV
zMb^h+Y8DCn!^nisLm%55&G8S(1#+3t5Pj@HD9&jDk9$3RtQ#-&{a_)D((M@=6MCLU
z>IgaiB~ljg5F+OCM-fq|gVIkB+8+$cm5J{!93-p~juG<TiE=sTCvt8;TqwL!c%ATO
z;jO~Egr@UCy~oL8=I3=@&yvTa`vsNzt@usi-w^+{c+-KQ{72$V2L|4BUcjSqKq>D;
zVTBOI>**rw_@N&>f9y{yq5a8%x8nvZQF?dbNx}-D9Y2)g<c4x+w<nGh+VKN##}7C|
z>300UFA@JO;Z;JLNhALb@%ITI5I!vYsqksxbHbN|uL%Dn{EN_zC*;2?{sSQgB>T_F
zF45~0x!8<+8{zT7Vj*Y4%r6(3jvV|M;!Q^m-mi-`-8lGZ%AYIzy3lmx$oD!#&ZjB=
zX5nqZyM%UKe2nhNzmLG_-oDW-@q*mH9vg?#0#1X4&!S(NEE$A^=yIT!&7@U`99uqk
zl9Odz_OViB^ll7$05V&G$FNE370v+d>#!&vE?1CH@Od@hJ<Y5IarZSt(hNSY8g#VX
znYj0ELMGcyB62^7y#9S1kg@K_NRd$Rc^80>%B#XX(?9fJm(uch|L}Dv;!McP{1;{N
z79cMwZ(Kwk?}5I5JO)vD=ObfsB*Bx*v*gW$JnkR&7t@8byj7rChxbp0U*aTiiK`FH
zW4uS`%Qb;89xESwxphb&?ZbSO^L3cU{a{#&7~S9bk^SXAwBO$+L5C6j(rU<Sh<<4q
g<ni9>gYOeDvU{<=uzyJ0n|`SkPHI~(4Cv+k9|O{tL;wH)

literal 0
HcmV?d00001

diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c b/Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c
similarity index 94%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c
rename to Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c
index 7828403b..fa7f303e 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.c
@@ -26,7 +26,7 @@
  *  
  *----------------------------------------------------------------------------
  *
- * Portions Copyright © 2016 STMicroelectronics International N.V. All rights reserved.
+ * Portions Copyright � 2016 STMicroelectronics International N.V. All rights reserved.
  * Portions Copyright (c) 2013 ARM LIMITED
  * All rights reserved.
  * Redistribution and use in source and binary forms, with or without
@@ -53,49 +53,6 @@
  * POSSIBILITY OF SUCH DAMAGE.
  *---------------------------------------------------------------------------*/
 
- /**
-  ******************************************************************************
-  * @file    cmsis_os.c
-  * @author  MCD Application Team
-  * @date    13-July-2017
-  * @brief   CMSIS-RTOS API implementation for FreeRTOS V9.0.0
-  ******************************************************************************
-  * @attention
-  *
-  * Redistribution and use in source and binary forms, with or without 
-  * modification, are permitted, provided that the following conditions are met:
-  *
-  * 1. Redistribution of source code must retain the above copyright notice, 
-  *    this list of conditions and the following disclaimer.
-  * 2. Redistributions in binary form must reproduce the above copyright notice,
-  *    this list of conditions and the following disclaimer in the documentation
-  *    and/or other materials provided with the distribution.
-  * 3. Neither the name of STMicroelectronics nor the names of other 
-  *    contributors to this software may be used to endorse or promote products 
-  *    derived from this software without specific written permission.
-  * 4. This software, including modifications and/or derivative works of this 
-  *    software, must execute solely and exclusively on microcontroller or
-  *    microprocessor devices manufactured by or for STMicroelectronics.
-  * 5. Redistribution and use of this software other than as permitted under 
-  *    this license is void and will automatically terminate your rights under 
-  *    this license. 
-  *
-  * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
-  * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
-  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
-  * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
-  * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
-  * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
-  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
-  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
-  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
-  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
-  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-  *
-  ******************************************************************************
-  */ 
-
 #include <string.h>
 #include "cmsis_os.h"
 
@@ -407,7 +364,7 @@ osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void
                       1, // period should be filled when starting the Timer using osTimerStart
                       (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                       (void *) argument,
-                      (TaskFunction_t)timer_def->ptimer,
+                      (TimerCallbackFunction_t)timer_def->ptimer,
                       (StaticTimer_t *)timer_def->controlblock);
   }
   else {
@@ -415,21 +372,21 @@ osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void
                       1, // period should be filled when starting the Timer using osTimerStart
                       (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                       (void *) argument,
-                      (TaskFunction_t)timer_def->ptimer);
+                      (TimerCallbackFunction_t)timer_def->ptimer);
  }
 #elif( configSUPPORT_STATIC_ALLOCATION == 1 )
   return xTimerCreateStatic((const char *)"",
                       1, // period should be filled when starting the Timer using osTimerStart
                       (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                       (void *) argument,
-                      (TaskFunction_t)timer_def->ptimer,
+                      (TimerCallbackFunction_t)timer_def->ptimer,
                       (StaticTimer_t *)timer_def->controlblock);  
 #else
   return xTimerCreate((const char *)"",
                       1, // period should be filled when starting the Timer using osTimerStart
                       (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                       (void *) argument,
-                      (TaskFunction_t)timer_def->ptimer);
+                      (TimerCallbackFunction_t)timer_def->ptimer);
 #endif
 
 #else 
@@ -991,10 +948,7 @@ void *osPoolAlloc (osPoolId pool_id)
   }
   
   for (i = 0; i < pool_id->pool_sz; i++) {
-    index = pool_id->currentIndex + i;
-    if (index >= pool_id->pool_sz) {
-      index = 0;
-    }
+    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
     
     if (pool_id->markers[index] == 0) {
       pool_id->markers[index] = 1;
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h b/Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h
similarity index 95%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h
rename to Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h
index 89a105dc..2f24df0f 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h
@@ -53,51 +53,6 @@
  * POSSIBILITY OF SUCH DAMAGE.
  *---------------------------------------------------------------------------*/
 
- /**
-  ******************************************************************************
-  * @file    cmsis_os.h
-  * @author  MCD Application Team
-  * @date    13-July-2017
-  * @brief   Header of cmsis_os.c
-  *          A new set of APIs are added in addition to existing ones, these APIs 
-  *          are specific to FreeRTOS.
-  ******************************************************************************
-  * @attention
-  *
-  * Redistribution and use in source and binary forms, with or without 
-  * modification, are permitted, provided that the following conditions are met:
-  *
-  * 1. Redistribution of source code must retain the above copyright notice, 
-  *    this list of conditions and the following disclaimer.
-  * 2. Redistributions in binary form must reproduce the above copyright notice,
-  *    this list of conditions and the following disclaimer in the documentation
-  *    and/or other materials provided with the distribution.
-  * 3. Neither the name of STMicroelectronics nor the names of other 
-  *    contributors to this software may be used to endorse or promote products 
-  *    derived from this software without specific written permission.
-  * 4. This software, including modifications and/or derivative works of this 
-  *    software, must execute solely and exclusively on microcontroller or
-  *    microprocessor devices manufactured by or for STMicroelectronics.
-  * 5. Redistribution and use of this software other than as permitted under 
-  *    this license is void and will automatically terminate your rights under 
-  *    this license. 
-  *
-  * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
-  * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
-  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
-  * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
-  * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
-  * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
-  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
-  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
-  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
-  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
-  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-  *
-  ******************************************************************************
-  */
-	
 #include "FreeRTOS.h"
 #include "task.h"
 #include "timers.h"
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/croutine.c b/Firmware/ThirdParty/FreeRTOS/Source/croutine.c
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/croutine.c
rename to Firmware/ThirdParty/FreeRTOS/Source/croutine.c
index 9ce50030..56c8ac29 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/croutine.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/croutine.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/event_groups.c b/Firmware/ThirdParty/FreeRTOS/Source/event_groups.c
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/event_groups.c
rename to Firmware/ThirdParty/FreeRTOS/Source/event_groups.c
index bf4ec246..65a5ff25 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/event_groups.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/event_groups.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h b/Firmware/ThirdParty/FreeRTOS/Source/include/FreeRTOS.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/FreeRTOS.h
index ceb469a7..9d09d91a 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/FreeRTOS.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -241,26 +241,10 @@ extern "C" {
 	#define configASSERT_DEFINED 1
 #endif
 
-/* configPRECONDITION should be defined as configASSERT.
-The CBMC proofs need a way to track assumptions and assertions.
-A configPRECONDITION statement should express an implicit invariant or
-assumption made.  A configASSERT statement should express an invariant that must
-hold explicit before calling the code. */
-#ifndef configPRECONDITION
-	#define configPRECONDITION( X ) configASSERT(X)
-	#define configPRECONDITION_DEFINED 0
-#else
-	#define configPRECONDITION_DEFINED 1
-#endif
-
 #ifndef portMEMORY_BARRIER
 	#define portMEMORY_BARRIER()
 #endif
 
-#ifndef portSOFTWARE_BARRIER
-	#define portSOFTWARE_BARRIER()
-#endif
-
 /* The timers module relies on xTaskGetSchedulerState(). */
 #if configUSE_TIMERS == 1
 
@@ -953,7 +937,6 @@ V8 if desired. */
 	#define pcTimerGetTimerName pcTimerGetName
 	#define pcQueueGetQueueName pcQueueGetName
 	#define vTaskGetTaskInfo vTaskGetInfo
-	#define xTaskGetIdleRunTimeCounter ulTaskGetIdleRunTimeCounter
 
 	/* Backward compatibility within the scheduler code only - these definitions
 	are not really required but are included for completeness. */
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/StackMacros.h b/Firmware/ThirdParty/FreeRTOS/Source/include/StackMacros.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/StackMacros.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/StackMacros.h
index 56439917..3ed8b22d 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/StackMacros.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/StackMacros.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/croutine.h b/Firmware/ThirdParty/FreeRTOS/Source/include/croutine.h
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/croutine.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/croutine.h
index 8d7069c0..8b3b41b9 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/croutine.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/croutine.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -157,7 +157,7 @@ BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPri
  }
 
  // Alternatively, if you do not require any other part of the idle task to
- // execute, the idle task hook can call vCoRoutineSchedule() within an
+ // execute, the idle task hook can call vCoRoutineScheduler() within an
  // infinite loop.
  void vApplicationIdleHook( void )
  {
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/deprecated_definitions.h b/Firmware/ThirdParty/FreeRTOS/Source/include/deprecated_definitions.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/deprecated_definitions.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/deprecated_definitions.h
index 21657b9d..9cece988 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/deprecated_definitions.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/deprecated_definitions.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.h b/Firmware/ThirdParty/FreeRTOS/Source/include/event_groups.h
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/event_groups.h
index a87fdf37..1f38bdb7 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/event_groups.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/list.h b/Firmware/ThirdParty/FreeRTOS/Source/include/list.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/list.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/list.h
index a3e30249..2fb6775f 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/list.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/list.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -183,7 +183,7 @@ typedef struct xLIST
  * Access macro to get the owner of a list item.  The owner of a list item
  * is the object (usually a TCB) that contains the list item.
  *
- * \page listGET_LIST_ITEM_OWNER listSET_LIST_ITEM_OWNER
+ * \page listSET_LIST_ITEM_OWNER listSET_LIST_ITEM_OWNER
  * \ingroup LinkedList
  */
 #define listGET_LIST_ITEM_OWNER( pxListItem )	( ( pxListItem )->pvOwner )
@@ -225,7 +225,7 @@ typedef struct xLIST
 #define listGET_HEAD_ENTRY( pxList )	( ( ( pxList )->xListEnd ).pxNext )
 
 /*
- * Return the next list item.
+ * Return the list item at the head of the list.
  *
  * \page listGET_NEXT listGET_NEXT
  * \ingroup LinkedList
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/message_buffer.h b/Firmware/ThirdParty/FreeRTOS/Source/include/message_buffer.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/message_buffer.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/message_buffer.h
index 0c3edb9c..cfa08cb9 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/message_buffer.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/message_buffer.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -62,10 +62,6 @@
 #ifndef FREERTOS_MESSAGE_BUFFER_H
 #define FREERTOS_MESSAGE_BUFFER_H
 
-#ifndef INC_FREERTOS_H
-	#error "include FreeRTOS.h must appear in source files before include message_buffer.h"
-#endif
-
 /* Message buffers are built onto of stream buffers. */
 #include "stream_buffer.h"
 
@@ -399,10 +395,10 @@ BaseType_t xHigherPriorityTaskWoken = pdFALSE; // Initialised to pdFALSE.
     // priority of the currently executing task was unblocked and a context
     // switch should be performed to ensure the ISR returns to the unblocked
     // task.  In most FreeRTOS ports this is done by simply passing
-    // xHigherPriorityTaskWoken into portYIELD_FROM_ISR(), which will test the
+    // xHigherPriorityTaskWoken into taskYIELD_FROM_ISR(), which will test the
     // variables value, and perform the context switch if necessary.  Check the
     // documentation for the port in use for port specific instructions.
-    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
+    taskYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 }
 </pre>
  * \defgroup xMessageBufferSendFromISR xMessageBufferSendFromISR
@@ -588,10 +584,10 @@ BaseType_t xHigherPriorityTaskWoken = pdFALSE;  // Initialised to pdFALSE.
     // priority of the currently executing task was unblocked and a context
     // switch should be performed to ensure the ISR returns to the unblocked
     // task.  In most FreeRTOS ports this is done by simply passing
-    // xHigherPriorityTaskWoken into portYIELD_FROM_ISR(), which will test the
+    // xHigherPriorityTaskWoken into taskYIELD_FROM_ISR(), which will test the
     // variables value, and perform the context switch if necessary.  Check the
     // documentation for the port in use for port specific instructions.
-    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
+    taskYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 }
 </pre>
  * \defgroup xMessageBufferReceiveFromISR xMessageBufferReceiveFromISR
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_prototypes.h b/Firmware/ThirdParty/FreeRTOS/Source/include/mpu_prototypes.h
similarity index 96%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_prototypes.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/mpu_prototypes.h
index a21b7a66..5d749071 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_prototypes.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/mpu_prototypes.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -69,21 +69,19 @@ void * MPU_pvTaskGetThreadLocalStoragePointer( TaskHandle_t xTaskToQuery, BaseTy
 BaseType_t MPU_xTaskCallApplicationTaskHook( TaskHandle_t xTask, void *pvParameter ) FREERTOS_SYSTEM_CALL;
 TaskHandle_t MPU_xTaskGetIdleTaskHandle( void ) FREERTOS_SYSTEM_CALL;
 UBaseType_t MPU_uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime ) FREERTOS_SYSTEM_CALL;
-uint32_t MPU_ulTaskGetIdleRunTimeCounter( void ) FREERTOS_SYSTEM_CALL;
+TickType_t MPU_xTaskGetIdleRunTimeCounter( void ) FREERTOS_SYSTEM_CALL;
 void MPU_vTaskList( char * pcWriteBuffer ) FREERTOS_SYSTEM_CALL;
 void MPU_vTaskGetRunTimeStats( char *pcWriteBuffer ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait ) FREERTOS_SYSTEM_CALL;
 uint32_t MPU_ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskNotifyStateClear( TaskHandle_t xTask ) FREERTOS_SYSTEM_CALL;
-uint32_t MPU_ulTaskNotifyValueClear( TaskHandle_t xTask, uint32_t ulBitsToClear ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskIncrementTick( void ) FREERTOS_SYSTEM_CALL;
 TaskHandle_t MPU_xTaskGetCurrentTaskHandle( void ) FREERTOS_SYSTEM_CALL;
 void MPU_vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait ) FREERTOS_SYSTEM_CALL;
 void MPU_vTaskMissedYield( void ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTaskGetSchedulerState( void ) FREERTOS_SYSTEM_CALL;
-BaseType_t MPU_xTaskCatchUpTicks( TickType_t xTicksToCatchUp ) FREERTOS_SYSTEM_CALL;
 
 /* MPU versions of queue.h API functions. */
 BaseType_t MPU_xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition ) FREERTOS_SYSTEM_CALL;
@@ -124,7 +122,6 @@ TaskHandle_t MPU_xTimerGetTimerDaemonTaskHandle( void ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTimerPendFunctionCall( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, TickType_t xTicksToWait ) FREERTOS_SYSTEM_CALL;
 const char * MPU_pcTimerGetName( TimerHandle_t xTimer ) FREERTOS_SYSTEM_CALL;
 void MPU_vTimerSetReloadMode( TimerHandle_t xTimer, const UBaseType_t uxAutoReload ) FREERTOS_SYSTEM_CALL;
-UBaseType_t MPU_uxTimerGetReloadMode( TimerHandle_t xTimer ) FREERTOS_SYSTEM_CALL;
 TickType_t MPU_xTimerGetPeriod( TimerHandle_t xTimer ) FREERTOS_SYSTEM_CALL;
 TickType_t MPU_xTimerGetExpiryTime( TimerHandle_t xTimer ) FREERTOS_SYSTEM_CALL;
 BaseType_t MPU_xTimerCreateTimerTask( void ) FREERTOS_SYSTEM_CALL;
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_wrappers.h b/Firmware/ThirdParty/FreeRTOS/Source/include/mpu_wrappers.h
similarity index 96%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_wrappers.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/mpu_wrappers.h
index 5f63d4f2..711393f6 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/mpu_wrappers.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/mpu_wrappers.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -77,13 +77,11 @@ only for ports that are using the MPU. */
 		#define uxTaskGetSystemState					MPU_uxTaskGetSystemState
 		#define vTaskList								MPU_vTaskList
 		#define vTaskGetRunTimeStats					MPU_vTaskGetRunTimeStats
-		#define ulTaskGetIdleRunTimeCounter				MPU_ulTaskGetIdleRunTimeCounter
+		#define xTaskGetIdleRunTimeCounter				MPU_xTaskGetIdleRunTimeCounter
 		#define xTaskGenericNotify						MPU_xTaskGenericNotify
 		#define xTaskNotifyWait							MPU_xTaskNotifyWait
 		#define ulTaskNotifyTake						MPU_ulTaskNotifyTake
 		#define xTaskNotifyStateClear					MPU_xTaskNotifyStateClear
-		#define ulTaskNotifyValueClear					MPU_ulTaskNotifyValueClear
-		#define xTaskCatchUpTicks						MPU_xTaskCatchUpTicks
 
 		#define xTaskGetCurrentTaskHandle				MPU_xTaskGetCurrentTaskHandle
 		#define vTaskSetTimeOutState					MPU_vTaskSetTimeOutState
@@ -129,7 +127,6 @@ only for ports that are using the MPU. */
 		#define xTimerPendFunctionCall					MPU_xTimerPendFunctionCall
 		#define pcTimerGetName							MPU_pcTimerGetName
 		#define vTimerSetReloadMode						MPU_vTimerSetReloadMode
-		#define uxTimerGetReloadMode					MPU_uxTimerGetReloadMode
 		#define xTimerGetPeriod							MPU_xTimerGetPeriod
 		#define xTimerGetExpiryTime						MPU_xTimerGetExpiryTime
 		#define xTimerGenericCommand					MPU_xTimerGenericCommand
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/portable.h b/Firmware/ThirdParty/FreeRTOS/Source/include/portable.h
similarity index 80%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/portable.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/portable.h
index a2099c33..59e81694 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/portable.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/portable.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -118,26 +118,13 @@ extern "C" {
 	#endif
 #endif
 
-/* Used by heap_5.c to define the start address and size of each memory region
-that together comprise the total FreeRTOS heap space. */
+/* Used by heap_5.c. */
 typedef struct HeapRegion
 {
 	uint8_t *pucStartAddress;
 	size_t xSizeInBytes;
 } HeapRegion_t;
 
-/* Used to pass information about the heap out of vPortGetHeapStats(). */
-typedef struct xHeapStats
-{
-	size_t xAvailableHeapSpaceInBytes;		/* The total heap size currently available - this is the sum of all the free blocks, not the largest block that can be allocated. */
-	size_t xSizeOfLargestFreeBlockInBytes; 	/* The maximum size, in bytes, of all the free blocks within the heap at the time vPortGetHeapStats() is called. */
-	size_t xSizeOfSmallestFreeBlockInBytes; /* The minimum size, in bytes, of all the free blocks within the heap at the time vPortGetHeapStats() is called. */
-	size_t xNumberOfFreeBlocks;				/* The number of free memory blocks within the heap at the time vPortGetHeapStats() is called. */
-	size_t xMinimumEverFreeBytesRemaining;	/* The minimum amount of total free memory (sum of all free blocks) there has been in the heap since the system booted. */
-	size_t xNumberOfSuccessfulAllocations;	/* The number of calls to pvPortMalloc() that have returned a valid memory block. */
-	size_t xNumberOfSuccessfulFrees;		/* The number of calls to vPortFree() that has successfully freed a block of memory. */
-} HeapStats_t;
-
 /*
  * Used to define multiple heap regions for use by heap_5.c.  This function
  * must be called before any calls to pvPortMalloc() - not creating a task,
@@ -151,11 +138,6 @@ typedef struct xHeapStats
  */
 void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions ) PRIVILEGED_FUNCTION;
 
-/*
- * Returns a HeapStats_t structure filled with information about the current
- * heap state.
- */
-void vPortGetHeapStats( HeapStats_t *pxHeapStats );
 
 /*
  * Map to the memory management routines required for the port.
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/projdefs.h b/Firmware/ThirdParty/FreeRTOS/Source/include/projdefs.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/projdefs.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/projdefs.h
index 0d95130b..e0458619 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/projdefs.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/projdefs.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/queue.h b/Firmware/ThirdParty/FreeRTOS/Source/include/queue.h
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/queue.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/queue.h
index 52ccca55..3b9da937 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/queue.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/queue.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -1284,7 +1284,7 @@ uint32_t ulVarToSend, ulValReceived;
 	// name of the yield function required is port specific.
 	if( xHigherPriorityTaskWokenByPost )
 	{
-		portYIELD_FROM_ISR();
+		taskYIELD_YIELD_FROM_ISR();
 	}
  }
  </pre>
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h b/Firmware/ThirdParty/FreeRTOS/Source/include/semphr.h
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/semphr.h
index 787c7912..2c106eac 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/semphr.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stack_macros.h b/Firmware/ThirdParty/FreeRTOS/Source/include/stack_macros.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stack_macros.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/stack_macros.h
index b5bac083..18406bbf 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stack_macros.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/stack_macros.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stream_buffer.h b/Firmware/ThirdParty/FreeRTOS/Source/include/stream_buffer.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stream_buffer.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/stream_buffer.h
index a8b68ad6..0f00119e 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/stream_buffer.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/stream_buffer.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -43,7 +43,7 @@
  * (such as xStreamBufferSend()) inside a critical section and set the send
  * block time to 0.  Likewise, if there are to be multiple different readers
  * then the application writer must place each call to a reading API function
- * (such as xStreamBufferReceive()) inside a critical section section and set the
+ * (such as xStreamBufferRead()) inside a critical section section and set the
  * receive block time to 0.
  *
  */
@@ -51,10 +51,6 @@
 #ifndef STREAM_BUFFER_H
 #define STREAM_BUFFER_H
 
-#ifndef INC_FREERTOS_H
-	#error "include FreeRTOS.h must appear in source files before include stream_buffer.h"
-#endif
-
 #if defined( __cplusplus )
 extern "C" {
 #endif
@@ -241,7 +237,7 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
  * (such as xStreamBufferSend()) inside a critical section and set the send
  * block time to 0.  Likewise, if there are to be multiple different readers
  * then the application writer must place each call to a reading API function
- * (such as xStreamBufferReceive()) inside a critical section and set the receive
+ * (such as xStreamBufferRead()) inside a critical section and set the receive
  * block time to 0.
  *
  * Use xStreamBufferSend() to write to a stream buffer from a task.  Use
@@ -339,7 +335,7 @@ size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
  * (such as xStreamBufferSend()) inside a critical section and set the send
  * block time to 0.  Likewise, if there are to be multiple different readers
  * then the application writer must place each call to a reading API function
- * (such as xStreamBufferReceive()) inside a critical section and set the receive
+ * (such as xStreamBufferRead()) inside a critical section and set the receive
  * block time to 0.
  *
  * Use xStreamBufferSend() to write to a stream buffer from a task.  Use
@@ -439,7 +435,7 @@ size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
  * (such as xStreamBufferSend()) inside a critical section and set the send
  * block time to 0.  Likewise, if there are to be multiple different readers
  * then the application writer must place each call to a reading API function
- * (such as xStreamBufferReceive()) inside a critical section and set the receive
+ * (such as xStreamBufferRead()) inside a critical section and set the receive
  * block time to 0.
  *
  * Use xStreamBufferReceive() to read from a stream buffer from a task.  Use
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/task.h b/Firmware/ThirdParty/FreeRTOS/Source/include/task.h
similarity index 93%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/task.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/task.h
index b0cc60b6..f3cf118f 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/task.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/task.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -43,10 +43,10 @@ extern "C" {
  * MACROS AND DEFINITIONS
  *----------------------------------------------------------*/
 
-#define tskKERNEL_VERSION_NUMBER "V10.3.1"
+#define tskKERNEL_VERSION_NUMBER "V10.2.0"
 #define tskKERNEL_VERSION_MAJOR 10
-#define tskKERNEL_VERSION_MINOR 3
-#define tskKERNEL_VERSION_BUILD 1
+#define tskKERNEL_VERSION_MINOR 2
+#define tskKERNEL_VERSION_BUILD 0
 
 /* MPU region parameters passed in ulParameters
  * of MemoryRegion_t struct. */
@@ -314,13 +314,13 @@ is used in assert() statements. */
 	 // an automatic stack variable it might no longer exist, or at least have been corrupted, by the time
 	 // the new task attempts to access it.
 	 xTaskCreate( vTaskCode, "NAME", STACK_SIZE, &ucParameterToPass, tskIDLE_PRIORITY, &xHandle );
-	 configASSERT( xHandle );
+     configASSERT( xHandle );
 
 	 // Use the handle to delete the task.
-	 if( xHandle != NULL )
-	 {
-	 	vTaskDelete( xHandle );
-	 }
+     if( xHandle != NULL )
+     {
+	     vTaskDelete( xHandle );
+     }
  }
    </pre>
  * \defgroup xTaskCreate xTaskCreate
@@ -498,9 +498,9 @@ static const TaskParameters_t xCheckTaskParameters =
 	// for full information.
 	{
 		// Base address					Length	Parameters
-		{ cReadWriteArray,				32,		portMPU_REGION_READ_WRITE },
-		{ cReadOnlyArray,				32,		portMPU_REGION_READ_ONLY },
-		{ cPrivilegedOnlyAccessArray,	128,	portMPU_REGION_PRIVILEGED_READ_WRITE }
+        { cReadWriteArray,				32,		portMPU_REGION_READ_WRITE },
+        { cReadOnlyArray,				32,		portMPU_REGION_READ_ONLY },
+        { cPrivilegedOnlyAccessArray,	128,	portMPU_REGION_PRIVILEGED_READ_WRITE }
 	}
 };
 
@@ -584,9 +584,9 @@ static const TaskParameters_t xCheckTaskParameters =
 	// for full information.
 	{
 		// Base address					Length	Parameters
-		{ cReadWriteArray,				32,		portMPU_REGION_READ_WRITE },
-		{ cReadOnlyArray,				32,		portMPU_REGION_READ_ONLY },
-		{ cPrivilegedOnlyAccessArray,	128,	portMPU_REGION_PRIVILEGED_READ_WRITE }
+        { cReadWriteArray,				32,		portMPU_REGION_READ_WRITE },
+        { cReadOnlyArray,				32,		portMPU_REGION_READ_ONLY },
+        { cPrivilegedOnlyAccessArray,	128,	portMPU_REGION_PRIVILEGED_READ_WRITE }
 	}
 
 	&xTaskBuffer; // Holds the task's data structure.
@@ -831,11 +831,6 @@ void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xT
  * task will leave the Blocked state, and return from whichever function call
  * placed the task into the Blocked state.
  *
- * There is no 'FromISR' version of this function as an interrupt would need to
- * know which object a task was blocked on in order to know which actions to
- * take.  For example, if the task was blocked on a queue the interrupt handler
- * would then need to know if the queue was locked.
- *
  * @param xTask The handle of the task to remove from the Blocked state.
  *
  * @return If the task referenced by xTask was not in the Blocked state then
@@ -1743,7 +1738,7 @@ void vTaskGetRunTimeStats( char *pcWriteBuffer ) PRIVILEGED_FUNCTION; /*lint !e9
 
 /**
 * task. h
-* <PRE>uint32_t ulTaskGetIdleRunTimeCounter( void );</PRE>
+* <PRE>TickType_t xTaskGetIdleRunTimeCounter( void );</PRE>
 *
 * configGENERATE_RUN_TIME_STATS and configUSE_STATS_FORMATTING_FUNCTIONS
 * must both be defined as 1 for this function to be available.  The application
@@ -1758,7 +1753,7 @@ void vTaskGetRunTimeStats( char *pcWriteBuffer ) PRIVILEGED_FUNCTION; /*lint !e9
 * of the accumulated time value depends on the frequency of the timer
 * configured by the portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() macro.
 * While uxTaskGetSystemState() and vTaskGetRunTimeStats() writes the total
-* execution time of each task into a buffer, ulTaskGetIdleRunTimeCounter()
+* execution time of each task into a buffer, xTaskGetIdleRunTimeCounter()
 * returns the total execution time of just the idle task.
 *
 * @return The total run time of the idle task.  This is the amount of time the
@@ -1766,10 +1761,10 @@ void vTaskGetRunTimeStats( char *pcWriteBuffer ) PRIVILEGED_FUNCTION; /*lint !e9
 * frequency configured using the portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() and
 * portGET_RUN_TIME_COUNTER_VALUE() macros.
 *
-* \defgroup ulTaskGetIdleRunTimeCounter ulTaskGetIdleRunTimeCounter
+* \defgroup xTaskGetIdleRunTimeCounter xTaskGetIdleRunTimeCounter
 * \ingroup TaskUtils
 */
-uint32_t ulTaskGetIdleRunTimeCounter( void ) PRIVILEGED_FUNCTION;
+TickType_t xTaskGetIdleRunTimeCounter( void ) PRIVILEGED_FUNCTION;
 
 /**
  * task. h
@@ -2206,121 +2201,6 @@ uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait
  */
 BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask );
 
-/**
-* task. h
-* <PRE>uint32_t ulTaskNotifyValueClear( TaskHandle_t xTask, uint32_t ulBitsToClear );</pre>
-*
-* Clears the bits specified by the ulBitsToClear bit mask in the notification
-* value of the task referenced by xTask.
-*
-* Set ulBitsToClear to 0xffffffff (UINT_MAX on 32-bit architectures) to clear
-* the notification value to 0.  Set ulBitsToClear to 0 to query the task's
-* notification value without clearing any bits.
-*
-* @return The value of the target task's notification value before the bits
-* specified by ulBitsToClear were cleared.
-* \defgroup ulTaskNotifyValueClear ulTaskNotifyValueClear
-* \ingroup TaskNotifications
-*/
-uint32_t ulTaskNotifyValueClear( TaskHandle_t xTask, uint32_t ulBitsToClear ) PRIVILEGED_FUNCTION;
-
-/**
- * task.h
- * <pre>void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )</pre>
- *
- * Capture the current time for future use with xTaskCheckForTimeOut().
- *
- * @param pxTimeOut Pointer to a timeout object into which the current time
- * is to be captured.  The captured time includes the tick count and the number
- * of times the tick count has overflowed since the system first booted.
- * \defgroup vTaskSetTimeOutState vTaskSetTimeOutState
- * \ingroup TaskCtrl
- */
-void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) PRIVILEGED_FUNCTION;
-
-/**
- * task.h
- * <pre>BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait );</pre>
- *
- * Determines if pxTicksToWait ticks has passed since a time was captured
- * using a call to vTaskSetTimeOutState().  The captured time includes the tick
- * count and the number of times the tick count has overflowed.
- *
- * @param pxTimeOut The time status as captured previously using
- * vTaskSetTimeOutState. If the timeout has not yet occurred, it is updated
- * to reflect the current time status.
- * @param pxTicksToWait The number of ticks to check for timeout i.e. if
- * pxTicksToWait ticks have passed since pxTimeOut was last updated (either by
- * vTaskSetTimeOutState() or xTaskCheckForTimeOut()), the timeout has occurred.
- * If the timeout has not occurred, pxTIcksToWait is updated to reflect the
- * number of remaining ticks.
- *
- * @return If timeout has occurred, pdTRUE is returned. Otherwise pdFALSE is
- * returned and pxTicksToWait is updated to reflect the number of remaining
- * ticks.
- *
- * @see https://www.freertos.org/xTaskCheckForTimeOut.html
- *
- * Example Usage:
- * <pre>
-	// Driver library function used to receive uxWantedBytes from an Rx buffer
-	// that is filled by a UART interrupt. If there are not enough bytes in the
-	// Rx buffer then the task enters the Blocked state until it is notified that
-	// more data has been placed into the buffer. If there is still not enough
-	// data then the task re-enters the Blocked state, and xTaskCheckForTimeOut()
-	// is used to re-calculate the Block time to ensure the total amount of time
-	// spent in the Blocked state does not exceed MAX_TIME_TO_WAIT. This
-	// continues until either the buffer contains at least uxWantedBytes bytes,
-	// or the total amount of time spent in the Blocked state reaches
-	// MAX_TIME_TO_WAIT – at which point the task reads however many bytes are
-	// available up to a maximum of uxWantedBytes.
-
-	size_t xUART_Receive( uint8_t *pucBuffer, size_t uxWantedBytes )
-	{
-	size_t uxReceived = 0;
-	TickType_t xTicksToWait = MAX_TIME_TO_WAIT;
-	TimeOut_t xTimeOut;
-
-		// Initialize xTimeOut.  This records the time at which this function
-		// was entered.
-		vTaskSetTimeOutState( &xTimeOut );
-
-		// Loop until the buffer contains the wanted number of bytes, or a
-		// timeout occurs.
-		while( UART_bytes_in_rx_buffer( pxUARTInstance ) < uxWantedBytes )
-		{
-			// The buffer didn't contain enough data so this task is going to
-			// enter the Blocked state. Adjusting xTicksToWait to account for
-			// any time that has been spent in the Blocked state within this
-			// function so far to ensure the total amount of time spent in the
-			// Blocked state does not exceed MAX_TIME_TO_WAIT.
-			if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) != pdFALSE )
-			{
-				//Timed out before the wanted number of bytes were available,
-				// exit the loop.
-				break;
-			}
-
-			// Wait for a maximum of xTicksToWait ticks to be notified that the
-			// receive interrupt has placed more data into the buffer.
-			ulTaskNotifyTake( pdTRUE, xTicksToWait );
-		}
-
-		// Attempt to read uxWantedBytes from the receive buffer into pucBuffer.
-		// The actual number of bytes read (which might be less than
-		// uxWantedBytes) is returned.
-		uxReceived = UART_read_from_receive_buffer( pxUARTInstance,
-													pucBuffer,
-													uxWantedBytes );
-
-		return uxReceived;
-	}
- </pre>
- * \defgroup xTaskCheckForTimeOut xTaskCheckForTimeOut
- * \ingroup TaskCtrl
- */
-BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait ) PRIVILEGED_FUNCTION;
-
 /*-----------------------------------------------------------
  * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
  *----------------------------------------------------------*/
@@ -2437,6 +2317,17 @@ TickType_t uxTaskResetEventItemValue( void ) PRIVILEGED_FUNCTION;
  */
 TaskHandle_t xTaskGetCurrentTaskHandle( void ) PRIVILEGED_FUNCTION;
 
+/*
+ * Capture the current time status for future reference.
+ */
+void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) PRIVILEGED_FUNCTION;
+
+/*
+ * Compare the time status now with that previously captured to see if the
+ * timeout has expired.
+ */
+BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait ) PRIVILEGED_FUNCTION;
+
 /*
  * Shortcut used by the queue implementation to prevent unnecessary call to
  * taskYIELD();
@@ -2492,19 +2383,6 @@ void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle ) PRIVIL
  */
 void vTaskStepTick( const TickType_t xTicksToJump ) PRIVILEGED_FUNCTION;
 
-/* Correct the tick count value after the application code has held
-interrupts disabled for an extended period.  xTicksToCatchUp is the number
-of tick interrupts that have been missed due to interrupts being disabled.
-Its value is not computed automatically, so must be computed by the
-application writer.
-
-This function is similar to vTaskStepTick(), however, unlike
-vTaskStepTick(), xTaskCatchUpTicks() may move the tick count forward past a
-time at which a task should be removed from the blocked state.  That means
-tasks may have to be removed from the blocked state as the tick count is
-moved. */
-BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp ) PRIVILEGED_FUNCTION;
-
 /*
  * Only available when configUSE_TICKLESS_IDLE is set to 1.
  * Provided for use within portSUPPRESS_TICKS_AND_SLEEP() to allow the port
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/timers.h b/Firmware/ThirdParty/FreeRTOS/Source/include/timers.h
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/timers.h
rename to Firmware/ThirdParty/FreeRTOS/Source/include/timers.h
index 1b6d7f97..cb721797 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/include/timers.h
+++ b/Firmware/ThirdParty/FreeRTOS/Source/include/timers.h
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -1234,8 +1234,8 @@ const char * pcTimerGetName( TimerHandle_t xTimer ) PRIVILEGED_FUNCTION; /*lint
 /**
  * void vTimerSetReloadMode( TimerHandle_t xTimer, const UBaseType_t uxAutoReload );
  *
- * Updates a timer to be either an auto-reload timer, in which case the timer
- * automatically resets itself each time it expires, or a one-shot timer, in
+ * Updates a timer to be either an autoreload timer, in which case the timer
+ * automatically resets itself each time it expires, or a one shot timer, in
  * which case the timer will only expire once unless it is manually restarted.
  *
  * @param xTimer The handle of the timer being updated.
@@ -1248,20 +1248,6 @@ const char * pcTimerGetName( TimerHandle_t xTimer ) PRIVILEGED_FUNCTION; /*lint
  */
 void vTimerSetReloadMode( TimerHandle_t xTimer, const UBaseType_t uxAutoReload ) PRIVILEGED_FUNCTION;
 
-/**
-* UBaseType_t uxTimerGetReloadMode( TimerHandle_t xTimer );
-*
-* Queries a timer to determine if it is an auto-reload timer, in which case the timer
-* automatically resets itself each time it expires, or a one-shot timer, in
-* which case the timer will only expire once unless it is manually restarted.
-*
-* @param xTimer The handle of the timer being queried.
-*
-* @return If the timer is an auto-reload timer then pdTRUE is returned, otherwise
-* pdFALSE is returned.
-*/
-UBaseType_t uxTimerGetReloadMode( TimerHandle_t xTimer ) PRIVILEGED_FUNCTION;
-
 /**
  * TickType_t xTimerGetPeriod( TimerHandle_t xTimer );
  *
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/list.c b/Firmware/ThirdParty/FreeRTOS/Source/list.c
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/list.c
rename to Firmware/ThirdParty/FreeRTOS/Source/list.c
index 7618ee8b..21dabdec 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/list.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/list.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c
similarity index 100%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c
rename to Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h
similarity index 100%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h
rename to Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h
diff --git a/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/port.c b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/port.c
new file mode 100644
index 00000000..ce867ee6
--- /dev/null
+++ b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/port.c
@@ -0,0 +1,765 @@
+/*
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * http://www.FreeRTOS.org
+ * http://aws.amazon.com/freertos
+ *
+ * 1 tab == 4 spaces!
+ */
+
+/*-----------------------------------------------------------
+ * Implementation of functions defined in portable.h for the ARM CM4F port.
+ *----------------------------------------------------------*/
+
+/* Scheduler includes. */
+#include "FreeRTOS.h"
+#include "task.h"
+
+#ifndef __VFP_FP__
+	#error This port can only be used when the project options are configured to enable hardware floating point support.
+#endif
+
+#ifndef configSYSTICK_CLOCK_HZ
+	#define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
+	/* Ensure the SysTick is clocked at the same frequency as the core. */
+	#define portNVIC_SYSTICK_CLK_BIT	( 1UL << 2UL )
+#else
+	/* The way the SysTick is clocked is not modified in case it is not the same
+	as the core. */
+	#define portNVIC_SYSTICK_CLK_BIT	( 0 )
+#endif
+
+/* Constants required to manipulate the core.  Registers first... */
+#define portNVIC_SYSTICK_CTRL_REG			( * ( ( volatile uint32_t * ) 0xe000e010 ) )
+#define portNVIC_SYSTICK_LOAD_REG			( * ( ( volatile uint32_t * ) 0xe000e014 ) )
+#define portNVIC_SYSTICK_CURRENT_VALUE_REG	( * ( ( volatile uint32_t * ) 0xe000e018 ) )
+#define portNVIC_SYSPRI2_REG				( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
+/* ...then bits in the registers. */
+#define portNVIC_SYSTICK_INT_BIT			( 1UL << 1UL )
+#define portNVIC_SYSTICK_ENABLE_BIT			( 1UL << 0UL )
+#define portNVIC_SYSTICK_COUNT_FLAG_BIT		( 1UL << 16UL )
+#define portNVIC_PENDSVCLEAR_BIT 			( 1UL << 27UL )
+#define portNVIC_PEND_SYSTICK_CLEAR_BIT		( 1UL << 25UL )
+
+#define portNVIC_PENDSV_PRI					( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
+#define portNVIC_SYSTICK_PRI				( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
+
+/* Constants required to check the validity of an interrupt priority. */
+#define portFIRST_USER_INTERRUPT_NUMBER		( 16 )
+#define portNVIC_IP_REGISTERS_OFFSET_16 	( 0xE000E3F0 )
+#define portAIRCR_REG						( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
+#define portMAX_8_BIT_VALUE					( ( uint8_t ) 0xff )
+#define portTOP_BIT_OF_BYTE					( ( uint8_t ) 0x80 )
+#define portMAX_PRIGROUP_BITS				( ( uint8_t ) 7 )
+#define portPRIORITY_GROUP_MASK				( 0x07UL << 8UL )
+#define portPRIGROUP_SHIFT					( 8UL )
+
+/* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
+#define portVECTACTIVE_MASK					( 0xFFUL )
+
+/* Constants required to manipulate the VFP. */
+#define portFPCCR							( ( volatile uint32_t * ) 0xe000ef34 ) /* Floating point context control register. */
+#define portASPEN_AND_LSPEN_BITS			( 0x3UL << 30UL )
+
+/* Constants required to set up the initial stack. */
+#define portINITIAL_XPSR					( 0x01000000 )
+#define portINITIAL_EXC_RETURN				( 0xfffffffd )
+
+/* The systick is a 24-bit counter. */
+#define portMAX_24_BIT_NUMBER				( 0xffffffUL )
+
+/* For strict compliance with the Cortex-M spec the task start address should
+have bit-0 clear, as it is loaded into the PC on exit from an ISR. */
+#define portSTART_ADDRESS_MASK		( ( StackType_t ) 0xfffffffeUL )
+
+/* A fiddle factor to estimate the number of SysTick counts that would have
+occurred while the SysTick counter is stopped during tickless idle
+calculations. */
+#define portMISSED_COUNTS_FACTOR			( 45UL )
+
+/* Let the user override the pre-loading of the initial LR with the address of
+prvTaskExitError() in case it messes up unwinding of the stack in the
+debugger. */
+#ifdef configTASK_RETURN_ADDRESS
+	#define portTASK_RETURN_ADDRESS	configTASK_RETURN_ADDRESS
+#else
+	#define portTASK_RETURN_ADDRESS	prvTaskExitError
+#endif
+
+/*
+ * Setup the timer to generate the tick interrupts.  The implementation in this
+ * file is weak to allow application writers to change the timer used to
+ * generate the tick interrupt.
+ */
+void vPortSetupTimerInterrupt( void );
+
+/*
+ * Exception handlers.
+ */
+void xPortPendSVHandler( void ) __attribute__ (( naked ));
+void xPortSysTickHandler( void );
+void vPortSVCHandler( void ) __attribute__ (( naked ));
+
+/*
+ * Start first task is a separate function so it can be tested in isolation.
+ */
+static void prvPortStartFirstTask( void ) __attribute__ (( naked ));
+
+/*
+ * Function to enable the VFP.
+ */
+static void vPortEnableVFP( void ) __attribute__ (( naked ));
+
+/*
+ * Used to catch tasks that attempt to return from their implementing function.
+ */
+static void prvTaskExitError( void );
+
+/*-----------------------------------------------------------*/
+
+/* Each task maintains its own interrupt status in the critical nesting
+variable. */
+static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
+
+/*
+ * The number of SysTick increments that make up one tick period.
+ */
+#if( configUSE_TICKLESS_IDLE == 1 )
+	static uint32_t ulTimerCountsForOneTick = 0;
+#endif /* configUSE_TICKLESS_IDLE */
+
+/*
+ * The maximum number of tick periods that can be suppressed is limited by the
+ * 24 bit resolution of the SysTick timer.
+ */
+#if( configUSE_TICKLESS_IDLE == 1 )
+	static uint32_t xMaximumPossibleSuppressedTicks = 0;
+#endif /* configUSE_TICKLESS_IDLE */
+
+/*
+ * Compensate for the CPU cycles that pass while the SysTick is stopped (low
+ * power functionality only.
+ */
+#if( configUSE_TICKLESS_IDLE == 1 )
+	static uint32_t ulStoppedTimerCompensation = 0;
+#endif /* configUSE_TICKLESS_IDLE */
+
+/*
+ * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
+ * FreeRTOS API functions are not called from interrupts that have been assigned
+ * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
+ */
+#if( configASSERT_DEFINED == 1 )
+	 static uint8_t ucMaxSysCallPriority = 0;
+	 static uint32_t ulMaxPRIGROUPValue = 0;
+	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
+#endif /* configASSERT_DEFINED */
+
+/*-----------------------------------------------------------*/
+
+/*
+ * See header file for description.
+ */
+StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
+{
+	/* Simulate the stack frame as it would be created by a context switch
+	interrupt. */
+
+	/* Offset added to account for the way the MCU uses the stack on entry/exit
+	of interrupts, and to ensure alignment. */
+	pxTopOfStack--;
+
+	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
+	pxTopOfStack--;
+	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
+	pxTopOfStack--;
+	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
+
+	/* Save code space by skipping register initialisation. */
+	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
+	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
+
+	/* A save method is being used that requires each task to maintain its
+	own exec return value. */
+	pxTopOfStack--;
+	*pxTopOfStack = portINITIAL_EXC_RETURN;
+
+	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
+
+	return pxTopOfStack;
+}
+/*-----------------------------------------------------------*/
+
+static void prvTaskExitError( void )
+{
+volatile uint32_t ulDummy = 0;
+
+	/* A function that implements a task must not exit or attempt to return to
+	its caller as there is nothing to return to.  If a task wants to exit it
+	should instead call vTaskDelete( NULL ).
+
+	Artificially force an assert() to be triggered if configASSERT() is
+	defined, then stop here so application writers can catch the error. */
+	configASSERT( uxCriticalNesting == ~0UL );
+	portDISABLE_INTERRUPTS();
+	while( ulDummy == 0 )
+	{
+		/* This file calls prvTaskExitError() after the scheduler has been
+		started to remove a compiler warning about the function being defined
+		but never called.  ulDummy is used purely to quieten other warnings
+		about code appearing after this function is called - making ulDummy
+		volatile makes the compiler think the function could return and
+		therefore not output an 'unreachable code' warning for code that appears
+		after it. */
+	}
+}
+/*-----------------------------------------------------------*/
+
+void vPortSVCHandler( void )
+{
+	__asm volatile (
+					"	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
+					"	ldr r1, [r3]					\n" /* Use pxCurrentTCBConst to get the pxCurrentTCB address. */
+					"	ldr r0, [r1]					\n" /* The first item in pxCurrentTCB is the task top of stack. */
+					"	ldmia r0!, {r4-r11, r14}		\n" /* Pop the registers that are not automatically saved on exception entry and the critical nesting count. */
+					"	msr psp, r0						\n" /* Restore the task stack pointer. */
+					"	isb								\n"
+					"	mov r0, #0 						\n"
+					"	msr	basepri, r0					\n"
+					"	bx r14							\n"
+					"									\n"
+					"	.align 4						\n"
+					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
+				);
+}
+/*-----------------------------------------------------------*/
+
+static void prvPortStartFirstTask( void )
+{
+	/* Start the first task.  This also clears the bit that indicates the FPU is
+	in use in case the FPU was used before the scheduler was started - which
+	would otherwise result in the unnecessary leaving of space in the SVC stack
+	for lazy saving of FPU registers. */
+	__asm volatile(
+					" ldr r0, =0xE000ED08 	\n" /* Use the NVIC offset register to locate the stack. */
+					" ldr r0, [r0] 			\n"
+					" ldr r0, [r0] 			\n"
+					" msr msp, r0			\n" /* Set the msp back to the start of the stack. */
+					" mov r0, #0			\n" /* Clear the bit that indicates the FPU is in use, see comment above. */
+					" msr control, r0		\n"
+					" cpsie i				\n" /* Globally enable interrupts. */
+					" cpsie f				\n"
+					" dsb					\n"
+					" isb					\n"
+					" svc 0					\n" /* System call to start first task. */
+					" nop					\n"
+				);
+}
+/*-----------------------------------------------------------*/
+
+/*
+ * See header file for description.
+ */
+BaseType_t xPortStartScheduler( void )
+{
+	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
+	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
+	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );
+
+	#if( configASSERT_DEFINED == 1 )
+	{
+		volatile uint32_t ulOriginalPriority;
+		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
+		volatile uint8_t ucMaxPriorityValue;
+
+		/* Determine the maximum priority from which ISR safe FreeRTOS API
+		functions can be called.  ISR safe functions are those that end in
+		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
+		ensure interrupt entry is as fast and simple as possible.
+
+		Save the interrupt priority value that is about to be clobbered. */
+		ulOriginalPriority = *pucFirstUserPriorityRegister;
+
+		/* Determine the number of priority bits available.  First write to all
+		possible bits. */
+		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
+
+		/* Read the value back to see how many bits stuck. */
+		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
+
+		/* Use the same mask on the maximum system call priority. */
+		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
+
+		/* Calculate the maximum acceptable priority group value for the number
+		of bits read back. */
+		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
+		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
+		{
+			ulMaxPRIGROUPValue--;
+			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
+		}
+
+		#ifdef __NVIC_PRIO_BITS
+		{
+			/* Check the CMSIS configuration that defines the number of
+			priority bits matches the number of priority bits actually queried
+			from the hardware. */
+			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
+		}
+		#endif
+
+		#ifdef configPRIO_BITS
+		{
+			/* Check the FreeRTOS configuration that defines the number of
+			priority bits matches the number of priority bits actually queried
+			from the hardware. */
+			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
+		}
+		#endif
+
+		/* Shift the priority group value back to its position within the AIRCR
+		register. */
+		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
+		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
+
+		/* Restore the clobbered interrupt priority register to its original
+		value. */
+		*pucFirstUserPriorityRegister = ulOriginalPriority;
+	}
+	#endif /* conifgASSERT_DEFINED */
+
+	/* Make PendSV and SysTick the lowest priority interrupts. */
+	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
+	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
+
+	/* Start the timer that generates the tick ISR.  Interrupts are disabled
+	here already. */
+	vPortSetupTimerInterrupt();
+
+	/* Initialise the critical nesting count ready for the first task. */
+	uxCriticalNesting = 0;
+
+	/* Ensure the VFP is enabled - it should be anyway. */
+	vPortEnableVFP();
+
+	/* Lazy save always. */
+	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
+
+	/* Start the first task. */
+	prvPortStartFirstTask();
+
+	/* Should never get here as the tasks will now be executing!  Call the task
+	exit error function to prevent compiler warnings about a static function
+	not being called in the case that the application writer overrides this
+	functionality by defining configTASK_RETURN_ADDRESS.  Call
+	vTaskSwitchContext() so link time optimisation does not remove the
+	symbol. */
+	vTaskSwitchContext();
+	prvTaskExitError();
+
+	/* Should not get here! */
+	return 0;
+}
+/*-----------------------------------------------------------*/
+
+void vPortEndScheduler( void )
+{
+	/* Not implemented in ports where there is nothing to return to.
+	Artificially force an assert. */
+	configASSERT( uxCriticalNesting == 1000UL );
+}
+/*-----------------------------------------------------------*/
+
+void vPortEnterCritical( void )
+{
+	portDISABLE_INTERRUPTS();
+	uxCriticalNesting++;
+
+	/* This is not the interrupt safe version of the enter critical function so
+	assert() if it is being called from an interrupt context.  Only API
+	functions that end in "FromISR" can be used in an interrupt.  Only assert if
+	the critical nesting count is 1 to protect against recursive calls if the
+	assert function also uses a critical section. */
+	if( uxCriticalNesting == 1 )
+	{
+		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
+	}
+}
+/*-----------------------------------------------------------*/
+
+void vPortExitCritical( void )
+{
+	configASSERT( uxCriticalNesting );
+	uxCriticalNesting--;
+	if( uxCriticalNesting == 0 )
+	{
+		portENABLE_INTERRUPTS();
+	}
+}
+/*-----------------------------------------------------------*/
+
+void xPortPendSVHandler( void )
+{
+	/* This is a naked function. */
+
+	__asm volatile
+	(
+	"	mrs r0, psp							\n"
+	"	isb									\n"
+	"										\n"
+	"	ldr	r3, pxCurrentTCBConst			\n" /* Get the location of the current TCB. */
+	"	ldr	r2, [r3]						\n"
+	"										\n"
+	"	tst r14, #0x10						\n" /* Is the task using the FPU context?  If so, push high vfp registers. */
+	"	it eq								\n"
+	"	vstmdbeq r0!, {s16-s31}				\n"
+	"										\n"
+	"	stmdb r0!, {r4-r11, r14}			\n" /* Save the core registers. */
+	"	str r0, [r2]						\n" /* Save the new top of stack into the first member of the TCB. */
+	"										\n"
+	"	stmdb sp!, {r0, r3}					\n"
+	"	mov r0, %0 							\n"
+	"	cpsid i								\n" /* Errata workaround. */
+	"	msr basepri, r0						\n"
+	"	dsb									\n"
+	"	isb									\n"
+	"	cpsie i								\n" /* Errata workaround. */
+	"	bl vTaskSwitchContext				\n"
+	"	mov r0, #0							\n"
+	"	msr basepri, r0						\n"
+	"	ldmia sp!, {r0, r3}					\n"
+	"										\n"
+	"	ldr r1, [r3]						\n" /* The first item in pxCurrentTCB is the task top of stack. */
+	"	ldr r0, [r1]						\n"
+	"										\n"
+	"	ldmia r0!, {r4-r11, r14}			\n" /* Pop the core registers. */
+	"										\n"
+	"	tst r14, #0x10						\n" /* Is the task using the FPU context?  If so, pop the high vfp registers too. */
+	"	it eq								\n"
+	"	vldmiaeq r0!, {s16-s31}				\n"
+	"										\n"
+	"	msr psp, r0							\n"
+	"	isb									\n"
+	"										\n"
+	#ifdef WORKAROUND_PMU_CM001 /* XMC4000 specific errata workaround. */
+		#if WORKAROUND_PMU_CM001 == 1
+	"			push { r14 }				\n"
+	"			pop { pc }					\n"
+		#endif
+	#endif
+	"										\n"
+	"	bx r14								\n"
+	"										\n"
+	"	.align 4							\n"
+	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
+	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
+	);
+}
+/*-----------------------------------------------------------*/
+
+void xPortSysTickHandler( void )
+{
+	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
+	executes all interrupts must be unmasked.  There is therefore no need to
+	save and then restore the interrupt mask value as its value is already
+	known. */
+	portDISABLE_INTERRUPTS();
+	{
+		/* Increment the RTOS tick. */
+		if( xTaskIncrementTick() != pdFALSE )
+		{
+			/* A context switch is required.  Context switching is performed in
+			the PendSV interrupt.  Pend the PendSV interrupt. */
+			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
+		}
+	}
+	portENABLE_INTERRUPTS();
+}
+/*-----------------------------------------------------------*/
+
+#if( configUSE_TICKLESS_IDLE == 1 )
+
+	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
+	{
+	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
+	TickType_t xModifiableIdleTime;
+
+		/* Make sure the SysTick reload value does not overflow the counter. */
+		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
+		{
+			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
+		}
+
+		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
+		is accounted for as best it can be, but using the tickless mode will
+		inevitably result in some tiny drift of the time maintained by the
+		kernel with respect to calendar time. */
+		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
+
+		/* Calculate the reload value required to wait xExpectedIdleTime
+		tick periods.  -1 is used because this code will execute part way
+		through one of the tick periods. */
+		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
+		if( ulReloadValue > ulStoppedTimerCompensation )
+		{
+			ulReloadValue -= ulStoppedTimerCompensation;
+		}
+
+		/* Enter a critical section but don't use the taskENTER_CRITICAL()
+		method as that will mask interrupts that should exit sleep mode. */
+		__asm volatile( "cpsid i" ::: "memory" );
+		__asm volatile( "dsb" );
+		__asm volatile( "isb" );
+
+		/* If a context switch is pending or a task is waiting for the scheduler
+		to be unsuspended then abandon the low power entry. */
+		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
+		{
+			/* Restart from whatever is left in the count register to complete
+			this tick period. */
+			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
+
+			/* Restart SysTick. */
+			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
+
+			/* Reset the reload register to the value required for normal tick
+			periods. */
+			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
+
+			/* Re-enable interrupts - see comments above the cpsid instruction()
+			above. */
+			__asm volatile( "cpsie i" ::: "memory" );
+		}
+		else
+		{
+			/* Set the new reload value. */
+			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
+
+			/* Clear the SysTick count flag and set the count value back to
+			zero. */
+			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
+
+			/* Restart SysTick. */
+			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
+
+			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
+			set its parameter to 0 to indicate that its implementation contains
+			its own wait for interrupt or wait for event instruction, and so wfi
+			should not be executed again.  However, the original expected idle
+			time variable must remain unmodified, so a copy is taken. */
+			xModifiableIdleTime = xExpectedIdleTime;
+			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
+			if( xModifiableIdleTime > 0 )
+			{
+				__asm volatile( "dsb" ::: "memory" );
+				__asm volatile( "wfi" );
+				__asm volatile( "isb" );
+			}
+			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
+
+			/* Re-enable interrupts to allow the interrupt that brought the MCU
+			out of sleep mode to execute immediately.  see comments above
+			__disable_interrupt() call above. */
+			__asm volatile( "cpsie i" ::: "memory" );
+			__asm volatile( "dsb" );
+			__asm volatile( "isb" );
+
+			/* Disable interrupts again because the clock is about to be stopped
+			and interrupts that execute while the clock is stopped will increase
+			any slippage between the time maintained by the RTOS and calendar
+			time. */
+			__asm volatile( "cpsid i" ::: "memory" );
+			__asm volatile( "dsb" );
+			__asm volatile( "isb" );
+
+			/* Disable the SysTick clock without reading the
+			portNVIC_SYSTICK_CTRL_REG register to ensure the
+			portNVIC_SYSTICK_COUNT_FLAG_BIT is not cleared if it is set.  Again,
+			the time the SysTick is stopped for is accounted for as best it can
+			be, but using the tickless mode will inevitably result in some tiny
+			drift of the time maintained by the kernel with respect to calendar
+			time*/
+			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
+
+			/* Determine if the SysTick clock has already counted to zero and
+			been set back to the current reload value (the reload back being
+			correct for the entire expected idle time) or if the SysTick is yet
+			to count to zero (in which case an interrupt other than the SysTick
+			must have brought the system out of sleep mode). */
+			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
+			{
+				uint32_t ulCalculatedLoadValue;
+
+				/* The tick interrupt is already pending, and the SysTick count
+				reloaded with ulReloadValue.  Reset the
+				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
+				period. */
+				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
+
+				/* Don't allow a tiny value, or values that have somehow
+				underflowed because the post sleep hook did something
+				that took too long. */
+				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
+				{
+					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
+				}
+
+				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
+
+				/* As the pending tick will be processed as soon as this
+				function exits, the tick value maintained by the tick is stepped
+				forward by one less than the time spent waiting. */
+				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
+			}
+			else
+			{
+				/* Something other than the tick interrupt ended the sleep.
+				Work out how long the sleep lasted rounded to complete tick
+				periods (not the ulReload value which accounted for part
+				ticks). */
+				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
+
+				/* How many complete tick periods passed while the processor
+				was waiting? */
+				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
+
+				/* The reload value is set to whatever fraction of a single tick
+				period remains. */
+				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
+			}
+
+			/* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
+			again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
+			value. */
+			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
+			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
+			vTaskStepTick( ulCompleteTickPeriods );
+			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
+
+			/* Exit with interrpts enabled. */
+			__asm volatile( "cpsie i" ::: "memory" );
+		}
+	}
+
+#endif /* #if configUSE_TICKLESS_IDLE */
+/*-----------------------------------------------------------*/
+
+/*
+ * Setup the systick timer to generate the tick interrupts at the required
+ * frequency.
+ */
+__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
+{
+	/* Calculate the constants required to configure the tick interrupt. */
+	#if( configUSE_TICKLESS_IDLE == 1 )
+	{
+		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
+		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
+		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
+	}
+	#endif /* configUSE_TICKLESS_IDLE */
+
+	/* Stop and clear the SysTick. */
+	portNVIC_SYSTICK_CTRL_REG = 0UL;
+	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
+
+	/* Configure SysTick to interrupt at the requested rate. */
+	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
+	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
+}
+/*-----------------------------------------------------------*/
+
+/* This is a naked function. */
+static void vPortEnableVFP( void )
+{
+	__asm volatile
+	(
+		"	ldr.w r0, =0xE000ED88		\n" /* The FPU enable bits are in the CPACR. */
+		"	ldr r1, [r0]				\n"
+		"								\n"
+		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
+		"	str r1, [r0]				\n"
+		"	bx r14						"
+	);
+}
+/*-----------------------------------------------------------*/
+
+#if( configASSERT_DEFINED == 1 )
+
+	void vPortValidateInterruptPriority( void )
+	{
+	uint32_t ulCurrentInterrupt;
+	uint8_t ucCurrentPriority;
+
+		/* Obtain the number of the currently executing interrupt. */
+		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
+
+		/* Is the interrupt number a user defined interrupt? */
+		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
+		{
+			/* Look up the interrupt's priority. */
+			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
+
+			/* The following assertion will fail if a service routine (ISR) for
+			an interrupt that has been assigned a priority above
+			configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
+			function.  ISR safe FreeRTOS API functions must *only* be called
+			from interrupts that have been assigned a priority at or below
+			configMAX_SYSCALL_INTERRUPT_PRIORITY.
+
+			Numerically low interrupt priority numbers represent logically high
+			interrupt priorities, therefore the priority of the interrupt must
+			be set to a value equal to or numerically *higher* than
+			configMAX_SYSCALL_INTERRUPT_PRIORITY.
+
+			Interrupts that	use the FreeRTOS API must not be left at their
+			default priority of	zero as that is the highest possible priority,
+			which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
+			and	therefore also guaranteed to be invalid.
+
+			FreeRTOS maintains separate thread and ISR API functions to ensure
+			interrupt entry is as fast and simple as possible.
+
+			The following links provide detailed information:
+			http://www.freertos.org/RTOS-Cortex-M3-M4.html
+			http://www.freertos.org/FAQHelp.html */
+			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
+		}
+
+		/* Priority grouping:  The interrupt controller (NVIC) allows the bits
+		that define each interrupt's priority to be split between bits that
+		define the interrupt's pre-emption priority bits and bits that define
+		the interrupt's sub-priority.  For simplicity all bits must be defined
+		to be pre-emption priority bits.  The following assertion will fail if
+		this is not the case (if some bits represent a sub-priority).
+
+		If the application only uses CMSIS libraries for interrupt
+		configuration then the correct setting can be achieved on all Cortex-M
+		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
+		scheduler.  Note however that some vendor specific peripheral libraries
+		assume a non-zero priority group setting, in which cases using a value
+		of zero will result in unpredictable behaviour. */
+		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
+	}
+
+#endif /* configASSERT_DEFINED */
+
+
diff --git a/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h
new file mode 100644
index 00000000..62543ac7
--- /dev/null
+++ b/Firmware/ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h
@@ -0,0 +1,247 @@
+/*
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * http://www.FreeRTOS.org
+ * http://aws.amazon.com/freertos
+ *
+ * 1 tab == 4 spaces!
+ */
+
+
+#ifndef PORTMACRO_H
+#define PORTMACRO_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*-----------------------------------------------------------
+ * Port specific definitions.
+ *
+ * The settings in this file configure FreeRTOS correctly for the
+ * given hardware and compiler.
+ *
+ * These settings should not be altered.
+ *-----------------------------------------------------------
+ */
+
+/* Type definitions. */
+#define portCHAR		char
+#define portFLOAT		float
+#define portDOUBLE		double
+#define portLONG		long
+#define portSHORT		short
+#define portSTACK_TYPE	uint32_t
+#define portBASE_TYPE	long
+
+typedef portSTACK_TYPE StackType_t;
+typedef long BaseType_t;
+typedef unsigned long UBaseType_t;
+
+#if( configUSE_16_BIT_TICKS == 1 )
+	typedef uint16_t TickType_t;
+	#define portMAX_DELAY ( TickType_t ) 0xffff
+#else
+	typedef uint32_t TickType_t;
+	#define portMAX_DELAY ( TickType_t ) 0xffffffffUL
+
+	/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
+	not need to be guarded with a critical section. */
+	#define portTICK_TYPE_IS_ATOMIC 1
+#endif
+/*-----------------------------------------------------------*/
+
+/* Architecture specifics. */
+#define portSTACK_GROWTH			( -1 )
+#define portTICK_PERIOD_MS			( ( TickType_t ) 1000 / configTICK_RATE_HZ )
+#define portBYTE_ALIGNMENT			8
+/*-----------------------------------------------------------*/
+
+/* Scheduler utilities. */
+#define portYIELD() 															\
+{																				\
+	/* Set a PendSV to request a context switch. */								\
+	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;								\
+																				\
+	/* Barriers are normally not required but do ensure the code is completely	\
+	within the specified behaviour for the architecture. */						\
+	__asm volatile( "dsb" ::: "memory" );										\
+	__asm volatile( "isb" );													\
+}
+
+#define portNVIC_INT_CTRL_REG		( * ( ( volatile uint32_t * ) 0xe000ed04 ) )
+#define portNVIC_PENDSVSET_BIT		( 1UL << 28UL )
+#define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFALSE ) portYIELD()
+#define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
+/*-----------------------------------------------------------*/
+
+/* Critical section management. */
+extern void vPortEnterCritical( void );
+extern void vPortExitCritical( void );
+#define portSET_INTERRUPT_MASK_FROM_ISR()		ulPortRaiseBASEPRI()
+#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)	vPortSetBASEPRI(x)
+#define portDISABLE_INTERRUPTS()				vPortRaiseBASEPRI()
+#define portENABLE_INTERRUPTS()					vPortSetBASEPRI(0)
+#define portENTER_CRITICAL()					vPortEnterCritical()
+#define portEXIT_CRITICAL()						vPortExitCritical()
+
+/*-----------------------------------------------------------*/
+
+/* Task function macros as described on the FreeRTOS.org WEB site.  These are
+not necessary for to use this port.  They are defined so the common demo files
+(which build with all the ports) will build. */
+#define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
+#define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
+/*-----------------------------------------------------------*/
+
+/* Tickless idle/low power functionality. */
+#ifndef portSUPPRESS_TICKS_AND_SLEEP
+	extern void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime );
+	#define portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime ) vPortSuppressTicksAndSleep( xExpectedIdleTime )
+#endif
+/*-----------------------------------------------------------*/
+
+/* Architecture specific optimisations. */
+#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
+	#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
+#endif
+
+#if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1
+
+	/* Generic helper function. */
+	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
+	{
+	uint8_t ucReturn;
+
+		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
+		return ucReturn;
+	}
+
+	/* Check the configuration. */
+	#if( configMAX_PRIORITIES > 32 )
+		#error configUSE_PORT_OPTIMISED_TASK_SELECTION can only be set to 1 when configMAX_PRIORITIES is less than or equal to 32.  It is very rare that a system requires more than 10 to 15 difference priorities as tasks that share a priority will time slice.
+	#endif
+
+	/* Store/clear the ready priorities in a bit map. */
+	#define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )
+	#define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )
+
+	/*-----------------------------------------------------------*/
+
+	#define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31UL - ( uint32_t ) ucPortCountLeadingZeros( ( uxReadyPriorities ) ) )
+
+#endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */
+
+/*-----------------------------------------------------------*/
+
+#ifdef configASSERT
+	void vPortValidateInterruptPriority( void );
+	#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 	vPortValidateInterruptPriority()
+#endif
+
+/* portNOP() is not required by this port. */
+#define portNOP()
+
+#define portINLINE	__inline
+
+#ifndef portFORCE_INLINE
+	#define portFORCE_INLINE inline __attribute__(( always_inline))
+#endif
+
+portFORCE_INLINE static BaseType_t xPortIsInsideInterrupt( void )
+{
+uint32_t ulCurrentInterrupt;
+BaseType_t xReturn;
+
+	/* Obtain the number of the currently executing interrupt. */
+	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
+
+	if( ulCurrentInterrupt == 0 )
+	{
+		xReturn = pdFALSE;
+	}
+	else
+	{
+		xReturn = pdTRUE;
+	}
+
+	return xReturn;
+}
+
+/*-----------------------------------------------------------*/
+
+portFORCE_INLINE static void vPortRaiseBASEPRI( void )
+{
+uint32_t ulNewBASEPRI;
+
+	__asm volatile
+	(
+		"	mov %0, %1												\n"	\
+		"	cpsid i													\n" \
+		"	msr basepri, %0											\n" \
+		"	isb														\n" \
+		"	dsb														\n" \
+		"	cpsie i													\n" \
+		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
+	);
+}
+
+/*-----------------------------------------------------------*/
+
+portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
+{
+uint32_t ulOriginalBASEPRI, ulNewBASEPRI;
+
+	__asm volatile
+	(
+		"	mrs %0, basepri											\n" \
+		"	mov %1, %2												\n"	\
+		"	cpsid i													\n" \
+		"	msr basepri, %1											\n" \
+		"	isb														\n" \
+		"	dsb														\n" \
+		"	cpsie i													\n" \
+		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
+	);
+
+	/* This return will not be reached but is necessary to prevent compiler
+	warnings. */
+	return ulOriginalBASEPRI;
+}
+/*-----------------------------------------------------------*/
+
+portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
+{
+	__asm volatile
+	(
+		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
+	);
+}
+/*-----------------------------------------------------------*/
+
+#define portMEMORY_BARRIER() __asm volatile( "" ::: "memory" )
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* PORTMACRO_H */
+
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/heap_4.c b/Firmware/ThirdParty/FreeRTOS/Source/portable/MemMang/heap_4.c
similarity index 87%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/heap_4.c
rename to Firmware/ThirdParty/FreeRTOS/Source/portable/MemMang/heap_4.c
index eaf443f4..d7cd8a5b 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/portable/MemMang/heap_4.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/portable/MemMang/heap_4.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -97,12 +97,10 @@ static const size_t xHeapStructSize	= ( sizeof( BlockLink_t ) + ( ( size_t ) ( p
 /* Create a couple of list links to mark the start and end of the list. */
 static BlockLink_t xStart, *pxEnd = NULL;
 
-/* Keeps track of the number of calls to allocate and free memory as well as the
-number of free bytes remaining, but says nothing about fragmentation. */
+/* Keeps track of the number of free bytes remaining, but says nothing about
+fragmentation. */
 static size_t xFreeBytesRemaining = 0U;
 static size_t xMinimumEverFreeBytesRemaining = 0U;
-static size_t xNumberOfSuccessfulAllocations = 0;
-static size_t xNumberOfSuccessfulFrees = 0;
 
 /* Gets set to the top bit of an size_t type.  When this bit in the xBlockSize
 member of an BlockLink_t structure is set then the block belongs to the
@@ -223,7 +221,6 @@ void *pvReturn = NULL;
 					by the application and has no "next" block. */
 					pxBlock->xBlockSize |= xBlockAllocatedBit;
 					pxBlock->pxNextFreeBlock = NULL;
-					xNumberOfSuccessfulAllocations++;
 				}
 				else
 				{
@@ -295,7 +292,6 @@ BlockLink_t *pxLink;
 					xFreeBytesRemaining += pxLink->xBlockSize;
 					traceFREE( pv, pxLink->xBlockSize );
 					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
-					xNumberOfSuccessfulFrees++;
 				}
 				( void ) xTaskResumeAll();
 			}
@@ -437,56 +433,4 @@ uint8_t *puc;
 		mtCOVERAGE_TEST_MARKER();
 	}
 }
-/*-----------------------------------------------------------*/
-
-void vPortGetHeapStats( HeapStats_t *pxHeapStats )
-{
-BlockLink_t *pxBlock;
-size_t xBlocks = 0, xMaxSize = 0, xMinSize = portMAX_DELAY; /* portMAX_DELAY used as a portable way of getting the maximum value. */
-
-	vTaskSuspendAll();
-	{
-		pxBlock = xStart.pxNextFreeBlock;
-
-		/* pxBlock will be NULL if the heap has not been initialised.  The heap
-		is initialised automatically when the first allocation is made. */
-		if( pxBlock != NULL )
-		{
-			do
-			{
-				/* Increment the number of blocks and record the largest block seen
-				so far. */
-				xBlocks++;
-
-				if( pxBlock->xBlockSize > xMaxSize )
-				{
-					xMaxSize = pxBlock->xBlockSize;
-				}
-
-				if( pxBlock->xBlockSize < xMinSize )
-				{
-					xMinSize = pxBlock->xBlockSize;
-				}
-
-				/* Move to the next block in the chain until the last block is
-				reached. */
-				pxBlock = pxBlock->pxNextFreeBlock;
-			} while( pxBlock != pxEnd );
-		}
-	}
-	xTaskResumeAll();
-
-	pxHeapStats->xSizeOfLargestFreeBlockInBytes = xMaxSize;
-	pxHeapStats->xSizeOfSmallestFreeBlockInBytes = xMinSize;
-	pxHeapStats->xNumberOfFreeBlocks = xBlocks;
-
-	taskENTER_CRITICAL();
-	{
-		pxHeapStats->xAvailableHeapSpaceInBytes = xFreeBytesRemaining;
-		pxHeapStats->xNumberOfSuccessfulAllocations = xNumberOfSuccessfulAllocations;
-		pxHeapStats->xNumberOfSuccessfulFrees = xNumberOfSuccessfulFrees;
-		pxHeapStats->xMinimumEverFreeBytesRemaining = xMinimumEverFreeBytesRemaining;
-	}
-	taskEXIT_CRITICAL();
-}
 
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/queue.c b/Firmware/ThirdParty/FreeRTOS/Source/queue.c
similarity index 98%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/queue.c
rename to Firmware/ThirdParty/FreeRTOS/Source/queue.c
index b3203b80..d882bf67 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/queue.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/queue.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -203,7 +203,7 @@ static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer
 	 * Checks to see if a queue is a member of a queue set, and if so, notifies
 	 * the queue set that the queue contains data.
 	 */
-	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue ) PRIVILEGED_FUNCTION;
+	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition ) PRIVILEGED_FUNCTION;
 #endif
 
 /*
@@ -373,10 +373,17 @@ Queue_t * const pxQueue = xQueue;
 
 		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 
-		/* Allocate enough space to hold the maximum number of items that
-		can be in the queue at any time.  It is valid for uxItemSize to be
-		zero in the case the queue is used as a semaphore. */
-		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+		if( uxItemSize == ( UBaseType_t ) 0 )
+		{
+			/* There is not going to be a queue storage area. */
+			xQueueSizeInBytes = ( size_t ) 0;
+		}
+		else
+		{
+			/* Allocate enough space to hold the maximum number of items that
+			can be in the queue at any time. */
+			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+		}
 
 		/* Allocate the queue and storage area.  Justification for MISRA
 		deviation as follows:  pvPortMalloc() always ensures returned memory
@@ -770,7 +777,7 @@ Queue_t * const pxQueue = xQueue;
 
 				#if ( configUSE_QUEUE_SETS == 1 )
 				{
-				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
+				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
 					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 
@@ -783,7 +790,7 @@ Queue_t * const pxQueue = xQueue;
 							in the queue has not changed. */
 							mtCOVERAGE_TEST_MARKER();
 						}
-						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 						{
 							/* The queue is a member of a queue set, and posting
 							to the queue set caused a higher priority task to
@@ -983,7 +990,6 @@ Queue_t * const pxQueue = xQueue;
 		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 		{
 			const int8_t cTxLock = pxQueue->cTxLock;
-			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
 			traceQUEUE_SEND_FROM_ISR( pxQueue );
 
@@ -1002,14 +1008,7 @@ Queue_t * const pxQueue = xQueue;
 				{
 					if( pxQueue->pxQueueSetContainer != NULL )
 					{
-						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
-						{
-							/* Do not notify the queue set as an existing item
-							was overwritten in the queue so the number of items
-							in the queue has not changed. */
-							mtCOVERAGE_TEST_MARKER();
-						}
-						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 						{
 							/* The queue is a member of a queue set, and posting
 							to the queue set caused a higher priority task to
@@ -1082,9 +1081,6 @@ Queue_t * const pxQueue = xQueue;
 					{
 						mtCOVERAGE_TEST_MARKER();
 					}
-					
-					/* Not used in this path. */
-					( void ) uxPreviousMessagesWaiting;
 				}
 				#endif /* configUSE_QUEUE_SETS */
 			}
@@ -1177,7 +1173,7 @@ Queue_t * const pxQueue = xQueue;
 				{
 					if( pxQueue->pxQueueSetContainer != NULL )
 					{
-						if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 						{
 							/* The semaphore is a member of a queue set, and
 							posting	to the queue set caused a higher priority
@@ -2189,7 +2185,7 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
 			{
 				if( pxQueue->pxQueueSetContainer != NULL )
 				{
-					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 					{
 						/* The queue is a member of a queue set, and posting to
 						the queue set caused a higher priority task to unblock.
@@ -2879,7 +2875,7 @@ Queue_t * const pxQueue = xQueue;
 
 #if ( configUSE_QUEUE_SETS == 1 )
 
-	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
+	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
 	{
 	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 	BaseType_t xReturn = pdFALSE;
@@ -2896,7 +2892,7 @@ Queue_t * const pxQueue = xQueue;
 			traceQUEUE_SEND( pxQueueSetContainer );
 
 			/* The data copied is the handle of the queue that contains data. */
-			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
+			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 
 			if( cTxLock == queueUNLOCKED )
 			{
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/stream_buffer.c b/Firmware/ThirdParty/FreeRTOS/Source/stream_buffer.c
similarity index 99%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/stream_buffer.c
rename to Firmware/ThirdParty/FreeRTOS/Source/stream_buffer.c
index 7ad5d54a..85519707 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/stream_buffer.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/stream_buffer.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/tasks.c b/Firmware/ThirdParty/FreeRTOS/Source/tasks.c
similarity index 96%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/tasks.c
rename to Firmware/ThirdParty/FreeRTOS/Source/tasks.c
index d9d4feb4..db0516d7 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/tasks.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/tasks.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -300,10 +300,7 @@ typedef struct tskTaskControlBlock 			/* The old naming convention is used to pr
 		responsible for resulting newlib operation.  User must be familiar with
 		newlib and must provide system-wide implementations of the necessary
 		stubs. Be warned that (at the time of writing) the current newlib design
-		implements a system-wide malloc() that must be provided with locks.
-
-		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
-		for additional information. */
+		implements a system-wide malloc() that must be provided with locks. */
 		struct	_reent xNewLib_reent;
 	#endif
 
@@ -340,23 +337,23 @@ PRIVILEGED_DATA TCB_t * volatile pxCurrentTCB = NULL;
 xDelayedTaskList1 and xDelayedTaskList2 could be move to function scople but
 doing so breaks some kernel aware debuggers and debuggers that rely on removing
 the static qualifier. */
-PRIVILEGED_DATA static List_t pxReadyTasksLists[ configMAX_PRIORITIES ];/*< Prioritised ready tasks. */
-PRIVILEGED_DATA static List_t xDelayedTaskList1;						/*< Delayed tasks. */
-PRIVILEGED_DATA static List_t xDelayedTaskList2;						/*< Delayed tasks (two lists are used - one for delays that have overflowed the current tick count. */
-PRIVILEGED_DATA static List_t * volatile pxDelayedTaskList;				/*< Points to the delayed task list currently being used. */
-PRIVILEGED_DATA static List_t * volatile pxOverflowDelayedTaskList;		/*< Points to the delayed task list currently being used to hold tasks that have overflowed the current tick count. */
-PRIVILEGED_DATA static List_t xPendingReadyList;						/*< Tasks that have been readied while the scheduler was suspended.  They will be moved to the ready list when the scheduler is resumed. */
+PRIVILEGED_DATA static List_t pxReadyTasksLists[ configMAX_PRIORITIES ] = { 0 };/*< Prioritised ready tasks. */
+PRIVILEGED_DATA static List_t xDelayedTaskList1 = { 0 };						/*< Delayed tasks. */
+PRIVILEGED_DATA static List_t xDelayedTaskList2 = { 0 };						/*< Delayed tasks (two lists are used - one for delays that have overflowed the current tick count. */
+PRIVILEGED_DATA static List_t * volatile pxDelayedTaskList = NULL;				/*< Points to the delayed task list currently being used. */
+PRIVILEGED_DATA static List_t * volatile pxOverflowDelayedTaskList = NULL;		/*< Points to the delayed task list currently being used to hold tasks that have overflowed the current tick count. */
+PRIVILEGED_DATA static List_t xPendingReadyList = { 0 };						/*< Tasks that have been readied while the scheduler was suspended.  They will be moved to the ready list when the scheduler is resumed. */
 
 #if( INCLUDE_vTaskDelete == 1 )
 
-	PRIVILEGED_DATA static List_t xTasksWaitingTermination;				/*< Tasks that have been deleted - but their memory not yet freed. */
+PRIVILEGED_DATA static List_t xTasksWaitingTermination = { 0 };				/*< Tasks that have been deleted - but their memory not yet freed. */
 	PRIVILEGED_DATA static volatile UBaseType_t uxDeletedTasksWaitingCleanUp = ( UBaseType_t ) 0U;
 
 #endif
 
 #if ( INCLUDE_vTaskSuspend == 1 )
 
-	PRIVILEGED_DATA static List_t xSuspendedTaskList;					/*< Tasks that are currently suspended. */
+	PRIVILEGED_DATA static List_t xSuspendedTaskList = { 0 };					/*< Tasks that are currently suspended. */
 
 #endif
 
@@ -371,7 +368,7 @@ PRIVILEGED_DATA static volatile UBaseType_t uxCurrentNumberOfTasks 	= ( UBaseTyp
 PRIVILEGED_DATA static volatile TickType_t xTickCount 				= ( TickType_t ) configINITIAL_TICK_COUNT;
 PRIVILEGED_DATA static volatile UBaseType_t uxTopReadyPriority 		= tskIDLE_PRIORITY;
 PRIVILEGED_DATA static volatile BaseType_t xSchedulerRunning 		= pdFALSE;
-PRIVILEGED_DATA static volatile TickType_t xPendedTicks 			= ( TickType_t ) 0U;
+PRIVILEGED_DATA static volatile UBaseType_t uxPendedTicks 			= ( UBaseType_t ) 0U;
 PRIVILEGED_DATA static volatile BaseType_t xYieldPending 			= pdFALSE;
 PRIVILEGED_DATA static volatile BaseType_t xNumOfOverflows 			= ( BaseType_t ) 0;
 PRIVILEGED_DATA static UBaseType_t uxTaskNumber 					= ( UBaseType_t ) 0U;
@@ -996,9 +993,7 @@ UBaseType_t x;
 
 	#if ( configUSE_NEWLIB_REENTRANT == 1 )
 	{
-		/* Initialise this task's Newlib reent structure.
-		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
-		for additional information. */
+		/* Initialise this task's Newlib reent structure. */
 		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 	}
 	#endif
@@ -1169,7 +1164,7 @@ static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
 			being deleted. */
 			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 
-			/* Remove task from the ready/delayed list. */
+			/* Remove task from the ready list. */
 			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 			{
 				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
@@ -1209,10 +1204,6 @@ static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
 				check the xTasksWaitingTermination list. */
 				++uxDeletedTasksWaitingCleanUp;
 
-				/* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
-				portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
-				traceTASK_DELETE( pxTCB );
-
 				/* The pre-delete hook is primarily for the Windows simulator,
 				in which Windows specific clean up operations are performed,
 				after which it is not possible to yield away from this task -
@@ -1223,13 +1214,14 @@ static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
 			else
 			{
 				--uxCurrentNumberOfTasks;
-				traceTASK_DELETE( pxTCB );
 				prvDeleteTCB( pxTCB );
 
 				/* Reset the next expected unblock time in case it referred to
 				the task that has just been deleted. */
 				prvResetNextTaskUnblockTime();
 			}
+
+			traceTASK_DELETE( pxTCB );
 		}
 		taskEXIT_CRITICAL();
 
@@ -2049,9 +2041,7 @@ BaseType_t xReturn;
 		#if ( configUSE_NEWLIB_REENTRANT == 1 )
 		{
 			/* Switch Newlib's _impure_ptr variable to point to the _reent
-			structure specific to the task that will run first.
-			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
-			for additional information. */
+			structure specific to the task that will run first. */
 			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 		}
 		#endif /* configUSE_NEWLIB_REENTRANT */
@@ -2113,17 +2103,7 @@ void vTaskSuspendAll( void )
 	BaseType_t.  Please read Richard Barry's reply in the following link to a
 	post in the FreeRTOS support forum before reporting this as a bug! -
 	http://goo.gl/wu4acr */
-
-	/* portSOFRWARE_BARRIER() is only implemented for emulated/simulated ports that
-	do not otherwise exhibit real time behaviour. */
-	portSOFTWARE_BARRIER();
-
-	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
-	is used to allow calls to vTaskSuspendAll() to nest. */
 	++uxSchedulerSuspended;
-
-	/* Enforces ordering for ports and optimised compilers that may otherwise place
-	the above increment elsewhere. */
 	portMEMORY_BARRIER();
 }
 /*----------------------------------------------------------*/
@@ -2250,9 +2230,9 @@ BaseType_t xAlreadyYielded = pdFALSE;
 				not	slip, and that any delayed tasks are resumed at the correct
 				time. */
 				{
-					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
+					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 
-					if( xPendedCounts > ( TickType_t ) 0U )
+					if( uxPendedCounts > ( UBaseType_t ) 0U )
 					{
 						do
 						{
@@ -2264,10 +2244,10 @@ BaseType_t xAlreadyYielded = pdFALSE;
 							{
 								mtCOVERAGE_TEST_MARKER();
 							}
-							--xPendedCounts;
-						} while( xPendedCounts > ( TickType_t ) 0U );
+							--uxPendedCounts;
+						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 
-						xPendedTicks = 0;
+						uxPendedTicks = 0;
 					}
 					else
 					{
@@ -2606,24 +2586,6 @@ implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 #endif /* configUSE_TICKLESS_IDLE */
 /*----------------------------------------------------------*/
 
-BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
-{
-BaseType_t xYieldRequired = pdFALSE;
-
-	/* Must not be called with the scheduler suspended as the implementation
-	relies on xPendedTicks being wound down to 0 in xTaskResumeAll(). */
-	configASSERT( uxSchedulerSuspended == 0 );
-
-	/* Use xPendedTicks to mimic xTicksToCatchUp number of ticks occurring when
-	the scheduler is suspended so the ticks are executed in xTaskResumeAll(). */
-	vTaskSuspendAll();
-	xPendedTicks += xTicksToCatchUp;
-	xYieldRequired = xTaskResumeAll();
-
-	return xYieldRequired;
-}
-/*----------------------------------------------------------*/
-
 #if ( INCLUDE_xTaskAbortDelay == 1 )
 
 	BaseType_t xTaskAbortDelay( TaskHandle_t xTask )
@@ -2655,10 +2617,6 @@ BaseType_t xYieldRequired = pdFALSE;
 					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 					{
 						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
-
-						/* This lets the task know it was forcibly removed from the
-						blocked state so it should not re-evaluate its block time and
-						then block again. */
 						pxTCB->ucDelayAborted = pdTRUE;
 					}
 					else
@@ -2835,7 +2793,7 @@ BaseType_t xSwitchRequired = pdFALSE;
 		{
 			/* Guard against the tick hook being called when the pended tick
 			count is being unwound (when the scheduler is being unlocked). */
-			if( xPendedTicks == ( TickType_t ) 0 )
+			if( uxPendedTicks == ( UBaseType_t ) 0U )
 			{
 				vApplicationTickHook();
 			}
@@ -2845,23 +2803,10 @@ BaseType_t xSwitchRequired = pdFALSE;
 			}
 		}
 		#endif /* configUSE_TICK_HOOK */
-
-		#if ( configUSE_PREEMPTION == 1 )
-		{
-			if( xYieldPending != pdFALSE )
-			{
-				xSwitchRequired = pdTRUE;
-			}
-			else
-			{
-				mtCOVERAGE_TEST_MARKER();
-			}
-		}
-		#endif /* configUSE_PREEMPTION */
 	}
 	else
 	{
-		++xPendedTicks;
+		++uxPendedTicks;
 
 		/* The tick hook gets called at regular intervals, even if the
 		scheduler is locked. */
@@ -2872,6 +2817,19 @@ BaseType_t xSwitchRequired = pdFALSE;
 		#endif
 	}
 
+	#if ( configUSE_PREEMPTION == 1 )
+	{
+		if( xYieldPending != pdFALSE )
+		{
+			xSwitchRequired = pdTRUE;
+		}
+		else
+		{
+			mtCOVERAGE_TEST_MARKER();
+		}
+	}
+	#endif /* configUSE_PREEMPTION */
+
 	return xSwitchRequired;
 }
 /*-----------------------------------------------------------*/
@@ -2986,7 +2944,6 @@ BaseType_t xSwitchRequired = pdFALSE;
 #endif /* configUSE_APPLICATION_TASK_TAG */
 /*-----------------------------------------------------------*/
 
-__attribute__((used))
 void vTaskSwitchContext( void )
 {
 	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
@@ -3052,9 +3009,7 @@ void vTaskSwitchContext( void )
 		#if ( configUSE_NEWLIB_REENTRANT == 1 )
 		{
 			/* Switch Newlib's _impure_ptr variable to point to the _reent
-			structure specific to this task.
-			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
-			for additional information. */
+			structure specific to this task. */
 			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 		}
 		#endif /* configUSE_NEWLIB_REENTRANT */
@@ -3221,20 +3176,6 @@ TCB_t *pxUnblockedTCB;
 	configASSERT( pxUnblockedTCB );
 	( void ) uxListRemove( pxEventListItem );
 
-	#if( configUSE_TICKLESS_IDLE != 0 )
-	{
-		/* If a task is blocked on a kernel object then xNextTaskUnblockTime
-		might be set to the blocked task's time out time.  If the task is
-		unblocked for a reason other than a timeout xNextTaskUnblockTime is
-		normally left unchanged, because it is automatically reset to a new
-		value when the tick count equals xNextTaskUnblockTime.  However if
-		tickless idling is used it might be more important to enter sleep mode
-		at the earliest possible time - so reset xNextTaskUnblockTime here to
-		ensure it is updated at the earliest possible time. */
-		prvResetNextTaskUnblockTime();
-	}
-	#endif
-
 	/* Remove the task from the delayed list and add it to the ready list.  The
 	scheduler is suspended so interrupts will not be accessing the ready
 	lists. */
@@ -3515,8 +3456,6 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
 	const UBaseType_t uxNonApplicationTasks = 1;
 	eSleepModeStatus eReturn = eStandardSleep;
 
-		/* This function must be called from a critical section. */
-
 		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 		{
 			/* A task was made ready while the scheduler was suspended. */
@@ -3558,7 +3497,6 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
 		if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
 		{
 			pxTCB = prvGetTCBFromHandle( xTaskToSet );
-			configASSERT( pxTCB != NULL );
 			pxTCB->pvThreadLocalStoragePointers[ xIndex ] = pvValue;
 		}
 	}
@@ -3893,9 +3831,7 @@ static void prvCheckTasksWaitingTermination( void )
 		portCLEAN_UP_TCB( pxTCB );
 
 		/* Free up the memory allocated by the scheduler for the task.  It is up
-		to the task to free any memory allocated at the application level.
-		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
-		for additional information. */
+		to the task to free any memory allocated at the application level. */
 		#if ( configUSE_NEWLIB_REENTRANT == 1 )
 		{
 			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
@@ -4045,10 +3981,7 @@ TCB_t *pxTCB;
 				{
 					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 					{
-						/* It is known that the task is in its ready list so
-						there is no need to check again and the port level
-						reset macro can be called directly. */
-						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
+						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 					}
 					else
 					{
@@ -4128,7 +4061,7 @@ TCB_t *pxTCB;
 					the mutex.  If the mutex is held by a task then it cannot be
 					given from an interrupt, and if a mutex is given by the
 					holding task then it must be the running state task.  Remove
-					the holding task from the ready/delayed list. */
+					the holding task from the ready list. */
 					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 					{
 						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
@@ -4249,10 +4182,7 @@ TCB_t *pxTCB;
 					{
 						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 						{
-							/* It is known that the task is in its ready list so
-							there is no need to check again and the port level
-							reset macro can be called directly. */
-							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
+							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 						}
 						else
 						{
@@ -5106,6 +5036,7 @@ TickType_t uxReturn;
 	}
 
 #endif /* configUSE_TASK_NOTIFICATIONS */
+
 /*-----------------------------------------------------------*/
 
 #if( configUSE_TASK_NOTIFICATIONS == 1 )
@@ -5139,39 +5070,11 @@ TickType_t uxReturn;
 #endif /* configUSE_TASK_NOTIFICATIONS */
 /*-----------------------------------------------------------*/
 
-#if( configUSE_TASK_NOTIFICATIONS == 1 )
-
-	uint32_t ulTaskNotifyValueClear( TaskHandle_t xTask, uint32_t ulBitsToClear )
-	{
-	TCB_t *pxTCB;
-	uint32_t ulReturn;
-
-		/* If null is passed in here then it is the calling task that is having
-		its notification state cleared. */
-		pxTCB = prvGetTCBFromHandle( xTask );
-
-		taskENTER_CRITICAL();
-		{
-			/* Return the notification as it was before the bits were cleared,
-			then clear the bit mask. */
-			ulReturn = pxCurrentTCB->ulNotifiedValue;
-			pxTCB->ulNotifiedValue &= ~ulBitsToClear;
-		}
-		taskEXIT_CRITICAL();
-
-		return ulReturn;
-	}
-
-#endif /* configUSE_TASK_NOTIFICATIONS */
-/*-----------------------------------------------------------*/
-
 #if( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) )
-
-	uint32_t ulTaskGetIdleRunTimeCounter( void )
+	TickType_t xTaskGetIdleRunTimeCounter( void )
 	{
 		return xIdleTaskHandle->ulRunTimeCounter;
 	}
-
 #endif
 /*-----------------------------------------------------------*/
 
diff --git a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/timers.c b/Firmware/ThirdParty/FreeRTOS/Source/timers.c
similarity index 97%
rename from Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/timers.c
rename to Firmware/ThirdParty/FreeRTOS/Source/timers.c
index 00200b8f..59b3840d 100644
--- a/Firmware/Board/v3/Middlewares/Third_Party/FreeRTOS/Source/timers.c
+++ b/Firmware/ThirdParty/FreeRTOS/Source/timers.c
@@ -1,6 +1,6 @@
 /*
- * FreeRTOS Kernel V10.3.1
- * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ * FreeRTOS Kernel V10.2.1
+ * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
  *
  * Permission is hereby granted, free of charge, to any person obtaining a copy of
  * this software and associated documentation files (the "Software"), to deal in
@@ -132,10 +132,10 @@ timer service task is allowed to access these lists.
 xActiveTimerList1 and xActiveTimerList2 could be at function scope but that
 breaks some kernel aware debuggers, and debuggers that reply on removing the
 static qualifier. */
-PRIVILEGED_DATA static List_t xActiveTimerList1;
-PRIVILEGED_DATA static List_t xActiveTimerList2;
-PRIVILEGED_DATA static List_t *pxCurrentTimerList;
-PRIVILEGED_DATA static List_t *pxOverflowTimerList;
+PRIVILEGED_DATA static List_t xActiveTimerList1 = { 0 };
+PRIVILEGED_DATA static List_t xActiveTimerList2 = { 0 };
+PRIVILEGED_DATA static List_t *pxCurrentTimerList = NULL;
+PRIVILEGED_DATA static List_t *pxOverflowTimerList = NULL;
 
 /* A queue that is used to send commands to the timer service task. */
 PRIVILEGED_DATA static QueueHandle_t xTimerQueue = NULL;
@@ -182,7 +182,7 @@ static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const Tic
 
 /*
  * An active timer has reached its expire time.  Reload the timer if it is an
- * auto-reload timer, then call its callback.
+ * auto reload timer, then call its callback.
  */
 static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow ) PRIVILEGED_FUNCTION;
 
@@ -292,7 +292,7 @@ BaseType_t xReturn = pdFAIL;
 		if( pxNewTimer != NULL )
 		{
 			/* Status is thus far zero as the timer is not created statically
-			and has not been started.  The auto-reload bit may get set in
+			and has not been started.  The autoreload bit may get set in
 			prvInitialiseNewTimer. */
 			pxNewTimer->ucStatus = 0x00;
 			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
@@ -334,7 +334,7 @@ BaseType_t xReturn = pdFAIL;
 		{
 			/* Timers can be created statically or dynamically so note this
 			timer was created statically in case it is later deleted.  The
-			auto-reload bit may get set in prvInitialiseNewTimer(). */
+			autoreload bit may get set in prvInitialiseNewTimer(). */
 			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 
 			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
@@ -459,31 +459,6 @@ Timer_t * pxTimer =  xTimer;
 }
 /*-----------------------------------------------------------*/
 
-UBaseType_t uxTimerGetReloadMode( TimerHandle_t xTimer )
-{
-Timer_t * pxTimer =  xTimer;
-UBaseType_t uxReturn;
-
-	configASSERT( xTimer );
-	taskENTER_CRITICAL();
-	{
-		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) == 0 )
-		{
-			/* Not an auto-reload timer. */
-			uxReturn = ( UBaseType_t ) pdFALSE;
-		}
-		else
-		{
-			/* Is an auto-reload timer. */
-			uxReturn = ( UBaseType_t ) pdTRUE;
-		}
-	}
-	taskEXIT_CRITICAL();
-
-	return uxReturn;
-}
-/*-----------------------------------------------------------*/
-
 TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
 {
 Timer_t * pxTimer =  xTimer;
@@ -514,7 +489,7 @@ Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTi
 	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 	traceTIMER_EXPIRED( pxTimer );
 
-	/* If the timer is an auto-reload timer then calculate the next
+	/* If the timer is an auto reload timer then calculate the next
 	expiry time and re-insert the timer in the list of active timers. */
 	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 	{
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_can.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pcd_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
diff --git a/Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c b/Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c
similarity index 100%
rename from Firmware/Board/v3/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c
rename to Firmware/ThirdParty/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_usb.c
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h b/Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
new file mode 100644
index 00000000..2d838d14
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h
@@ -0,0 +1,183 @@
+/**
+  ******************************************************************************
+  * @file    usbd_cdc.h
+  * @author  MCD Application Team
+  * @brief   header file for the usbd_cdc.c file.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __USB_CDC_H
+#define __USB_CDC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include  "usbd_ioreq.h"
+
+/** @addtogroup STM32_USB_DEVICE_LIBRARY
+  * @{
+  */
+
+/** @defgroup usbd_cdc
+  * @brief This file is the Header file for usbd_cdc.c
+  * @{
+  */
+
+
+/** @defgroup usbd_cdc_Exported_Defines
+  * @{
+  */
+#define CDC_IN_EP                                   0x81U  /* EP1 for data IN */
+#define CDC_OUT_EP                                  0x01U  /* EP1 for data OUT */
+#define CDC_CMD_EP                                  0x82U  /* EP2 for CDC commands */
+#define ODRIVE_IN_EP                                0x83  /* EP3 IN: ODrive device TX endpoint */
+#define ODRIVE_OUT_EP                               0x03  /* EP3 OUT: ODrive device RX endpoint */
+
+#ifndef CDC_HS_BINTERVAL
+#define CDC_HS_BINTERVAL                            0x10U
+#endif /* CDC_HS_BINTERVAL */
+
+#ifndef CDC_FS_BINTERVAL
+#define CDC_FS_BINTERVAL                            0x10U
+#endif /* CDC_FS_BINTERVAL */
+
+/* CDC Endpoints parameters: you can fine tune these values depending on the needed baudrates and performance. */
+#define CDC_DATA_HS_MAX_PACKET_SIZE                 64U  /* Endpoint IN & OUT Packet size */
+#define CDC_DATA_FS_MAX_PACKET_SIZE                 64U  /* Endpoint IN & OUT Packet size */
+#define CDC_CMD_PACKET_SIZE                         8U  /* Control Endpoint Packet size */
+
+#define USB_CDC_CONFIG_DESC_SIZ                     (67 + 39)
+#define CDC_DATA_HS_IN_PACKET_SIZE                  CDC_DATA_HS_MAX_PACKET_SIZE
+#define CDC_DATA_HS_OUT_PACKET_SIZE                 CDC_DATA_HS_MAX_PACKET_SIZE
+
+#define CDC_DATA_FS_IN_PACKET_SIZE                  CDC_DATA_FS_MAX_PACKET_SIZE
+#define CDC_DATA_FS_OUT_PACKET_SIZE                 CDC_DATA_FS_MAX_PACKET_SIZE
+
+/*---------------------------------------------------------------------*/
+/*  CDC definitions                                                    */
+/*---------------------------------------------------------------------*/
+#define CDC_SEND_ENCAPSULATED_COMMAND               0x00U
+#define CDC_GET_ENCAPSULATED_RESPONSE               0x01U
+#define CDC_SET_COMM_FEATURE                        0x02U
+#define CDC_GET_COMM_FEATURE                        0x03U
+#define CDC_CLEAR_COMM_FEATURE                      0x04U
+#define CDC_SET_LINE_CODING                         0x20U
+#define CDC_GET_LINE_CODING                         0x21U
+#define CDC_SET_CONTROL_LINE_STATE                  0x22U
+#define CDC_SEND_BREAK                              0x23U
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_CORE_Exported_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+typedef struct
+{
+  uint32_t bitrate;
+  uint8_t  format;
+  uint8_t  paritytype;
+  uint8_t  datatype;
+} USBD_CDC_LineCodingTypeDef;
+
+typedef struct _USBD_CDC_Itf
+{
+  int8_t (* Init)(void);
+  int8_t (* DeInit)(void);
+  int8_t (* Control)(uint8_t cmd, uint8_t *pbuf, uint16_t length);
+  int8_t (* Receive)(uint8_t *Buf, uint32_t *Len, uint8_t endpoint_pair);
+  int8_t (* TransmitCplt)(uint8_t *Buf, uint32_t *Len, uint8_t epnum);
+} USBD_CDC_ItfTypeDef;
+
+typedef struct
+{
+  uint8_t* Buffer;
+  uint32_t Length;
+  volatile uint8_t State;
+}
+USBD_CDC_EP_HandleTypeDef;
+
+typedef struct
+{
+  uint32_t data[CDC_DATA_HS_MAX_PACKET_SIZE / 4U];      /* Force 32bits alignment */
+  uint8_t  CmdOpCode;
+  uint8_t  CmdLength;
+  
+  USBD_CDC_EP_HandleTypeDef CDC_Tx;
+  USBD_CDC_EP_HandleTypeDef CDC_Rx;
+
+  USBD_CDC_EP_HandleTypeDef ODRIVE_Tx;
+  USBD_CDC_EP_HandleTypeDef ODRIVE_Rx;
+
+} USBD_CDC_HandleTypeDef;
+
+
+
+/** @defgroup USBD_CORE_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_CORE_Exported_Variables
+  * @{
+  */
+
+extern USBD_ClassTypeDef USBD_CDC;
+#define USBD_CDC_CLASS &USBD_CDC
+/**
+  * @}
+  */
+
+/** @defgroup USB_CORE_Exported_Functions
+  * @{
+  */
+uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
+                                   USBD_CDC_ItfTypeDef *fops);
+
+uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff,
+                             uint32_t length, uint8_t endpoint_pair);
+
+uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff, uint8_t endpoint_pair);
+uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair);
+uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair);
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __USB_CDC_H */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c b/Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c
similarity index 75%
rename from Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c
rename to Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c
index 7fabf6ee..4326cf73 100644
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c
@@ -2,23 +2,21 @@
   ******************************************************************************
   * @file    usbd_cdc.c
   * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
-  * @brief   This file provides the high layer firmware functions to manage the 
+  * @brief   This file provides the high layer firmware functions to manage the
   *          following functionalities of the USB CDC Class:
   *           - Initialization and Configuration of high and low layer
   *           - Enumeration as CDC Device (and enumeration for each implemented memory interface)
   *           - OUT/IN data transfer
   *           - Command IN transfer (class requests management)
   *           - Error management
-  *           
+  *
   *  @verbatim
-  *      
-  *          ===================================================================      
+  *
+  *          ===================================================================
   *                                CDC Class Driver Description
-  *          =================================================================== 
+  *          ===================================================================
   *           This driver manages the "Universal Serial Bus Class Definitions for Communications Devices
-  *           Revision 1.2 November 16, 2007" and the sub-protocol specification of "Universal Serial Bus 
+  *           Revision 1.2 November 16, 2007" and the sub-protocol specification of "Universal Serial Bus
   *           Communications Class Subclass Specification for PSTN Devices Revision 1.2 February 9, 2007"
   *           This driver implements the following aspects of the specification:
   *             - Device descriptor management
@@ -28,35 +26,34 @@
   *             - Abstract Control Model compliant
   *             - Union Functional collection (using 1 IN endpoint for control)
   *             - Data interface class
-  * 
+  *
   *           These aspects may be enriched or modified for a specific user application.
-  *          
-  *            This driver doesn't implement the following aspects of the specification 
+  *
+  *            This driver doesn't implement the following aspects of the specification
   *            (but it is possible to manage these features with some modifications on this driver):
   *             - Any class-specific aspect relative to communication classes should be managed by user application.
   *             - All communication classes other than PSTN are not managed
-  *      
+  *
   *  @endverbatim
-  *                                  
+  *
   ******************************************************************************
   * @attention
   *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
   *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
   *
   ******************************************************************************
-  */ 
+  */
+
+/* BSPDependencies
+- "stm32xxxxx_{eval}{discovery}{nucleo_144}.c"
+- "stm32xxxxx_{eval}{discovery}_io.c"
+EndBSPDependencies */
 
 /* Includes ------------------------------------------------------------------*/
 #include "usbd_cdc.h"
@@ -65,75 +62,59 @@
 #include <cmsis_os.h>
 #include <freertos_vars.h>
 
+
 /** @addtogroup STM32_USB_DEVICE_LIBRARY
   * @{
   */
 
 
-/** @defgroup USBD_CDC 
+/** @defgroup USBD_CDC
   * @brief usbd core module
   * @{
-  */ 
+  */
 
 /** @defgroup USBD_CDC_Private_TypesDefinitions
   * @{
-  */ 
+  */
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_CDC_Private_Defines
   * @{
-  */ 
+  */
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_CDC_Private_Macros
   * @{
-  */ 
+  */
 
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_CDC_Private_FunctionPrototypes
   * @{
   */
 
+static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum);
+static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum);
+static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev);
 
-static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
-                               uint8_t cfgidx);
-
-static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
-                                 uint8_t cfgidx);
-
-static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
-                                USBD_SetupReqTypedef *req);
-
-static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, 
-                                 uint8_t epnum);
-
-static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, 
-                                 uint8_t epnum);
-
-static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev);
-
-static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length);
-
-static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length);
-
-static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length);
-
-static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length);
-
-uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length);
-
+static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length);
+static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length);
+static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length);
+static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length);
+uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length);
 static uint8_t  USBD_WinUSBComm_SetupVendor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
-//static uint8_t * USBD_GetUsrStrDescriptor(struct _USBD_HandleTypeDef *pdev, uint8_t index,  uint16_t *length);
 
 /* USB Standard Device Descriptor */
 __ALIGN_BEGIN static uint8_t USBD_CDC_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_DESC] __ALIGN_END =
@@ -152,15 +133,15 @@ __ALIGN_BEGIN static uint8_t USBD_CDC_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_
 
 /**
   * @}
-  */ 
+  */
 
 /** @defgroup USBD_CDC_Private_Variables
   * @{
-  */ 
+  */
 
 
 /* CDC interface class callbacks structure */
-USBD_ClassTypeDef  USBD_CDC = 
+USBD_ClassTypeDef  USBD_CDC =
 {
   USBD_CDC_Init,
   USBD_CDC_DeInit,
@@ -171,10 +152,10 @@ USBD_ClassTypeDef  USBD_CDC =
   USBD_CDC_DataOut,
   NULL,
   NULL,
-  NULL,     
-  USBD_CDC_GetHSCfgDesc,  
-  USBD_CDC_GetFSCfgDesc,    
-  USBD_CDC_GetOtherSpeedCfgDesc, 
+  NULL,
+  USBD_CDC_GetHSCfgDesc,
+  USBD_CDC_GetFSCfgDesc,
+  USBD_CDC_GetOtherSpeedCfgDesc,
   USBD_CDC_GetDeviceQualifierDescriptor,
   USBD_UsrStrDescriptor
 };
@@ -253,7 +234,7 @@ __ALIGN_BEGIN uint8_t USBD_CDC_CfgDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END =
   0x03,                           /* bmAttributes: Interrupt */
   LOBYTE(CDC_CMD_PACKET_SIZE),     /* wMaxPacketSize: */
   HIBYTE(CDC_CMD_PACKET_SIZE),
-  0x10,                           /* bInterval: */ 
+  CDC_HS_BINTERVAL,                           /* bInterval: */ 
   /*---------------------------------------------------------------------------*/
   
   /*Data class interface descriptor*/
@@ -329,14 +310,13 @@ __ALIGN_BEGIN uint8_t USBD_CDC_CfgDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END =
   0x00,                              /* bInterval: ignore for Bulk transfer */
 };
 
-
 /**
   * @}
-  */ 
+  */
 
 /** @defgroup USBD_CDC_Private_Functions
   * @{
-  */ 
+  */
 
 /**
   * @brief  USBD_CDC_Init
@@ -345,40 +325,54 @@ __ALIGN_BEGIN uint8_t USBD_CDC_CfgDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END =
   * @param  cfgidx: Configuration index
   * @retval status
   */
-static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
-                               uint8_t cfgidx)
+static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
 {
-  uint8_t ret = 0;
-  USBD_CDC_HandleTypeDef   *hcdc;
-  
-  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
-  {  
+  UNUSED(cfgidx);
+  USBD_CDC_HandleTypeDef *hcdc;
+
+  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
+
+  if (hcdc == NULL)
+  {
+    pdev->pClassData = NULL;
+    return (uint8_t)USBD_EMEM;
+  }
+
+  pdev->pClassData = (void *)hcdc;
+
+  if (pdev->dev_speed == USBD_SPEED_HIGH)
+  {
     /* Open EP IN */
-    USBD_LL_OpenEP(pdev,
-                   CDC_IN_EP,
-                   USBD_EP_TYPE_BULK,
-                   CDC_DATA_HS_IN_PACKET_SIZE);
-    
-    /* Open EP OUT */
-    USBD_LL_OpenEP(pdev,
-                   CDC_OUT_EP,
-                   USBD_EP_TYPE_BULK,
-                   CDC_DATA_HS_OUT_PACKET_SIZE);
-    
+    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
+                         CDC_DATA_HS_IN_PACKET_SIZE);
+
+     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
+
+     /* Open EP OUT */
+     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
+                          CDC_DATA_HS_OUT_PACKET_SIZE);
+
+      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
+
+      /* Set bInterval for CDC CMD Endpoint */
+      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
   }
   else
   {
     /* Open EP IN */
-    USBD_LL_OpenEP(pdev,
-                   CDC_IN_EP,
-                   USBD_EP_TYPE_BULK,
-                   CDC_DATA_FS_IN_PACKET_SIZE);
-    
-    /* Open EP OUT */
-    USBD_LL_OpenEP(pdev,
-                   CDC_OUT_EP,
-                   USBD_EP_TYPE_BULK,
-                   CDC_DATA_FS_OUT_PACKET_SIZE);
+    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
+                         CDC_DATA_FS_IN_PACKET_SIZE);
+
+     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
+
+     /* Open EP OUT */
+     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
+                          CDC_DATA_FS_OUT_PACKET_SIZE);
+
+      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
+
+      /* Set bInterval for CMD Endpoint */
+      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
   }
 
   /* Open ODrive IN endpoint */
@@ -387,62 +381,49 @@ static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev,
                  USBD_EP_TYPE_BULK,
                  pdev->dev_speed == USBD_SPEED_HIGH ? CDC_DATA_HS_IN_PACKET_SIZE : CDC_DATA_FS_IN_PACKET_SIZE);
   
+  pdev->ep_in[ODRIVE_IN_EP & 0xFU].is_used = 1U;
+
   /* Open ODrive OUT endpoint */
   USBD_LL_OpenEP(pdev,
                  ODRIVE_OUT_EP,
                  USBD_EP_TYPE_BULK,
                  pdev->dev_speed == USBD_SPEED_HIGH ? CDC_DATA_HS_OUT_PACKET_SIZE : CDC_DATA_FS_OUT_PACKET_SIZE);
 
+  pdev->ep_out[ODRIVE_OUT_EP & 0xFU].is_used = 1U;
+
   /* Open Command IN EP */
-  USBD_LL_OpenEP(pdev,
-                 CDC_CMD_EP,
-                 USBD_EP_TYPE_INTR,
-                 CDC_CMD_PACKET_SIZE);
-  
-    
-  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
-  
-  if(pdev->pClassData == NULL)
+  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
+  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
+
+  /* Init  physical Interface components */
+  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
+
+  /* Init Xfer states */
+  hcdc->CDC_Tx.State = 0;
+  hcdc->CDC_Rx.State = 0;
+  hcdc->ODRIVE_Tx.State = 0;
+  hcdc->ODRIVE_Rx.State = 0;
+
+  if (pdev->dev_speed == USBD_SPEED_HIGH)
   {
-    ret = 1; 
+    /* Prepare Out endpoint to receive next packet */
+    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->CDC_Rx.Buffer,
+                                 CDC_DATA_HS_OUT_PACKET_SIZE);
   }
   else
   {
-    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
-    
-    /* Init  physical Interface components */
-    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
-    
-    /* Init Xfer states */
-    hcdc->CDC_Tx.State = 0;
-    hcdc->CDC_Rx.State = 0;
-    hcdc->ODRIVE_Tx.State = 0;
-    hcdc->ODRIVE_Rx.State = 0;
-       
-    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
-    {      
-      /* Prepare Out endpoint to receive next packet */
-      USBD_LL_PrepareReceive(pdev,
-                             CDC_OUT_EP,
-                             hcdc->CDC_Rx.Buffer,
-                             CDC_DATA_HS_OUT_PACKET_SIZE);
-    }
-    else
-    {
-      /* Prepare Out endpoint to receive next packet */
-      USBD_LL_PrepareReceive(pdev,
-                             CDC_OUT_EP,
-                             hcdc->CDC_Rx.Buffer,
-                             CDC_DATA_FS_OUT_PACKET_SIZE);
-    }
-    
-    /* Prepare ODrive Out endpoint to receive next packet */
-    USBD_LL_PrepareReceive(pdev,
-                           ODRIVE_OUT_EP,
-                           hcdc->ODRIVE_Rx.Buffer,
-                           pdev->dev_speed == USBD_SPEED_HIGH ? CDC_DATA_HS_OUT_PACKET_SIZE : CDC_DATA_FS_OUT_PACKET_SIZE);
+    /* Prepare Out endpoint to receive next packet */
+    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->CDC_Rx.Buffer,
+                                 CDC_DATA_FS_OUT_PACKET_SIZE);
   }
-  return ret;
+    
+  /* Prepare ODrive Out endpoint to receive next packet */
+  USBD_LL_PrepareReceive(pdev,
+                         ODRIVE_OUT_EP,
+                         hcdc->ODRIVE_Rx.Buffer,
+                         pdev->dev_speed == USBD_SPEED_HIGH ? CDC_DATA_HS_OUT_PACKET_SIZE : CDC_DATA_FS_OUT_PACKET_SIZE);
+
+  return (uint8_t)USBD_OK;
 }
 
 /**
@@ -452,40 +433,40 @@ static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev,
   * @param  cfgidx: Configuration index
   * @retval status
   */
-static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
-                                 uint8_t cfgidx)
+static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
 {
-  uint8_t ret = 0;
-  
+  UNUSED(cfgidx);
+  uint8_t ret = 0U;
+
   /* Close EP IN */
-  USBD_LL_CloseEP(pdev,
-              CDC_IN_EP);
-  
+  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
+  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
+
   /* Close EP OUT */
-  USBD_LL_CloseEP(pdev,
-              CDC_OUT_EP);
-  
+  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
+  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
+
   /* Close Command IN EP */
-  USBD_LL_CloseEP(pdev,
-              CDC_CMD_EP);
-                
+  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
+  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
+  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
+
   /* Close EP IN */
-  USBD_LL_CloseEP(pdev,
-              ODRIVE_IN_EP);
-  
+  (void)USBD_LL_CloseEP(pdev, ODRIVE_IN_EP);
+  pdev->ep_in[ODRIVE_IN_EP & 0xFU].is_used = 0U;
+
   /* Close EP OUT */
-  USBD_LL_CloseEP(pdev,
-              ODRIVE_OUT_EP);
-  
-  
+  (void)USBD_LL_CloseEP(pdev, ODRIVE_OUT_EP);
+  pdev->ep_out[ODRIVE_OUT_EP & 0xFU].is_used = 0U;
+
   /* DeInit  physical Interface components */
-  if(pdev->pClassData != NULL)
+  if (pdev->pClassData != NULL)
   {
     ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
-    USBD_free(pdev->pClassData);
+    (void)USBD_free(pdev->pClassData);
     pdev->pClassData = NULL;
   }
-  
+
   return ret;
 }
 
@@ -496,65 +477,97 @@ static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev,
   * @param  req: usb requests
   * @retval status
   */
-static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
-                                USBD_SetupReqTypedef *req)
+static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
+                              USBD_SetupReqTypedef *req)
 {
-  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
-  static uint8_t ifalt = 0;
-    
+  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
+  uint8_t ifalt = 0U;
+  uint16_t status_info = 0U;
+  USBD_StatusTypeDef ret = USBD_OK;
+
   switch (req->bmRequest & USB_REQ_TYPE_MASK)
   {
-  case USB_REQ_TYPE_CLASS :
-    if (req->wLength)
+  case USB_REQ_TYPE_CLASS:
+    if (req->wLength != 0U)
     {
-      if (req->bmRequest & 0x80)
+      if ((req->bmRequest & 0x80U) != 0U)
       {
         ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                           (uint8_t *)hcdc->data,
                                                           req->wLength);
-          USBD_CtlSendData (pdev, 
-                            (uint8_t *)hcdc->data,
-                            req->wLength);
+
+          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
       }
       else
       {
         hcdc->CmdOpCode = req->bRequest;
-        hcdc->CmdLength = req->wLength;
-        
-        USBD_CtlPrepareRx (pdev, 
-                           (uint8_t *)hcdc->data,
-                           req->wLength);
+        hcdc->CmdLength = (uint8_t)req->wLength;
+
+        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
       }
-      
     }
     else
     {
       ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
-                                                        (uint8_t*)req,
-                                                        0);
+                                                        (uint8_t *)req, 0U);
     }
     break;
 
   case USB_REQ_TYPE_STANDARD:
     switch (req->bRequest)
-    {      
-    case USB_REQ_GET_INTERFACE :
-      USBD_CtlSendData (pdev,
-                        &ifalt,
-                        1);
+    {
+    case USB_REQ_GET_STATUS:
+      if (pdev->dev_state == USBD_STATE_CONFIGURED)
+      {
+        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        ret = USBD_FAIL;
+      }
       break;
-      
-    case USB_REQ_SET_INTERFACE :
+
+    case USB_REQ_GET_INTERFACE:
+      if (pdev->dev_state == USBD_STATE_CONFIGURED)
+      {
+        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        ret = USBD_FAIL;
+      }
+      break;
+
+    case USB_REQ_SET_INTERFACE:
+      if (pdev->dev_state != USBD_STATE_CONFIGURED)
+      {
+        USBD_CtlError(pdev, req);
+        ret = USBD_FAIL;
+      }
+      break;
+
+    case USB_REQ_CLEAR_FEATURE:
+      break;
+
+    case USB_REQ_TYPE_VENDOR:
+      return USBD_WinUSBComm_SetupVendor(pdev, req);
+
+    default:
+      USBD_CtlError(pdev, req);
+      ret = USBD_FAIL;
       break;
     }
+    break;
 
-  case USB_REQ_TYPE_VENDOR:
-    return USBD_WinUSBComm_SetupVendor(pdev, req);
- 
-  default: 
+  default:
+    USBD_CtlError(pdev, req);
+    ret = USBD_FAIL;
     break;
   }
-  return USBD_OK;
+
+  return (uint8_t)ret;
 }
 
 /**
@@ -564,11 +577,28 @@ static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
   * @param  epnum: endpoint number
   * @retval status
   */
-static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
+static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
 {
-  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
-  
-  if(pdev->pClassData != NULL)
+  USBD_CDC_HandleTypeDef *hcdc;
+  PCD_HandleTypeDef *hpcd = pdev->pData;
+
+  if (pdev->pClassData == NULL)
+  {
+    return (uint8_t)USBD_FAIL;
+  }
+
+  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
+
+  if ((pdev->ep_in[epnum].total_length > 0U) &&
+      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
+  {
+    /* Update the packet total length */
+    pdev->ep_in[epnum].total_length = 0U;
+
+    /* Send ZLP */
+    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
+  }
+  else
   {
     // NOTE: We would logically expect xx_IN_EP here, but we actually get the xx_OUT_EP
     if (epnum == CDC_OUT_EP)
@@ -577,12 +607,10 @@ static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
       hcdc->ODRIVE_Tx.State = 0;
     //Note: We could use independent semaphores for simoultainous USB transmission.
     osSemaphoreRelease(sem_usb_tx);
-    return USBD_OK;
-  }
-  else
-  {
-    return USBD_FAIL;
+    //((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
   }
+
+  return (uint8_t)USBD_OK;
 }
 
 /**
@@ -592,8 +620,8 @@ static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
   * @param  epnum: endpoint number
   * @retval status
   */
-static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
-{      
+static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
+{
   USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 
   USBD_CDC_EP_HandleTypeDef* hEP_Rx;
@@ -622,78 +650,80 @@ static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
   }
 }
 
-
-
 /**
-  * @brief  USBD_CDC_DataOut
-  *         Data received on non-control Out endpoint
+  * @brief  USBD_CDC_EP0_RxReady
+  *         Handle EP0 Rx Ready event
   * @param  pdev: device instance
-  * @param  epnum: endpoint number
   * @retval status
   */
-static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
-{ 
-  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
-  
-  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
+static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
+{
+  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
+
+  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
   {
     ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
                                                       (uint8_t *)hcdc->data,
-                                                      hcdc->CmdLength);
-      hcdc->CmdOpCode = 0xFF; 
-      
+                                                      (uint16_t)hcdc->CmdLength);
+    hcdc->CmdOpCode = 0xFFU;
+
   }
-  return USBD_OK;
+
+  return (uint8_t)USBD_OK;
 }
 
 /**
-  * @brief  USBD_CDC_GetFSCfgDesc 
+  * @brief  USBD_CDC_GetFSCfgDesc
   *         Return configuration descriptor
   * @param  speed : current device speed
   * @param  length : pointer data length
   * @retval pointer to descriptor buffer
   */
-static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
+static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
 {
-  *length = sizeof (USBD_CDC_CfgDesc);
+  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
+
   return USBD_CDC_CfgDesc;
 }
 
 /**
-  * @brief  USBD_CDC_GetHSCfgDesc 
+  * @brief  USBD_CDC_GetHSCfgDesc
   *         Return configuration descriptor
   * @param  speed : current device speed
   * @param  length : pointer data length
   * @retval pointer to descriptor buffer
   */
-static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
+static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
 {
-  *length = sizeof (USBD_CDC_CfgDesc);
+  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
+
   return USBD_CDC_CfgDesc;
 }
 
 /**
-  * @brief  USBD_CDC_GetCfgDesc 
+  * @brief  USBD_CDC_GetCfgDesc
   *         Return configuration descriptor
   * @param  speed : current device speed
   * @param  length : pointer data length
   * @retval pointer to descriptor buffer
   */
-static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
+static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
 {
-  *length = sizeof (USBD_CDC_CfgDesc);
+  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
+
   return USBD_CDC_CfgDesc;
 }
 
 /**
-* @brief  DeviceQualifierDescriptor 
+* @brief  DeviceQualifierDescriptor
 *         return Device Qualifier descriptor
 * @param  length : pointer data length
 * @retval pointer to descriptor buffer
 */
-uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
+uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
 {
-  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
+  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
+
   return USBD_CDC_DeviceQualifierDesc;
 }
 
@@ -703,18 +733,17 @@ uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
   * @param  fops: CD  Interface callback
   * @retval status
   */
-uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
-                                      USBD_CDC_ItfTypeDef *fops)
+uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
+                                   USBD_CDC_ItfTypeDef *fops)
 {
-  uint8_t  ret = USBD_FAIL;
-  
-  if(fops != NULL)
+  if (fops == NULL)
   {
-    pdev->pUserData= fops;
-    ret = USBD_OK;    
+    return (uint8_t)USBD_FAIL;
   }
-  
-  return ret;
+
+  pdev->pUserData = fops;
+
+  return (uint8_t)USBD_OK;
 }
 
 /**
@@ -723,10 +752,9 @@ uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
   * @param  pbuff: Tx Buffer
   * @retval status
   */
-uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
-                                uint8_t  *pbuff,
-                                uint16_t length,
-                                uint8_t endpoint_pair)
+uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
+                             uint8_t *pbuff, uint32_t length,
+                             uint8_t endpoint_pair)
 {
   USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
   
@@ -752,8 +780,7 @@ uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
   * @param  pbuff: Rx Buffer
   * @retval status
   */
-uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
-                                   uint8_t  *pbuff, uint8_t endpoint_pair)
+uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff, uint8_t endpoint_pair)
 {
   USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 
@@ -772,14 +799,13 @@ uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
 }
 
 /**
-  * @brief  USBD_CDC_DataOut
-  *         Data received on non-control Out endpoint
+  * @brief  USBD_CDC_TransmitPacket
+  *         Transmit packet on IN endpoint
   * @param  pdev: device instance
-  * @param  epnum: endpoint number
   * @retval status
   */
-uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair)
-{      
+uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair)
+{
   USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
   
   if(pdev->pClassData != NULL)
@@ -828,8 +854,8 @@ uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair
   * @param  pdev: device instance
   * @retval status
   */
-uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair)
-{      
+uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev, uint8_t endpoint_pair)
+{
   USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
   
   /* Suspend or Resume USB Out process */
@@ -1041,14 +1067,14 @@ static uint8_t  USBD_WinUSBComm_SetupVendor(USBD_HandleTypeDef *pdev, USBD_Setup
 
 /**
   * @}
-  */ 
+  */
 
 /**
   * @}
-  */ 
+  */
 
 /**
   * @}
-  */ 
+  */
 
 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_core.h b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_core.h
new file mode 100644
index 00000000..c7d2ba39
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_core.h
@@ -0,0 +1,158 @@
+/**
+  ******************************************************************************
+  * @file    usbd_core.h
+  * @author  MCD Application Team
+  * @brief   Header file for usbd_core.c file
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __USBD_CORE_H
+#define __USBD_CORE_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "usbd_conf.h"
+#include "usbd_def.h"
+#include "usbd_ioreq.h"
+#include "usbd_ctlreq.h"
+
+/** @addtogroup STM32_USB_DEVICE_LIBRARY
+  * @{
+  */
+
+/** @defgroup USBD_CORE
+  * @brief This file is the Header file for usbd_core.c file
+  * @{
+  */
+
+
+/** @defgroup USBD_CORE_Exported_Defines
+  * @{
+  */
+#ifndef USBD_DEBUG_LEVEL
+#define USBD_DEBUG_LEVEL           0U
+#endif /* USBD_DEBUG_LEVEL */
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_CORE_Exported_TypesDefinitions
+  * @{
+  */
+
+
+/**
+  * @}
+  */
+
+
+
+/** @defgroup USBD_CORE_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_CORE_Exported_Variables
+  * @{
+  */
+#define USBD_SOF          USBD_LL_SOF
+/**
+  * @}
+  */
+
+/** @defgroup USBD_CORE_Exported_FunctionsPrototype
+  * @{
+  */
+USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id);
+USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass);
+
+USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+
+USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup);
+USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata);
+USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata);
+
+USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev, USBD_SpeedTypeDef speed);
+USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev);
+
+USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev);
+USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum);
+USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum);
+
+USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev);
+
+/* USBD Low Level Driver */
+USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev);
+
+USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
+                                  uint8_t ep_type, uint16_t ep_mps);
+
+USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr);
+
+USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
+                                    uint8_t *pbuf, uint32_t size);
+
+USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
+                                          uint8_t *pbuf, uint32_t size);
+
+uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t  ep_addr);
+
+void  USBD_LL_Delay(uint32_t Delay);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __USBD_CORE_H */
+
+/**
+  * @}
+  */
+
+/**
+* @}
+*/
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
+
+
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
new file mode 100644
index 00000000..f973a8b1
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h
@@ -0,0 +1,103 @@
+/**
+  ******************************************************************************
+  * @file    usbd_req.h
+  * @author  MCD Application Team
+  * @brief   Header file for the usbd_req.c file
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __USB_REQUEST_H
+#define __USB_REQUEST_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include  "usbd_def.h"
+
+
+/** @addtogroup STM32_USB_DEVICE_LIBRARY
+  * @{
+  */
+
+/** @defgroup USBD_REQ
+  * @brief header file for the usbd_req.c file
+  * @{
+  */
+
+/** @defgroup USBD_REQ_Exported_Defines
+  * @{
+  */
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Exported_Types
+  * @{
+  */
+/**
+  * @}
+  */
+
+
+
+/** @defgroup USBD_REQ_Exported_Macros
+  * @{
+  */
+/**
+  * @}
+  */
+
+/** @defgroup USBD_REQ_Exported_Variables
+  * @{
+  */
+/**
+  * @}
+  */
+
+/** @defgroup USBD_REQ_Exported_FunctionsPrototype
+  * @{
+  */
+
+USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+
+void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata);
+void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __USB_REQUEST_H */
+
+/**
+  * @}
+  */
+
+/**
+* @}
+*/
+
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_def.h b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_def.h
new file mode 100644
index 00000000..7441ee65
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_def.h
@@ -0,0 +1,395 @@
+/**
+  ******************************************************************************
+  * @file    usbd_def.h
+  * @author  MCD Application Team
+  * @brief   General defines for the usb device library
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __USBD_DEF_H
+#define __USBD_DEF_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "usbd_conf.h"
+
+/** @addtogroup STM32_USBD_DEVICE_LIBRARY
+  * @{
+  */
+
+/** @defgroup USB_DEF
+  * @brief general defines for the usb device library file
+  * @{
+  */
+
+/** @defgroup USB_DEF_Exported_Defines
+  * @{
+  */
+
+#ifndef NULL
+#define NULL                                            0U
+#endif /* NULL */
+
+#ifndef USBD_MAX_NUM_INTERFACES
+#define USBD_MAX_NUM_INTERFACES                         1U
+#endif /* USBD_MAX_NUM_CONFIGURATION */
+
+#ifndef USBD_MAX_NUM_CONFIGURATION
+#define USBD_MAX_NUM_CONFIGURATION                      1U
+#endif /* USBD_MAX_NUM_CONFIGURATION */
+
+#ifndef USBD_LPM_ENABLED
+#define USBD_LPM_ENABLED                                0U
+#endif /* USBD_LPM_ENABLED */
+
+#ifndef USBD_SELF_POWERED
+#define USBD_SELF_POWERED                               1U
+#endif /*USBD_SELF_POWERED */
+
+#ifndef USBD_SUPPORT_USER_STRING_DESC
+#define USBD_SUPPORT_USER_STRING_DESC                   0U
+#endif /* USBD_SUPPORT_USER_STRING_DESC */
+
+#ifndef USBD_CLASS_USER_STRING_DESC
+#define USBD_CLASS_USER_STRING_DESC                     0U
+#endif /* USBD_CLASS_USER_STRING_DESC */
+
+#define  USB_LEN_DEV_QUALIFIER_DESC                     0x0AU
+#define  USB_LEN_DEV_DESC                               0x12U
+#define  USB_LEN_CFG_DESC                               0x09U
+#define  USB_LEN_IF_DESC                                0x09U
+#define  USB_LEN_EP_DESC                                0x07U
+#define  USB_LEN_OTG_DESC                               0x03U
+#define  USB_LEN_LANGID_STR_DESC                        0x04U
+#define  USB_LEN_OTHER_SPEED_DESC_SIZ                   0x09U
+
+#define  USBD_IDX_LANGID_STR                            0x00U
+#define  USBD_IDX_MFC_STR                               0x01U
+#define  USBD_IDX_PRODUCT_STR                           0x02U
+#define  USBD_IDX_SERIAL_STR                            0x03U
+#define  USBD_IDX_CONFIG_STR                            0x04U
+#define  USBD_IDX_INTERFACE_STR                         0x05U
+#define  USBD_IDX_ODRIVE_INTF_STR                       0x06
+#define  USBD_IDX_MICROSOFT_DESC_STR                    0xEE
+
+#define  USB_REQ_TYPE_STANDARD                          0x00U
+#define  USB_REQ_TYPE_CLASS                             0x20U
+#define  USB_REQ_TYPE_VENDOR                            0x40U
+#define  USB_REQ_TYPE_MASK                              0x60U
+
+#define  USB_REQ_RECIPIENT_DEVICE                       0x00U
+#define  USB_REQ_RECIPIENT_INTERFACE                    0x01U
+#define  USB_REQ_RECIPIENT_ENDPOINT                     0x02U
+#define  USB_REQ_RECIPIENT_MASK                         0x03U
+
+#define  USB_REQ_GET_STATUS                             0x00U
+#define  USB_REQ_CLEAR_FEATURE                          0x01U
+#define  USB_REQ_SET_FEATURE                            0x03U
+#define  USB_REQ_SET_ADDRESS                            0x05U
+#define  USB_REQ_GET_DESCRIPTOR                         0x06U
+#define  USB_REQ_SET_DESCRIPTOR                         0x07U
+#define  USB_REQ_GET_CONFIGURATION                      0x08U
+#define  USB_REQ_SET_CONFIGURATION                      0x09U
+#define  USB_REQ_GET_INTERFACE                          0x0AU
+#define  USB_REQ_SET_INTERFACE                          0x0BU
+#define  USB_REQ_SYNCH_FRAME                            0x0CU
+
+#define  USB_DESC_TYPE_DEVICE                           0x01U
+#define  USB_DESC_TYPE_CONFIGURATION                    0x02U
+#define  USB_DESC_TYPE_STRING                           0x03U
+#define  USB_DESC_TYPE_INTERFACE                        0x04U
+#define  USB_DESC_TYPE_ENDPOINT                         0x05U
+#define  USB_DESC_TYPE_DEVICE_QUALIFIER                 0x06U
+#define  USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION        0x07U
+#define  USB_DESC_TYPE_BOS                              0x0FU
+
+#define USB_CONFIG_REMOTE_WAKEUP                        0x02U
+#define USB_CONFIG_SELF_POWERED                         0x01U
+
+#define USB_FEATURE_EP_HALT                             0x00U
+#define USB_FEATURE_REMOTE_WAKEUP                       0x01U
+#define USB_FEATURE_TEST_MODE                           0x02U
+
+#define USB_DEVICE_CAPABITY_TYPE                        0x10U
+
+#define USB_HS_MAX_PACKET_SIZE                          512U
+#define USB_FS_MAX_PACKET_SIZE                          64U
+#define USB_MAX_EP0_SIZE                                64U
+
+/*  Device Status */
+#define USBD_STATE_DEFAULT                              0x01U
+#define USBD_STATE_ADDRESSED                            0x02U
+#define USBD_STATE_CONFIGURED                           0x03U
+#define USBD_STATE_SUSPENDED                            0x04U
+
+
+/*  EP0 State */
+#define USBD_EP0_IDLE                                   0x00U
+#define USBD_EP0_SETUP                                  0x01U
+#define USBD_EP0_DATA_IN                                0x02U
+#define USBD_EP0_DATA_OUT                               0x03U
+#define USBD_EP0_STATUS_IN                              0x04U
+#define USBD_EP0_STATUS_OUT                             0x05U
+#define USBD_EP0_STALL                                  0x06U
+
+#define USBD_EP_TYPE_CTRL                               0x00U
+#define USBD_EP_TYPE_ISOC                               0x01U
+#define USBD_EP_TYPE_BULK                               0x02U
+#define USBD_EP_TYPE_INTR                               0x03U
+
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_DEF_Exported_TypesDefinitions
+  * @{
+  */
+
+typedef  struct  usb_setup_req
+{
+  uint8_t   bmRequest;
+  uint8_t   bRequest;
+  uint16_t  wValue;
+  uint16_t  wIndex;
+  uint16_t  wLength;
+} USBD_SetupReqTypedef;
+
+typedef struct
+{
+  uint8_t   bLength;
+  uint8_t   bDescriptorType;
+  uint8_t   wDescriptorLengthLow;
+  uint8_t   wDescriptorLengthHigh;
+  uint8_t   bNumInterfaces;
+  uint8_t   bConfigurationValue;
+  uint8_t   iConfiguration;
+  uint8_t   bmAttributes;
+  uint8_t   bMaxPower;
+} USBD_ConfigDescTypedef;
+
+typedef struct
+{
+  uint8_t   bLength;
+  uint8_t   bDescriptorType;
+  uint16_t  wTotalLength;
+  uint8_t   bNumDeviceCaps;
+} USBD_BosDescTypedef;
+
+
+struct _USBD_HandleTypeDef;
+
+typedef struct _Device_cb
+{
+  uint8_t (*Init)(struct _USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+  uint8_t (*DeInit)(struct _USBD_HandleTypeDef *pdev, uint8_t cfgidx);
+  /* Control Endpoints*/
+  uint8_t (*Setup)(struct _USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef  *req);
+  uint8_t (*EP0_TxSent)(struct _USBD_HandleTypeDef *pdev);
+  uint8_t (*EP0_RxReady)(struct _USBD_HandleTypeDef *pdev);
+  /* Class Specific Endpoints*/
+  uint8_t (*DataIn)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum);
+  uint8_t (*DataOut)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum);
+  uint8_t (*SOF)(struct _USBD_HandleTypeDef *pdev);
+  uint8_t (*IsoINIncomplete)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum);
+  uint8_t (*IsoOUTIncomplete)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum);
+
+  uint8_t  *(*GetHSConfigDescriptor)(uint16_t *length);
+  uint8_t  *(*GetFSConfigDescriptor)(uint16_t *length);
+  uint8_t  *(*GetOtherSpeedConfigDescriptor)(uint16_t *length);
+  uint8_t  *(*GetDeviceQualifierDescriptor)(uint16_t *length);
+#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
+  uint8_t  *(*GetUsrStrDescriptor)(struct _USBD_HandleTypeDef *pdev, uint8_t index,  uint16_t *length);
+#endif
+
+} USBD_ClassTypeDef;
+
+/* Following USB Device Speed */
+typedef enum
+{
+  USBD_SPEED_HIGH  = 0U,
+  USBD_SPEED_FULL  = 1U,
+  USBD_SPEED_LOW   = 2U,
+} USBD_SpeedTypeDef;
+
+/* Following USB Device status */
+typedef enum
+{
+  USBD_OK = 0U,
+  USBD_BUSY,
+  USBD_EMEM,
+  USBD_FAIL,
+} USBD_StatusTypeDef;
+
+/* USB Device descriptors structure */
+typedef struct
+{
+  uint8_t *(*GetDeviceDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetLangIDStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetManufacturerStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetProductStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetSerialStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetConfigurationStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+  uint8_t *(*GetInterfaceStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+#if (USBD_CLASS_USER_STRING_DESC == 1)
+  uint8_t *(*GetUserStrDescriptor)(USBD_SpeedTypeDef speed, uint8_t idx, uint16_t *length);
+#endif
+#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1))
+  uint8_t *(*GetBOSDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length);
+#endif
+} USBD_DescriptorsTypeDef;
+
+/* USB Device handle structure */
+typedef struct
+{
+  uint32_t status;
+  uint32_t total_length;
+  uint32_t rem_length;
+  uint32_t maxpacket;
+  uint16_t is_used;
+  uint16_t bInterval;
+} USBD_EndpointTypeDef;
+
+/* USB Device handle structure */
+typedef struct _USBD_HandleTypeDef
+{
+  uint8_t                 id;
+  uint32_t                dev_config;
+  uint32_t                dev_default_config;
+  uint32_t                dev_config_status;
+  USBD_SpeedTypeDef       dev_speed;
+  USBD_EndpointTypeDef    ep_in[16];
+  USBD_EndpointTypeDef    ep_out[16];
+  uint32_t                ep0_state;
+  uint32_t                ep0_data_len;
+  uint8_t                 dev_state;
+  uint8_t                 dev_old_state;
+  uint8_t                 dev_address;
+  uint8_t                 dev_connection_status;
+  uint8_t                 dev_test_mode;
+  uint32_t                dev_remote_wakeup;
+  uint8_t                 ConfIdx;
+
+  USBD_SetupReqTypedef    request;
+  USBD_DescriptorsTypeDef *pDesc;
+  USBD_ClassTypeDef       *pClass;
+  void                    *pClassData;
+  void                    *pUserData;
+  void                    *pData;
+  void                    *pBosDesc;
+  void                    *pConfDesc;
+} USBD_HandleTypeDef;
+
+/**
+  * @}
+  */
+
+
+
+/** @defgroup USBD_DEF_Exported_Macros
+  * @{
+  */
+__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
+{
+  uint16_t _SwapVal, _Byte1, _Byte2;
+  uint8_t *_pbuff = addr;
+
+  _Byte1 = *(uint8_t *)_pbuff;
+  _pbuff++;
+  _Byte2 = *(uint8_t *)_pbuff;
+
+  _SwapVal = (_Byte2 << 8) | _Byte1;
+
+  return _SwapVal;
+}
+
+#define LOBYTE(x)  ((uint8_t)((x) & 0x00FFU))
+#define HIBYTE(x)  ((uint8_t)(((x) & 0xFF00U) >> 8U))
+#define MIN(a, b)  (((a) < (b)) ? (a) : (b))
+#define MAX(a, b)  (((a) > (b)) ? (a) : (b))
+
+
+#if  defined ( __GNUC__ )
+#ifndef __weak
+#define __weak   __attribute__((weak))
+#endif /* __weak */
+#ifndef __packed
+#define __packed __attribute__((__packed__))
+#endif /* __packed */
+#endif /* __GNUC__ */
+
+
+/* In HS mode and when the DMA is used, all variables and data structures dealing
+   with the DMA during the transaction process should be 4-bytes aligned */
+
+#if defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
+#ifndef __ALIGN_END
+#define __ALIGN_END    __attribute__ ((aligned (4U)))
+#endif /* __ALIGN_END */
+#ifndef __ALIGN_BEGIN
+#define __ALIGN_BEGIN
+#endif /* __ALIGN_BEGIN */
+#else
+#ifndef __ALIGN_END
+#define __ALIGN_END
+#endif /* __ALIGN_END */
+#ifndef __ALIGN_BEGIN
+#if defined   (__CC_ARM)      /* ARM Compiler */
+#define __ALIGN_BEGIN    __align(4U)
+#elif defined (__ICCARM__)    /* IAR Compiler */
+#define __ALIGN_BEGIN
+#endif /* __CC_ARM */
+#endif /* __ALIGN_BEGIN */
+#endif /* __GNUC__ */
+
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_DEF_Exported_Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_DEF_Exported_FunctionsPrototype
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __USBD_DEF_H */
+
+/**
+  * @}
+  */
+
+/**
+* @}
+*/
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
new file mode 100644
index 00000000..b7159d53
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h
@@ -0,0 +1,114 @@
+/**
+  ******************************************************************************
+  * @file    usbd_ioreq.h
+  * @author  MCD Application Team
+  * @brief   Header file for the usbd_ioreq.c file
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __USBD_IOREQ_H
+#define __USBD_IOREQ_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include  "usbd_def.h"
+#include  "usbd_core.h"
+
+/** @addtogroup STM32_USB_DEVICE_LIBRARY
+  * @{
+  */
+
+/** @defgroup USBD_IOREQ
+  * @brief header file for the usbd_ioreq.c file
+  * @{
+  */
+
+/** @defgroup USBD_IOREQ_Exported_Defines
+  * @{
+  */
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_IOREQ_Exported_Types
+  * @{
+  */
+
+
+/**
+  * @}
+  */
+
+
+
+/** @defgroup USBD_IOREQ_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_IOREQ_Exported_Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup USBD_IOREQ_Exported_FunctionsPrototype
+  * @{
+  */
+
+USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
+                                    uint8_t *pbuf, uint32_t len);
+
+USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
+                                            uint8_t *pbuf, uint32_t len);
+
+USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
+                                     uint8_t *pbuf, uint32_t len);
+
+USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
+                                      uint8_t *pbuf, uint32_t len);
+
+USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev);
+USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev);
+
+uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __USBD_IOREQ_H */
+
+/**
+  * @}
+  */
+
+/**
+* @}
+*/
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_core.c b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_core.c
new file mode 100644
index 00000000..3faed352
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_core.c
@@ -0,0 +1,669 @@
+/**
+  ******************************************************************************
+  * @file    usbd_core.c
+  * @author  MCD Application Team
+  * @brief   This file provides all the USBD core functions.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "usbd_core.h"
+
+/** @addtogroup STM32_USBD_DEVICE_LIBRARY
+* @{
+*/
+
+
+/** @defgroup USBD_CORE
+* @brief usbd core module
+* @{
+*/
+
+/** @defgroup USBD_CORE_Private_TypesDefinitions
+* @{
+*/
+
+/**
+* @}
+*/
+
+
+/** @defgroup USBD_CORE_Private_Defines
+* @{
+*/
+
+/**
+* @}
+*/
+
+
+/** @defgroup USBD_CORE_Private_Macros
+* @{
+*/
+
+/**
+* @}
+*/
+
+
+/** @defgroup USBD_CORE_Private_FunctionPrototypes
+* @{
+*/
+
+/**
+* @}
+*/
+
+/** @defgroup USBD_CORE_Private_Variables
+* @{
+*/
+
+/**
+* @}
+*/
+
+
+/** @defgroup USBD_CORE_Private_Functions
+* @{
+*/
+
+/**
+* @brief  USBD_Init
+*         Initializes the device stack and load the class driver
+* @param  pdev: device instance
+* @param  pdesc: Descriptor structure address
+* @param  id: Low level core index
+* @retval None
+*/
+USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
+                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
+{
+  USBD_StatusTypeDef ret;
+
+  /* Check whether the USB Host handle is valid */
+  if (pdev == NULL)
+  {
+#if (USBD_DEBUG_LEVEL > 1U)
+    USBD_ErrLog("Invalid Device handle");
+#endif
+    return USBD_FAIL;
+  }
+
+  /* Unlink previous class */
+  if (pdev->pClass != NULL)
+  {
+    pdev->pClass = NULL;
+  }
+
+  if (pdev->pConfDesc != NULL)
+  {
+    pdev->pConfDesc = NULL;
+  }
+
+  /* Assign USBD Descriptors */
+  if (pdesc != NULL)
+  {
+    pdev->pDesc = pdesc;
+  }
+
+  /* Set Device initial State */
+  pdev->dev_state = USBD_STATE_DEFAULT;
+  pdev->id = id;
+
+  /* Initialize low level driver */
+  ret = USBD_LL_Init(pdev);
+
+  return ret;
+}
+
+/**
+* @brief  USBD_DeInit
+*         Re-Initialize th device library
+* @param  pdev: device instance
+* @retval status: status
+*/
+USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
+{
+  USBD_StatusTypeDef ret;
+
+  /* Set Default State */
+  pdev->dev_state = USBD_STATE_DEFAULT;
+
+  /* Free Class Resources */
+  if (pdev->pClass != NULL)
+  {
+    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
+  }
+
+  if (pdev->pConfDesc != NULL)
+  {
+    pdev->pConfDesc = NULL;
+  }
+
+  /* Stop the low level driver  */
+  ret = USBD_LL_Stop(pdev);
+
+  if (ret != USBD_OK)
+  {
+    return ret;
+  }
+
+  /* Initialize low level driver */
+  ret = USBD_LL_DeInit(pdev);
+
+  return ret;
+}
+
+/**
+  * @brief  USBD_RegisterClass
+  *         Link class driver to Device Core.
+  * @param  pDevice : Device Handle
+  * @param  pclass: Class handle
+  * @retval USBD Status
+  */
+USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
+{
+  uint16_t len = 0U;
+
+  if (pclass == NULL)
+  {
+#if (USBD_DEBUG_LEVEL > 1U)
+    USBD_ErrLog("Invalid Class handle");
+#endif
+    return USBD_FAIL;
+  }
+
+  /* link the class to the USB Device handle */
+  pdev->pClass = pclass;
+
+  /* Get Device Configuration Descriptor */
+#ifdef USE_USB_FS
+  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
+#else /* USE_USB_HS */
+  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
+#endif /* USE_USB_FS */
+
+
+  return USBD_OK;
+}
+
+/**
+  * @brief  USBD_Start
+  *         Start the USB Device Core.
+  * @param  pdev: Device Handle
+  * @retval USBD Status
+  */
+USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
+{
+  /* Start the low level driver  */
+  return USBD_LL_Start(pdev);
+}
+
+/**
+  * @brief  USBD_Stop
+  *         Stop the USB Device Core.
+  * @param  pdev: Device Handle
+  * @retval USBD Status
+  */
+USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
+{
+  USBD_StatusTypeDef ret;
+
+  /* Free Class Resources */
+  if (pdev->pClass != NULL)
+  {
+    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
+  }
+
+  if (pdev->pConfDesc != NULL)
+  {
+    pdev->pConfDesc = NULL;
+  }
+
+  /* Stop the low level driver */
+  ret = USBD_LL_Stop(pdev);
+
+  return ret;
+}
+
+/**
+* @brief  USBD_RunTestMode
+*         Launch test mode process
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
+{
+  /* Prevent unused argument compilation warning */
+  UNUSED(pdev);
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_SetClassConfig
+*        Configure device and start the interface
+* @param  pdev: device instance
+* @param  cfgidx: configuration index
+* @retval status
+*/
+
+USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
+{
+  USBD_StatusTypeDef ret = USBD_FAIL;
+
+  if (pdev->pClass != NULL)
+  {
+    /* Set configuration and Start the Class */
+    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
+  }
+
+  return ret;
+}
+
+/**
+* @brief  USBD_ClrClassConfig
+*         Clear current configuration
+* @param  pdev: device instance
+* @param  cfgidx: configuration index
+* @retval status: USBD_StatusTypeDef
+*/
+USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
+{
+  /* Clear configuration and De-initialize the Class process */
+  if (pdev->pClass != NULL)
+  {
+    pdev->pClass->DeInit(pdev, cfgidx);
+  }
+
+  return USBD_OK;
+}
+
+
+/**
+* @brief  USBD_SetupStage
+*         Handle the setup stage
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
+{
+  USBD_StatusTypeDef ret;
+
+  USBD_ParseSetupRequest(&pdev->request, psetup);
+
+  pdev->ep0_state = USBD_EP0_SETUP;
+
+  pdev->ep0_data_len = pdev->request.wLength;
+
+  switch (pdev->request.bmRequest & 0x1FU)
+  {
+    case USB_REQ_RECIPIENT_DEVICE:
+      ret = USBD_StdDevReq(pdev, &pdev->request);
+      break;
+
+    case USB_REQ_RECIPIENT_INTERFACE:
+      ret = USBD_StdItfReq(pdev, &pdev->request);
+      break;
+
+    case USB_REQ_RECIPIENT_ENDPOINT:
+      ret = USBD_StdEPReq(pdev, &pdev->request);
+      break;
+
+    default:
+      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
+      break;
+  }
+
+  return ret;
+}
+
+/**
+* @brief  USBD_DataOutStage
+*         Handle data OUT stage
+* @param  pdev: device instance
+* @param  epnum: endpoint index
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
+                                        uint8_t epnum, uint8_t *pdata)
+{
+  USBD_EndpointTypeDef *pep;
+  USBD_StatusTypeDef ret;
+
+  if (epnum == 0U)
+  {
+    pep = &pdev->ep_out[0];
+
+    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
+    {
+      if (pep->rem_length > pep->maxpacket)
+      {
+        pep->rem_length -= pep->maxpacket;
+
+        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
+      }
+      else
+      {
+        if ((pdev->pClass->EP0_RxReady != NULL) &&
+            (pdev->dev_state == USBD_STATE_CONFIGURED))
+        {
+          pdev->pClass->EP0_RxReady(pdev);
+        }
+        (void)USBD_CtlSendStatus(pdev);
+      }
+    }
+    else
+    {
+#if 0
+      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
+      {
+        /*
+         * STATUS PHASE completed, update ep0_state to idle
+         */
+        pdev->ep0_state = USBD_EP0_IDLE;
+        (void)USBD_LL_StallEP(pdev, 0U);
+      }
+#endif
+    }
+  }
+  else if ((pdev->pClass->DataOut != NULL) &&
+           (pdev->dev_state == USBD_STATE_CONFIGURED))
+  {
+    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
+
+    if (ret != USBD_OK)
+    {
+      return ret;
+    }
+  }
+  else
+  {
+    /* should never be in this condition */
+    return USBD_FAIL;
+  }
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_DataInStage
+*         Handle data in stage
+* @param  pdev: device instance
+* @param  epnum: endpoint index
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
+                                       uint8_t epnum, uint8_t *pdata)
+{
+  USBD_EndpointTypeDef *pep;
+  USBD_StatusTypeDef ret;
+
+  if (epnum == 0U)
+  {
+    pep = &pdev->ep_in[0];
+
+    if (pdev->ep0_state == USBD_EP0_DATA_IN)
+    {
+      if (pep->rem_length > pep->maxpacket)
+      {
+        pep->rem_length -= pep->maxpacket;
+
+        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
+
+        /* Prepare endpoint for premature end of transfer */
+       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
+      }
+      else
+      {
+        /* last packet is MPS multiple, so send ZLP packet */
+        if ((pep->maxpacket == pep->rem_length) &&
+            (pep->total_length >= pep->maxpacket) &&
+            (pep->total_length < pdev->ep0_data_len))
+        {
+          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
+          pdev->ep0_data_len = 0U;
+
+          /* Prepare endpoint for premature end of transfer */
+          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
+        }
+        else
+        {
+          if ((pdev->pClass->EP0_TxSent != NULL) &&
+              (pdev->dev_state == USBD_STATE_CONFIGURED))
+          {
+            pdev->pClass->EP0_TxSent(pdev);
+          }
+          (void)USBD_LL_StallEP(pdev, 0x80U);
+          (void)USBD_CtlReceiveStatus(pdev);
+        }
+      }
+    }
+    else
+    {
+#if 0
+      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
+          (pdev->ep0_state == USBD_EP0_IDLE))
+      {
+        (void)USBD_LL_StallEP(pdev, 0x80U);
+      }
+#endif
+    }
+
+    if (pdev->dev_test_mode == 1U)
+    {
+      (void)USBD_RunTestMode(pdev);
+      pdev->dev_test_mode = 0U;
+    }
+  }
+  else if ((pdev->pClass->DataIn != NULL) &&
+           (pdev->dev_state == USBD_STATE_CONFIGURED))
+  {
+    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
+
+    if (ret != USBD_OK)
+    {
+      return ret;
+    }
+  }
+  else
+  {
+    /* should never be in this condition */
+    return USBD_FAIL;
+  }
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_LL_Reset
+*         Handle Reset event
+* @param  pdev: device instance
+* @retval status
+*/
+
+USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
+{
+  /* Upon Reset call user call back */
+  pdev->dev_state = USBD_STATE_DEFAULT;
+  pdev->ep0_state = USBD_EP0_IDLE;
+  pdev->dev_config = 0U;
+  pdev->dev_remote_wakeup = 0U;
+
+  if (pdev->pClassData != NULL)
+  {
+    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
+  }
+
+    /* Open EP0 OUT */
+  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
+  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
+
+  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
+
+  /* Open EP0 IN */
+  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
+  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
+
+  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_LL_Reset
+*         Handle Reset event
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
+                                    USBD_SpeedTypeDef speed)
+{
+  pdev->dev_speed = speed;
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_Suspend
+*         Handle Suspend event
+* @param  pdev: device instance
+* @retval status
+*/
+
+USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
+{
+  pdev->dev_old_state = pdev->dev_state;
+  pdev->dev_state = USBD_STATE_SUSPENDED;
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_Resume
+*         Handle Resume event
+* @param  pdev: device instance
+* @retval status
+*/
+
+USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
+{
+  if (pdev->dev_state == USBD_STATE_SUSPENDED)
+  {
+    pdev->dev_state = pdev->dev_old_state;
+  }
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_SOF
+*         Handle SOF event
+* @param  pdev: device instance
+* @retval status
+*/
+
+USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
+{
+  if (pdev->dev_state == USBD_STATE_CONFIGURED)
+  {
+    if (pdev->pClass->SOF != NULL)
+    {
+      pdev->pClass->SOF(pdev);
+    }
+  }
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_IsoINIncomplete
+*         Handle iso in incomplete event
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
+                                           uint8_t epnum)
+{
+  /* Prevent unused arguments compilation warning */
+  UNUSED(pdev);
+  UNUSED(epnum);
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_IsoOUTIncomplete
+*         Handle iso out incomplete event
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
+                                            uint8_t epnum)
+{
+  /* Prevent unused arguments compilation warning */
+  UNUSED(pdev);
+  UNUSED(epnum);
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_DevConnected
+*         Handle device connection event
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
+{
+  /* Prevent unused argument compilation warning */
+  UNUSED(pdev);
+
+  return USBD_OK;
+}
+
+/**
+* @brief  USBD_DevDisconnected
+*         Handle device disconnection event
+* @param  pdev: device instance
+* @retval status
+*/
+USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
+{
+  /* Free Class Resources */
+  pdev->dev_state = USBD_STATE_DEFAULT;
+
+  if (pdev->pClass != NULL)
+  {
+    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
+  }
+
+  return USBD_OK;
+}
+/**
+* @}
+*/
+
+
+/**
+* @}
+*/
+
+
+/**
+* @}
+*/
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
+
diff --git a/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
new file mode 100644
index 00000000..c31d40e0
--- /dev/null
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c
@@ -0,0 +1,944 @@
+/**
+  ******************************************************************************
+  * @file    usbd_req.c
+  * @author  MCD Application Team
+  * @brief   This file provides the standard USB requests following chapter 9.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "usbd_ctlreq.h"
+#include "usbd_ioreq.h"
+
+
+/** @addtogroup STM32_USBD_STATE_DEVICE_LIBRARY
+  * @{
+  */
+
+
+/** @defgroup USBD_REQ
+  * @brief USB standard requests module
+  * @{
+  */
+
+/** @defgroup USBD_REQ_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Private_Defines
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Private_Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Private_FunctionPrototypes
+  * @{
+  */
+static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
+static uint8_t USBD_GetLen(uint8_t *buf);
+
+/**
+  * @}
+  */
+
+
+/** @defgroup USBD_REQ_Private_Functions
+  * @{
+  */
+
+
+/**
+* @brief  USBD_StdDevReq
+*         Handle standard usb device requests
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  USBD_StatusTypeDef ret = USBD_OK;
+
+  switch (req->bmRequest & USB_REQ_TYPE_MASK)
+  {
+  case USB_REQ_TYPE_CLASS:
+  case USB_REQ_TYPE_VENDOR:
+    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
+    break;
+
+  case USB_REQ_TYPE_STANDARD:
+    switch (req->bRequest)
+    {
+    case USB_REQ_GET_DESCRIPTOR:
+      USBD_GetDescriptor(pdev, req);
+      break;
+
+    case USB_REQ_SET_ADDRESS:
+      USBD_SetAddress(pdev, req);
+      break;
+
+    case USB_REQ_SET_CONFIGURATION:
+      ret = USBD_SetConfig(pdev, req);
+      break;
+
+    case USB_REQ_GET_CONFIGURATION:
+      USBD_GetConfig(pdev, req);
+      break;
+
+    case USB_REQ_GET_STATUS:
+      USBD_GetStatus(pdev, req);
+      break;
+
+    case USB_REQ_SET_FEATURE:
+      USBD_SetFeature(pdev, req);
+      break;
+
+    case USB_REQ_CLEAR_FEATURE:
+      USBD_ClrFeature(pdev, req);
+      break;
+
+    default:
+      USBD_CtlError(pdev, req);
+      break;
+    }
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    break;
+  }
+
+  return ret;
+}
+
+/**
+* @brief  USBD_StdItfReq
+*         Handle standard usb interface requests
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  USBD_StatusTypeDef ret = USBD_OK;
+
+  switch (req->bmRequest & USB_REQ_TYPE_MASK)
+  {
+  case USB_REQ_TYPE_CLASS:
+  case USB_REQ_TYPE_VENDOR:
+  case USB_REQ_TYPE_STANDARD:
+    switch (pdev->dev_state)
+    {
+    case USBD_STATE_DEFAULT:
+    case USBD_STATE_ADDRESSED:
+    case USBD_STATE_CONFIGURED:
+
+      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
+      {
+        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
+
+        if ((req->wLength == 0U) && (ret == USBD_OK))
+        {
+          (void)USBD_CtlSendStatus(pdev);
+        }
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+      }
+      break;
+
+    default:
+      USBD_CtlError(pdev, req);
+      break;
+    }
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    break;
+  }
+
+  return ret;
+}
+
+/**
+* @brief  USBD_StdEPReq
+*         Handle standard usb endpoint requests
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  USBD_EndpointTypeDef *pep;
+  uint8_t ep_addr;
+  USBD_StatusTypeDef ret = USBD_OK;
+  ep_addr = LOBYTE(req->wIndex);
+
+  switch (req->bmRequest & USB_REQ_TYPE_MASK)
+  {
+  case USB_REQ_TYPE_CLASS:
+  case USB_REQ_TYPE_VENDOR:
+    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
+    break;
+
+  case USB_REQ_TYPE_STANDARD:
+    switch (req->bRequest)
+    {
+    case USB_REQ_SET_FEATURE:
+      switch (pdev->dev_state)
+      {
+      case USBD_STATE_ADDRESSED:
+        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
+        {
+          (void)USBD_LL_StallEP(pdev, ep_addr);
+          (void)USBD_LL_StallEP(pdev, 0x80U);
+        }
+        else
+        {
+          USBD_CtlError(pdev, req);
+        }
+        break;
+
+      case USBD_STATE_CONFIGURED:
+        if (req->wValue == USB_FEATURE_EP_HALT)
+        {
+          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
+          {
+            (void)USBD_LL_StallEP(pdev, ep_addr);
+          }
+        }
+        (void)USBD_CtlSendStatus(pdev);
+
+        break;
+
+      default:
+        USBD_CtlError(pdev, req);
+        break;
+      }
+      break;
+
+    case USB_REQ_CLEAR_FEATURE:
+
+      switch (pdev->dev_state)
+      {
+      case USBD_STATE_ADDRESSED:
+        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
+        {
+          (void)USBD_LL_StallEP(pdev, ep_addr);
+          (void)USBD_LL_StallEP(pdev, 0x80U);
+        }
+        else
+        {
+          USBD_CtlError(pdev, req);
+        }
+        break;
+
+      case USBD_STATE_CONFIGURED:
+        if (req->wValue == USB_FEATURE_EP_HALT)
+        {
+          if ((ep_addr & 0x7FU) != 0x00U)
+          {
+            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
+          }
+          (void)USBD_CtlSendStatus(pdev);
+          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
+        }
+        break;
+
+      default:
+        USBD_CtlError(pdev, req);
+        break;
+      }
+      break;
+
+    case USB_REQ_GET_STATUS:
+      switch (pdev->dev_state)
+      {
+      case USBD_STATE_ADDRESSED:
+        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
+        {
+          USBD_CtlError(pdev, req);
+          break;
+        }
+        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
+              &pdev->ep_out[ep_addr & 0x7FU];
+
+        pep->status = 0x0000U;
+
+        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
+        break;
+
+      case USBD_STATE_CONFIGURED:
+        if ((ep_addr & 0x80U) == 0x80U)
+        {
+          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
+          {
+            USBD_CtlError(pdev, req);
+            break;
+          }
+        }
+        else
+        {
+          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
+          {
+            USBD_CtlError(pdev, req);
+            break;
+          }
+        }
+
+        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
+              &pdev->ep_out[ep_addr & 0x7FU];
+
+          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
+          {
+            pep->status = 0x0000U;
+          }
+          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
+          {
+            pep->status = 0x0001U;
+          }
+          else
+          {
+            pep->status = 0x0000U;
+          }
+
+          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
+          break;
+
+      default:
+        USBD_CtlError(pdev, req);
+        break;
+      }
+      break;
+
+    default:
+      USBD_CtlError(pdev, req);
+      break;
+    }
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    break;
+  }
+
+  return ret;
+}
+
+
+/**
+* @brief  USBD_GetDescriptor
+*         Handle Get Descriptor requests
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  uint16_t len = 0U;
+  uint8_t *pbuf = NULL;
+  uint8_t err = 0U;
+
+  switch (req->wValue >> 8)
+  {
+#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
+  case USB_DESC_TYPE_BOS:
+    if (pdev->pDesc->GetBOSDescriptor != NULL)
+    {
+      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
+    }
+    else
+    {
+      USBD_CtlError(pdev, req);
+      err++;
+    }
+    break;
+#endif
+  case USB_DESC_TYPE_DEVICE:
+    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
+    break;
+
+  case USB_DESC_TYPE_CONFIGURATION:
+    if (pdev->dev_speed == USBD_SPEED_HIGH)
+    {
+      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
+      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
+    }
+    else
+    {
+      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
+      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
+    }
+    break;
+
+  case USB_DESC_TYPE_STRING:
+    switch ((uint8_t)(req->wValue))
+    {
+    case USBD_IDX_LANGID_STR:
+      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    case USBD_IDX_MFC_STR:
+      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    case USBD_IDX_PRODUCT_STR:
+      if (pdev->pDesc->GetProductStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    case USBD_IDX_SERIAL_STR:
+      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    case USBD_IDX_CONFIG_STR:
+      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    case USBD_IDX_INTERFACE_STR:
+      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+      break;
+
+    default:
+#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
+      if (pdev->pClass->GetUsrStrDescriptor != NULL)
+      {
+        pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+#elif (USBD_CLASS_USER_STRING_DESC == 1U)
+      if (pdev->pDesc->GetUserStrDescriptor != NULL)
+      {
+        pbuf = pdev->pDesc->GetUserStrDescriptor(pdev->dev_speed, (req->wValue), &len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+        err++;
+      }
+#else
+      USBD_CtlError(pdev, req);
+      err++;
+#endif
+      break;
+    }
+    break;
+
+  case USB_DESC_TYPE_DEVICE_QUALIFIER:
+    if (pdev->dev_speed == USBD_SPEED_HIGH)
+    {
+      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
+    }
+    else
+    {
+      USBD_CtlError(pdev, req);
+      err++;
+    }
+    break;
+
+  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
+    if (pdev->dev_speed == USBD_SPEED_HIGH)
+    {
+      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
+      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
+    }
+    else
+    {
+      USBD_CtlError(pdev, req);
+      err++;
+    }
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    err++;
+    break;
+  }
+
+  if (err != 0U)
+  {
+    return;
+  }
+  else
+  {
+    if (req->wLength != 0U)
+    {
+      if (len != 0U)
+      {
+        len = MIN(len, req->wLength);
+        (void)USBD_CtlSendData(pdev, pbuf, len);
+      }
+      else
+      {
+        USBD_CtlError(pdev, req);
+      }
+    }
+    else
+    {
+      (void)USBD_CtlSendStatus(pdev);
+    }
+  }
+}
+
+/**
+* @brief  USBD_SetAddress
+*         Set device address
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  uint8_t  dev_addr;
+
+  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
+  {
+    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
+
+    if (pdev->dev_state == USBD_STATE_CONFIGURED)
+    {
+      USBD_CtlError(pdev, req);
+    }
+    else
+    {
+      pdev->dev_address = dev_addr;
+      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
+      (void)USBD_CtlSendStatus(pdev);
+
+      if (dev_addr != 0U)
+      {
+        pdev->dev_state = USBD_STATE_ADDRESSED;
+      }
+      else
+      {
+        pdev->dev_state = USBD_STATE_DEFAULT;
+      }
+    }
+  }
+  else
+  {
+    USBD_CtlError(pdev, req);
+  }
+}
+
+/**
+* @brief  USBD_SetConfig
+*         Handle Set device configuration request
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  USBD_StatusTypeDef ret = USBD_OK;
+  static uint8_t cfgidx;
+
+  cfgidx = (uint8_t)(req->wValue);
+
+  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
+  {
+    USBD_CtlError(pdev, req);
+    return USBD_FAIL;
+  }
+
+  switch (pdev->dev_state)
+  {
+  case USBD_STATE_ADDRESSED:
+    if (cfgidx != 0U)
+    {
+      pdev->dev_config = cfgidx;
+
+      ret = USBD_SetClassConfig(pdev, cfgidx);
+
+      if (ret != USBD_OK)
+      {
+        USBD_CtlError(pdev, req);
+      }
+      else
+      {
+        (void)USBD_CtlSendStatus(pdev);
+        pdev->dev_state = USBD_STATE_CONFIGURED;
+      }
+    }
+    else
+    {
+      (void)USBD_CtlSendStatus(pdev);
+    }
+    break;
+
+  case USBD_STATE_CONFIGURED:
+    if (cfgidx == 0U)
+    {
+      pdev->dev_state = USBD_STATE_ADDRESSED;
+      pdev->dev_config = cfgidx;
+      (void)USBD_ClrClassConfig(pdev, cfgidx);
+      (void)USBD_CtlSendStatus(pdev);
+    }
+    else if (cfgidx != pdev->dev_config)
+    {
+      /* Clear old configuration */
+      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
+
+      /* set new configuration */
+      pdev->dev_config = cfgidx;
+
+      ret = USBD_SetClassConfig(pdev, cfgidx);
+
+      if (ret != USBD_OK)
+      {
+        USBD_CtlError(pdev, req);
+        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
+        pdev->dev_state = USBD_STATE_ADDRESSED;
+      }
+      else
+      {
+        (void)USBD_CtlSendStatus(pdev);
+      }
+    }
+    else
+    {
+      (void)USBD_CtlSendStatus(pdev);
+    }
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    (void)USBD_ClrClassConfig(pdev, cfgidx);
+    ret = USBD_FAIL;
+    break;
+  }
+
+  return ret;
+}
+
+/**
+* @brief  USBD_GetConfig
+*         Handle Get device configuration request
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  if (req->wLength != 1U)
+  {
+    USBD_CtlError(pdev, req);
+  }
+  else
+  {
+    switch (pdev->dev_state)
+    {
+    case USBD_STATE_DEFAULT:
+    case USBD_STATE_ADDRESSED:
+      pdev->dev_default_config = 0U;
+      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
+      break;
+
+    case USBD_STATE_CONFIGURED:
+      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
+      break;
+
+    default:
+      USBD_CtlError(pdev, req);
+      break;
+    }
+  }
+}
+
+/**
+* @brief  USBD_GetStatus
+*         Handle Get Status request
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  switch (pdev->dev_state)
+  {
+  case USBD_STATE_DEFAULT:
+  case USBD_STATE_ADDRESSED:
+  case USBD_STATE_CONFIGURED:
+    if (req->wLength != 0x2U)
+    {
+      USBD_CtlError(pdev, req);
+      break;
+    }
+
+#if (USBD_SELF_POWERED == 1U)
+    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
+#else
+    pdev->dev_config_status = 0U;
+#endif
+
+    if (pdev->dev_remote_wakeup != 0U)
+    {
+      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
+    }
+
+    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
+    break;
+
+  default:
+    USBD_CtlError(pdev, req);
+    break;
+  }
+}
+
+
+/**
+* @brief  USBD_SetFeature
+*         Handle Set device feature request
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
+  {
+    pdev->dev_remote_wakeup = 1U;
+    (void)USBD_CtlSendStatus(pdev);
+  }
+}
+
+
+/**
+* @brief  USBD_ClrFeature
+*         Handle clear device feature request
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval status
+*/
+static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  switch (pdev->dev_state)
+  {
+    case USBD_STATE_DEFAULT:
+    case USBD_STATE_ADDRESSED:
+    case USBD_STATE_CONFIGURED:
+      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
+      {
+        pdev->dev_remote_wakeup = 0U;
+        (void)USBD_CtlSendStatus(pdev);
+      }
+      break;
+
+    default:
+      USBD_CtlError(pdev, req);
+      break;
+  }
+}
+
+/**
+* @brief  USBD_ParseSetupRequest
+*         Copy buffer into setup structure
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval None
+*/
+
+void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
+{
+  uint8_t *pbuff = pdata;
+
+  req->bmRequest = *(uint8_t *)(pbuff);
+
+  pbuff++;
+  req->bRequest = *(uint8_t *)(pbuff);
+
+  pbuff++;
+  req->wValue = SWAPBYTE(pbuff);
+
+  pbuff++;
+  pbuff++;
+  req->wIndex = SWAPBYTE(pbuff);
+
+  pbuff++;
+  pbuff++;
+  req->wLength = SWAPBYTE(pbuff);
+}
+
+/**
+* @brief  USBD_CtlError
+*         Handle USB low level Error
+* @param  pdev: device instance
+* @param  req: usb request
+* @retval None
+*/
+
+void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
+{
+  UNUSED(req);
+
+  (void)USBD_LL_StallEP(pdev, 0x80U);
+  (void)USBD_LL_StallEP(pdev, 0U);
+}
+
+
+/**
+  * @brief  USBD_GetString
+  *         Convert Ascii string into unicode one
+  * @param  desc : descriptor buffer
+  * @param  unicode : Formatted string buffer (unicode)
+  * @param  len : descriptor length
+  * @retval None
+  */
+void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
+{
+  uint8_t idx = 0U;
+  uint8_t *pdesc;
+
+  if (desc == NULL)
+  {
+    return;
+  }
+
+  pdesc = desc;
+  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
+
+  unicode[idx] = *(uint8_t *)len;
+  idx++;
+  unicode[idx] = USB_DESC_TYPE_STRING;
+  idx++;
+
+  while (*pdesc != (uint8_t)'\0')
+  {
+    unicode[idx] = *pdesc;
+    pdesc++;
+    idx++;
+
+    unicode[idx] = 0U;
+    idx++;
+  }
+}
+
+/**
+  * @brief  USBD_GetLen
+  *         return the string length
+   * @param  buf : pointer to the ascii string buffer
+  * @retval string length
+  */
+static uint8_t USBD_GetLen(uint8_t *buf)
+{
+  uint8_t  len = 0U;
+  uint8_t *pbuff = buf;
+
+  while (*pbuff != (uint8_t)'\0')
+  {
+    len++;
+    pbuff++;
+  }
+
+  return len;
+}
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c
similarity index 51%
rename from Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c
rename to Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c
index 093afad8..8ac5491f 100644
--- a/Firmware/Board/v3/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c
+++ b/Firmware/ThirdParty/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c
@@ -2,28 +2,20 @@
   ******************************************************************************
   * @file    usbd_ioreq.c
   * @author  MCD Application Team
-  * @version V2.4.2
-  * @date    11-December-2015
   * @brief   This file provides the IO requests APIs for control endpoints.
   ******************************************************************************
   * @attention
   *
-  * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
+  * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
+  * All rights reserved.</center></h2>
   *
-  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
-  * You may not use this file except in compliance with the License.
-  * You may obtain a copy of the License at:
-  *
-  *        http://www.st.com/software_license_agreement_liberty_v2
-  *
-  * Unless required by applicable law or agreed to in writing, software 
-  * distributed under the License is distributed on an "AS IS" BASIS, 
-  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-  * See the License for the specific language governing permissions and
-  * limitations under the License.
+  * This software component is licensed by ST under Ultimate Liberty license
+  * SLA0044, the "License"; You may not use this file except in compliance with
+  * the License. You may obtain a copy of the License at:
+  *                      www.st.com/SLA0044
   *
   ******************************************************************************
-  */ 
+  */
 
 /* Includes ------------------------------------------------------------------*/
 #include "usbd_ioreq.h"
@@ -33,56 +25,56 @@
   */
 
 
-/** @defgroup USBD_IOREQ 
+/** @defgroup USBD_IOREQ
   * @brief control I/O requests module
   * @{
-  */ 
+  */
 
 /** @defgroup USBD_IOREQ_Private_TypesDefinitions
   * @{
-  */ 
+  */
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_IOREQ_Private_Defines
   * @{
-  */ 
+  */
 
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_IOREQ_Private_Macros
   * @{
-  */ 
+  */
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_IOREQ_Private_Variables
   * @{
-  */ 
+  */
 
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_IOREQ_Private_FunctionPrototypes
   * @{
-  */ 
+  */
 /**
   * @}
-  */ 
+  */
 
 
 /** @defgroup USBD_IOREQ_Private_Functions
   * @{
-  */ 
+  */
 
 /**
 * @brief  USBD_CtlSendData
@@ -92,17 +84,17 @@
 * @param  len: length of data to be sent
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
-                               uint8_t *pbuf,
-                               uint16_t len)
+USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
+                                    uint8_t *pbuf, uint32_t len)
 {
   /* Set EP0 State */
-  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
+  pdev->ep0_state = USBD_EP0_DATA_IN;
   pdev->ep_in[0].total_length = len;
-  pdev->ep_in[0].rem_length   = len;
- /* Start the transfer */
-  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
-  
+  pdev->ep_in[0].rem_length = len;
+
+  /* Start the transfer */
+  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
+
   return USBD_OK;
 }
 
@@ -114,13 +106,12 @@ USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev,
 * @param  len: length of data to be sent
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
-                                       uint8_t *pbuf,
-                                       uint16_t len)
+USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
+                                            uint8_t *pbuf, uint32_t len)
 {
- /* Start the next transfer */
-  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
-  
+  /* Start the next transfer */
+  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
+
   return USBD_OK;
 }
 
@@ -132,20 +123,17 @@ USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev,
 * @param  len: length of data to be received
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
-                                  uint8_t *pbuf,                                  
-                                  uint16_t len)
+USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
+                                     uint8_t *pbuf, uint32_t len)
 {
   /* Set EP0 State */
-  pdev->ep0_state = USBD_EP0_DATA_OUT; 
+  pdev->ep0_state = USBD_EP0_DATA_OUT;
   pdev->ep_out[0].total_length = len;
-  pdev->ep_out[0].rem_length   = len;
+  pdev->ep_out[0].rem_length = len;
+
   /* Start the transfer */
-  USBD_LL_PrepareReceive (pdev,
-                          0,
-                          pbuf,
-                         len);
-  
+  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
+
   return USBD_OK;
 }
 
@@ -157,32 +145,28 @@ USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
 * @param  len: length of data to be received
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
-                                          uint8_t *pbuf,                                          
-                                          uint16_t len)
+USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
+                                      uint8_t *pbuf, uint32_t len)
 {
+  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 
-  USBD_LL_PrepareReceive (pdev,
-                          0,                     
-                          pbuf,                         
-                          len);
   return USBD_OK;
 }
+
 /**
 * @brief  USBD_CtlSendStatus
 *         send zero lzngth packet on the ctl pipe
 * @param  pdev: device instance
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
+USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
 {
-
   /* Set EP0 State */
   pdev->ep0_state = USBD_EP0_STATUS_IN;
-  
- /* Start the transfer */
-  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
-  
+
+  /* Start the transfer */
+  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
+
   return USBD_OK;
 }
 
@@ -192,21 +176,17 @@ USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
 * @param  pdev: device instance
 * @retval status
 */
-USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
+USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
 {
   /* Set EP0 State */
-  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
-  
- /* Start the transfer */  
-  USBD_LL_PrepareReceive ( pdev,
-                    0,
-                    NULL,
-                    0);  
+  pdev->ep0_state = USBD_EP0_STATUS_OUT;
+
+  /* Start the transfer */
+  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 
   return USBD_OK;
 }
 
-
 /**
 * @brief  USBD_GetRxCount
 *         returns the received data length
@@ -214,23 +194,23 @@ USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
 * @param  ep_addr: endpoint address
 * @retval Rx Data blength
 */
-uint16_t  USBD_GetRxCount (USBD_HandleTypeDef  *pdev , uint8_t ep_addr)
+uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
 {
   return USBD_LL_GetRxDataSize(pdev, ep_addr);
 }
 
 /**
   * @}
-  */ 
+  */
 
 
 /**
   * @}
-  */ 
+  */
 
 
 /**
   * @}
-  */ 
+  */
 
 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index a4612835..b61024b5 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -1,5 +1,13 @@
 
-tup.include('build.lua')
+-- Utility functions -----------------------------------------------------------
+
+function run_now(command)
+    local handle
+    handle = io.popen(command)
+    local output = handle:read("*a")
+    local rc = {handle:close()}
+    return rc[1], output
+end
 
 -- If we simply invoke python or python3 on a pristine Windows 10, it will try
 -- to open the Microsoft Store which will not work and hang tup instead. The
@@ -13,6 +21,395 @@ function find_python3()
     error("Python 3 not found.")
 end
 
+function add_pkg(pkg)
+    if pkg.is_included == true then
+        return
+    end
+    pkg.is_included = true
+    for _, file in pairs(pkg.code_files or {}) do
+        code_files += (pkg.root or '.')..'/'..file
+    end
+    for _, dir in pairs(pkg.include_dirs or {}) do
+        CFLAGS += '-I'..(pkg.root or '.')..'/'..dir
+    end
+    tup.append_table(CFLAGS, pkg.cflags or {})
+    tup.append_table(LDFLAGS, pkg.ldflags or {})
+    for _, pkg in pairs(pkg.include or {}) do
+        add_pkg(pkg)
+    end
+end
+
+function compile(src_file, obj_file)
+    compiler = (tup.ext(src_file) == 'c') and CC or CXX
+    tup.frule{
+        inputs={src_file},
+        extra_inputs = {'autogen/interfaces.hpp', 'autogen/function_stubs.hpp', 'autogen/endpoints.hpp', 'autogen/type_info.hpp'},
+        command='^co^ '..compiler..' -c %f '..tostring(CFLAGS)..' -o %o',
+        outputs={obj_file}
+    }
+end
+
+-- Packages --------------------------------------------------------------------
+
+odrive_firmware_pkg = {
+    root = '.',
+    include_dirs = {
+        '.',
+        'MotorControl',
+        'fibre/cpp/include',
+    },
+    code_files = {
+        'syscalls.c',
+        'MotorControl/utils.cpp',
+        'MotorControl/arm_sin_f32.c',
+        'MotorControl/arm_cos_f32.c',
+        'MotorControl/low_level.cpp',
+        'MotorControl/axis.cpp',
+        'MotorControl/motor.cpp',
+        'MotorControl/thermistor.cpp',
+        'MotorControl/encoder.cpp',
+        'MotorControl/endstop.cpp',
+        'MotorControl/acim_estimator.cpp',
+        'MotorControl/mechanical_brake.cpp',
+        'MotorControl/controller.cpp',
+        'MotorControl/foc.cpp',
+        'MotorControl/open_loop_controller.cpp',
+        'MotorControl/oscilloscope.cpp',
+        'MotorControl/sensorless_estimator.cpp',
+        'MotorControl/trapTraj.cpp',
+        'MotorControl/pwm_input.cpp',
+        'MotorControl/main.cpp',
+        'Drivers/STM32/stm32_system.cpp',
+        'Drivers/STM32/stm32_gpio.cpp',
+        'Drivers/STM32/stm32_nvm.c',
+        'Drivers/STM32/stm32_spi_arbiter.cpp',
+        'communication/can_simple.cpp',
+        'communication/communication.cpp',
+        'communication/ascii_protocol.cpp',
+        'communication/interface_uart.cpp',
+        'communication/interface_usb.cpp',
+        'communication/interface_can.cpp',
+        'communication/interface_i2c.cpp',
+        'fibre/cpp/protocol.cpp',
+        'FreeRTOS-openocd.c',
+        'autogen/version.c'
+    }
+}
+
+stm32f4xx_hal_pkg = {
+    root = 'ThirdParty/STM32F4xx_HAL_Driver',
+    include_dirs = {
+        'Inc',
+    },
+    code_files = {
+        'Src/stm32f4xx_hal.c',
+        'Src/stm32f4xx_hal_adc.c',
+        'Src/stm32f4xx_hal_adc_ex.c',
+        'Src/stm32f4xx_hal_can.c',
+        'Src/stm32f4xx_hal_cortex.c',
+        'Src/stm32f4xx_hal_dma.c',
+        'Src/stm32f4xx_hal_dma_ex.c',
+        'Src/stm32f4xx_hal_flash.c',
+        'Src/stm32f4xx_hal_flash_ex.c',
+        'Src/stm32f4xx_hal_flash_ramfunc.c',
+        'Src/stm32f4xx_hal_gpio.c',
+        'Src/stm32f4xx_hal_i2c.c',
+        'Src/stm32f4xx_hal_i2c_ex.c',
+        'Src/stm32f4xx_hal_pcd.c',
+        'Src/stm32f4xx_hal_pcd_ex.c',
+        'Src/stm32f4xx_hal_pwr.c',
+        'Src/stm32f4xx_hal_pwr_ex.c',
+        'Src/stm32f4xx_hal_rcc.c',
+        'Src/stm32f4xx_hal_rcc_ex.c',
+        'Src/stm32f4xx_hal_spi.c',
+        'Src/stm32f4xx_hal_tim.c',
+        'Src/stm32f4xx_hal_tim_ex.c',
+        'Src/stm32f4xx_hal_uart.c',
+        'Src/stm32f4xx_ll_usb.c',
+    },
+    cflags = {'-DARM_MATH_CM4', '-mcpu=cortex-m4', '-mfpu=fpv4-sp-d16', '-DFPU_FPV4'}
+}
+
+stm32f7xx_hal_pkg = {
+    root = 'Private/ThirdParty/STM32F7xx_HAL_Driver',
+    include_dirs = {
+        'Inc',
+    },
+    code_files = {
+        'Src/stm32f7xx_hal.c',
+        'Src/stm32f7xx_hal_adc.c',
+        'Src/stm32f7xx_hal_adc_ex.c',
+        'Src/stm32f7xx_hal_can.c',
+        'Src/stm32f7xx_hal_cortex.c',
+        'Src/stm32f7xx_hal_dma.c',
+        'Src/stm32f7xx_hal_dma_ex.c',
+        'Src/stm32f7xx_hal_exti.c',
+        'Src/stm32f7xx_hal_flash.c',
+        'Src/stm32f7xx_hal_flash_ex.c',
+        'Src/stm32f7xx_hal_gpio.c',
+        'Src/stm32f7xx_hal_i2c.c',
+        'Src/stm32f7xx_hal_i2c_ex.c',
+        'Src/stm32f7xx_hal_i2s.c',
+        'Src/stm32f7xx_hal_pcd.c',
+        'Src/stm32f7xx_hal_pcd_ex.c',
+        'Src/stm32f7xx_hal_pwr.c',
+        'Src/stm32f7xx_hal_pwr_ex.c',
+        'Src/stm32f7xx_hal_rcc.c',
+        'Src/stm32f7xx_hal_rcc_ex.c',
+        'Src/stm32f7xx_hal_spi.c',
+        'Src/stm32f7xx_hal_spi_ex.c',
+        'Src/stm32f7xx_hal_tim.c',
+        'Src/stm32f7xx_hal_tim_ex.c',
+        'Src/stm32f7xx_hal_uart.c',
+        'Src/stm32f7xx_hal_uart_ex.c',
+        'Src/stm32f7xx_ll_usb.c',
+    },
+    cflags = {'-DARM_MATH_CM7', '-mcpu=cortex-m7', '-mfpu=fpv5-sp-d16'}
+}
+
+freertos_pkg = {
+    root = 'ThirdParty/FreeRTOS',
+    include_dirs = {
+        'Source/include',
+        'Source/CMSIS_RTOS',
+    },
+    code_files = {
+        'Source/croutine.c',
+        'Source/event_groups.c',
+        'Source/list.c',
+        'Source/queue.c',
+        'Source/stream_buffer.c',
+        'Source/tasks.c',
+        'Source/timers.c',
+        'Source/CMSIS_RTOS/cmsis_os.c',
+        'Source/portable/MemMang/heap_4.c',
+    }
+}
+
+cmsis_pkg = {
+    root = 'ThirdParty/CMSIS',
+    include_dirs = {
+        'Include',
+        'Device/ST/STM32F7xx/Include',
+        'Device/ST/STM32F4xx/Include'
+    },
+    ldflags = {'-LThirdParty/CMSIS/Lib/GCC'},
+}
+
+stm32_usb_device_library_pkg = {
+    root = 'ThirdParty/STM32_USB_Device_Library',
+    include_dirs = {
+        'Core/Inc',
+        'Class/CDC/Inc',
+    },
+    code_files = {
+        'Core/Src/usbd_core.c',
+        'Core/Src/usbd_ctlreq.c',
+        'Core/Src/usbd_ioreq.c',
+        'Class/CDC/Src/usbd_cdc.c',
+    }
+}
+
+crypto_pkg = {
+    root = 'Private',
+    include_dirs = {
+        'ThirdParty/sha-2',
+        'ThirdParty/rsa_embedded',
+    },
+    code_files = {
+        'ThirdParty/sha-2/sha-256.c',
+        'ThirdParty/rsa_embedded/rsa.c',
+    }
+}
+
+board_v3 = {
+    root = 'Board/v3',
+    root_interface = 'ODrive3',
+    include = {stm32f4xx_hal_pkg},
+    include_dirs = {
+        'Inc',
+        '../../ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F',
+    },
+    code_files = {
+        '../../ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM4F/port.c',
+        '../../Drivers/DRV8301/drv8301.cpp',
+        'board.cpp',
+        'startup_stm32f405xx.s',
+        'Src/stm32f4xx_hal_timebase_TIM.c',
+        'Src/tim.c',
+        'Src/dma.c',
+        'Src/freertos.c',
+        'Src/main.c',
+        'Src/usbd_conf.c',
+        'Src/spi.c',
+        'Src/usart.c',
+        'Src/usbd_cdc_if.c',
+        'Src/adc.c',
+        'Src/stm32f4xx_hal_msp.c',
+        'Src/usbd_desc.c',
+        'Src/stm32f4xx_it.c',
+        'Src/usb_device.c',
+        'Src/can.c',
+        'Src/system_stm32f4xx.c',
+        'Src/gpio.c',
+        'Src/i2c.c',
+    },
+    cflags = {'-DSTM32F405xx', '-DHW_VERSION_MAJOR=3'},
+    ldflags = {
+        '-TBoard/v3/STM32F405RGTx_FLASH.ld',
+        '-larm_cortexM4lf_math',
+    }
+}
+
+board_v4 = {
+    root = 'Private/v4',
+    root_interface = 'ODrive4',
+    include = {stm32f7xx_hal_pkg},
+    include_dirs = {
+        '..',
+        'Inc',
+        '../../ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1',
+    },
+    code_files = {
+        '../../ThirdParty/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/port.c',
+        '../Drivers/DRV8353/drv8353.cpp',
+        '../Drivers/status_led.cpp',
+        'startup_stm32f722xx.s',
+        'board.cpp',
+        'Src/main.c',
+        'Src/gpio.c',
+        'Src/adc.c',
+        'Src/can.c',
+        'Src/dma.c',
+        'Src/freertos.c',
+        'Src/spi.c',
+        'Src/tim.c',
+        'Src/stm32f7xx_it.c',
+        'Src/stm32f7xx_hal_msp.c',
+        'Src/stm32f7xx_hal_timebase_tim.c',
+        'Src/system_stm32f7xx.c',
+        'Src/i2s.c',
+        'Src/usart.c',
+        'Src/usb_device.c',
+        'Src/usbd_conf.c',
+        'Src/usbd_desc.c',
+        'Src/usbd_cdc_if.c',
+        'Src/i2c.c',
+    },
+    cflags = {'-DSTM32F722xx', '-DHW_VERSION_MAJOR=4'},
+    ldflags = {
+        '-TPrivate/v4/STM32F722RETx_FLASH.ld',
+        '-larm_cortexM7lfsp_math',
+    }
+}
+
+boards = {
+    ["v3.1"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=1 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.2"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=2 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.3"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=3 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.4-24V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=4 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.4-48V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=4 -DHW_VERSION_VOLTAGE=48"}},
+    ["v3.5-24V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=5 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.5-48V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=5 -DHW_VERSION_VOLTAGE=48"}},
+    ["v3.6-24V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=6 -DHW_VERSION_VOLTAGE=24"}},
+    ["v3.6-56V"] = {include={board_v3}, cflags={"-DHW_VERSION_MINOR=6 -DHW_VERSION_VOLTAGE=56"}},
+    ["v4.0-56V"] = {include={board_v4}, cflags={"-DHW_VERSION_MINOR=0 -DHW_VERSION_VOLTAGE=56"}},
+    ["v4.1-58V"] = {include={board_v4}, cflags={"-DHW_VERSION_MINOR=1 -DHW_VERSION_VOLTAGE=58"}},
+}
+
+
+-- Toolchain setup -------------------------------------------------------------
+
+CC='arm-none-eabi-gcc -std=c99'
+CXX='arm-none-eabi-g++ -std=c++17 -Wno-register'
+LINKER='arm-none-eabi-g++'
+
+-- C-specific flags
+CFLAGS += '-D__weak="__attribute__((weak))"'
+CFLAGS += '-D__packed="__attribute__((__packed__))"'
+CFLAGS += '-DUSE_HAL_DRIVER'
+
+CFLAGS += '-mthumb'
+CFLAGS += '-mfloat-abi=hard'
+CFLAGS += '-Wno-psabi' -- suppress unimportant note about ABI compatibility in GCC 10
+CFLAGS += { '-Wall', '-Wdouble-promotion', '-Wfloat-conversion', '-fdata-sections', '-ffunction-sections'}
+CFLAGS += '-g'
+
+-- linker flags
+LDFLAGS += '-flto -lc -lm -lnosys' -- libs
+LDFLAGS += '-mthumb -mfloat-abi=hard -specs=nosys.specs -specs=nano.specs -u _printf_float -u _scanf_float -Wl,--cref -Wl,--gc-sections'
+LDFLAGS += '-Wl,--undefined=uxTopUsedPriority'
+
+
+-- Handle Configuration Options ------------------------------------------------
+
+-- Switch between board versions
+boardversion = tup.getconfig("BOARD_VERSION")
+if boardversion == "" then
+    error("board version not specified - take a look at tup.config.default")
+elseif boards[boardversion] == nil then
+    error("unknown board version "..boardversion)
+end
+board = boards[boardversion]
+
+-- USB I/O settings
+if tup.getconfig("USB_PROTOCOL") == "native" or tup.getconfig("USB_PROTOCOL") == "" then
+    CFLAGS += "-DUSB_PROTOCOL_NATIVE"
+elseif tup.getconfig("USB_PROTOCOL") == "native-stream" then
+    CFLAGS += "-DUSB_PROTOCOL_NATIVE_STREAM_BASED"
+elseif tup.getconfig("USB_PROTOCOL") == "stdout" then
+    CFLAGS += "-DUSB_PROTOCOL_STDOUT"
+elseif tup.getconfig("USB_PROTOCOL") == "none" then
+    CFLAGS += "-DUSB_PROTOCOL_NONE"
+else
+    error("unknown USB protocol")
+end
+
+-- UART I/O settings
+if tup.getconfig("UART_PROTOCOL") == "native" then
+    CFLAGS += "-DUART_PROTOCOL_NATIVE"
+elseif tup.getconfig("UART_PROTOCOL") == "ascii" or tup.getconfig("UART_PROTOCOL") == "" then
+    CFLAGS += "-DUART_PROTOCOL_ASCII"
+elseif tup.getconfig("UART_PROTOCOL") == "stdout" then
+    CFLAGS += "-DUART_PROTOCOL_STDOUT"
+elseif tup.getconfig("UART_PROTOCOL") == "none" then
+    CFLAGS += "-DUART_PROTOCOL_NONE"
+else
+    error("unknown UART protocol "..tup.getconfig("UART_PROTOCOL"))
+end
+
+-- GPIO settings
+if tup.getconfig("STEP_DIR") == "y" then
+    if tup.getconfig("UART_PROTOCOL") == "none" then
+        CFLAGS += "-DUSE_GPIO_MODE_STEP_DIR"
+    else
+        error("Step/dir mode conflicts with UART. Set CONFIG_UART_PROTOCOL to none.")
+    end
+end
+
+-- Compiler settings
+if tup.getconfig("STRICT") == "true" then
+    CFLAGS += '-Werror'
+end
+
+if tup.getconfig("NO_DRM") == "true" then
+    CFLAGS += '-DNO_DRM'
+end
+
+-- debug build
+if tup.getconfig("DEBUG") == "true" then
+    CFLAGS += '-gdwarf-2 -Og'
+else
+    CFLAGS += '-O2'
+end
+
+if tup.getconfig("USE_LTO") == "true" then
+    CFLAGS += '-flto'
+end
+
+
+-- Generate Tup Rules ----------------------------------------------------------
+
 python_command = find_python3()
 print('Using python command "'..python_command..'"')
 
@@ -27,241 +424,33 @@ tup.frule{
     outputs={'autogen/version.c'}
 }
 
-board_v3 = {
-    dir = 'Board/v3',
-    root_interface = 'ODrive3',
-    sources = {'Drivers/DRV8301/drv8301.cpp', 'Board/v3/board.cpp'},
-    flags = {'-DSTM32F405xx', '-DARM_MATH_CM4', '-mcpu=cortex-m4', '-mfpu=fpv4-sp-d16', '-DFPU_FPV4'},
-    ldflags = {'-TBoard/v3/STM32F405RGTx_FLASH.ld', '-LBoard/v3/Drivers/CMSIS/Lib', '-larm_cortexM4lf_math', '-mcpu=cortex-m4', '-mfpu=fpv4-sp-d16'}
-}
-
-board_v4 = {
-    dir = 'Board/v4',
-    root_interface = 'ODrive4',
-    sources = {'Drivers/DRV8353/drv8353.cpp', 'Drivers/status_led.cpp', 'Board/v4/board.cpp', 'lockdown/rsa_embedded/rsa.c', 'lockdown/sha-2/sha-256.c',},
-    flags = {'-DSTM32F722xx', '-DARM_MATH_CM7', '-mcpu=cortex-m7', '-mfpu=fpv5-sp-d16'},
-    ldflags = {'-TBoard/v4/STM32F722RETx_FLASH.ld', '-LBoard/v4/Drivers/CMSIS/Lib/GCC', '-larm_cortexM7lfsp_math', '-mcpu=cortex-m7', '-mfpu=fpv5-sp-d16'}
-}
-
--- Switch between board versions
-boardversion = tup.getconfig("BOARD_VERSION")
-if boardversion == "v3.1" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=1"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.2" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=2"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.3" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=3"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.4-24V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=4"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.4-48V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=4"
-    board.flags += "-DHW_VERSION_VOLTAGE=48"
-elseif boardversion == "v3.5-24V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=5"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.5-48V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=5"
-    board.flags += "-DHW_VERSION_VOLTAGE=48"
-elseif boardversion == "v3.6-24V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=6"
-    board.flags += "-DHW_VERSION_VOLTAGE=24"
-elseif boardversion == "v3.6-56V" then
-    board = board_v3
-    board.flags += "-DHW_VERSION_MAJOR=3 -DHW_VERSION_MINOR=6"
-    board.flags += "-DHW_VERSION_VOLTAGE=56"
-elseif boardversion == "v4.0-56V" then
-    board = board_v4
-    board.flags += "-DHW_VERSION_MAJOR=4 -DHW_VERSION_MINOR=0"
-    board.flags += "-DHW_VERSION_VOLTAGE=56"
-elseif boardversion == "v4.1-58V" then
-    board = board_v4
-    board.flags += "-DHW_VERSION_MAJOR=4 -DHW_VERSION_MINOR=1"
-    board.flags += "-DHW_VERSION_VOLTAGE=58"
-elseif boardversion == "" then
-    error("board version not specified - take a look at tup.config.default")
-else
-    error("unknown board version "..boardversion)
-end
-buildsuffix = boardversion
-
--- USB I/O settings
-if tup.getconfig("USB_PROTOCOL") == "native" or tup.getconfig("USB_PROTOCOL") == "" then
-    FLAGS += "-DUSB_PROTOCOL_NATIVE"
-elseif tup.getconfig("USB_PROTOCOL") == "native-stream" then
-    FLAGS += "-DUSB_PROTOCOL_NATIVE_STREAM_BASED"
-elseif tup.getconfig("USB_PROTOCOL") == "stdout" then
-    FLAGS += "-DUSB_PROTOCOL_STDOUT"
-elseif tup.getconfig("USB_PROTOCOL") == "none" then
-    FLAGS += "-DUSB_PROTOCOL_NONE"
-else
-    error("unknown USB protocol")
-end
-
--- UART I/O settings
-if tup.getconfig("UART_PROTOCOL") == "native" then
-    FLAGS += "-DUART_PROTOCOL_NATIVE"
-elseif tup.getconfig("UART_PROTOCOL") == "ascii" or tup.getconfig("UART_PROTOCOL") == "" then
-    FLAGS += "-DUART_PROTOCOL_ASCII"
-elseif tup.getconfig("UART_PROTOCOL") == "stdout" then
-    FLAGS += "-DUART_PROTOCOL_STDOUT"
-elseif tup.getconfig("UART_PROTOCOL") == "none" then
-    FLAGS += "-DUART_PROTOCOL_NONE"
-else
-    error("unknown UART protocol "..tup.getconfig("UART_PROTOCOL"))
-end
-
--- GPIO settings
-if tup.getconfig("STEP_DIR") == "y" then
-    if tup.getconfig("UART_PROTOCOL") == "none" then
-        FLAGS += "-DUSE_GPIO_MODE_STEP_DIR"
-    else
-        error("Step/dir mode conflicts with UART. Set CONFIG_UART_PROTOCOL to none.")
-    end
-end
-
--- Compiler settings
-if tup.getconfig("STRICT") == "true" then
-    FLAGS += '-Werror'
-end
-
-if tup.getconfig("NO_DRM") == "true" then
-    FLAGS += '-DNO_DRM'
-end
-
--- C-specific flags
-FLAGS += board.flags
-FLAGS += '-D__weak="__attribute__((weak))"'
-FLAGS += '-D__packed="__attribute__((__packed__))"'
-FLAGS += '-DUSE_HAL_DRIVER'
-
-FLAGS += '-mthumb'
-FLAGS += '-mfloat-abi=hard'
-FLAGS += '-Wno-psabi' -- suppress unimportant note about ABI compatibility in GCC 10
-FLAGS += { '-Wall', '-Wdouble-promotion', '-Wfloat-conversion', '-fdata-sections', '-ffunction-sections'}
-FLAGS += '-g'
-
--- linker flags
-LDFLAGS += board.ldflags
-LDFLAGS += '-flto -lc -lm -lnosys' -- libs
-LDFLAGS += '-mthumb -mfloat-abi=hard -specs=nosys.specs -specs=nano.specs -u _printf_float -u _scanf_float -Wl,--cref -Wl,--gc-sections'
-LDFLAGS += '-Wl,--undefined=uxTopUsedPriority'
-
--- debug build
-if tup.getconfig("DEBUG") == "true" then
-    FLAGS += '-gdwarf-2'
-    OPT += '-Og'
-else
-    FLAGS += '-g'
-    OPT += '-O2'
-end
-
-if tup.getconfig("USE_LTO") == "true" then
-    OPT += '-flto'
-    LDFLAGS += '-flto'
-end
-
--- common flags for ASM, C and C++
-OPT += '-ffast-math'
-tup.append_table(FLAGS, OPT)
-tup.append_table(LDFLAGS, OPT)
-
-toolchain = GCCToolchain('arm-none-eabi-', 'build', FLAGS, LDFLAGS)
-
-
--- Load list of source files Makefile that was autogenerated by CubeMX
-vars = parse_makefile_vars(board.dir..'/Makefile')
-
--- ASM sources must precede C sources due to LTO removing weak symbols which appear after strong symbols
--- in the call to the linker:  https://bugs.launchpad.net/gcc-arm-embedded/+bug/1747966
-all_stm_sources = (vars['ASM_SOURCES'] or '')..' '..(vars['CPP_SOURCES'] or '')..' '..(vars['C_SOURCES'] or '')
-for src in string.gmatch(all_stm_sources, "%S+") do
-    stm_sources += board.dir..'/'..src
-end
-for src in string.gmatch(vars['C_INCLUDES'] or '', "%S+") do
-    stm_includes += board.dir..'/'..string.sub(src, 3, -1) -- remove "-I" from each include path
-end
-
 -- Autogen files from YAML interface definitions
+root_interface = board.include[1].root_interface
 tup.frule{inputs={'fibre/cpp/interfaces_template.j2'}, command=python_command..' interface_generator_stub.py --definitions odrive-interface.yaml --template %f --output %o', outputs='autogen/interfaces.hpp'}
 tup.frule{inputs={'fibre/cpp/function_stubs_template.j2'}, command=python_command..' interface_generator_stub.py --definitions odrive-interface.yaml --template %f --output %o', outputs='autogen/function_stubs.hpp'}
-tup.frule{inputs={'fibre/cpp/endpoints_template.j2'}, command=python_command..' interface_generator_stub.py --definitions odrive-interface.yaml --generate-endpoints '..board.root_interface..' --template %f --output %o', outputs='autogen/endpoints.hpp'}
+tup.frule{inputs={'fibre/cpp/endpoints_template.j2'}, command=python_command..' interface_generator_stub.py --definitions odrive-interface.yaml --generate-endpoints '..root_interface..' --template %f --output %o', outputs='autogen/endpoints.hpp'}
 tup.frule{inputs={'fibre/cpp/type_info_template.j2'}, command=python_command..' interface_generator_stub.py --definitions odrive-interface.yaml --template %f --output %o', outputs='autogen/type_info.hpp'}
 
--- TODO: cleaner separation of the platform code and the rest
-stm_includes += '.'
---stm_includes += 'Drivers/DRV8301'
-build{
-    name='stm_platform',
-    type='objects',
-    toolchains={toolchain},
-    packages={},
-    sources=stm_sources,
-    includes=stm_includes
-}
 
-sources = {
-    'syscalls.c',
-    'MotorControl/utils.cpp',
-    'MotorControl/arm_sin_f32.c',
-    'MotorControl/arm_cos_f32.c',
-    'MotorControl/low_level.cpp',
-    'MotorControl/axis.cpp',
-    'MotorControl/motor.cpp',
-    'MotorControl/thermistor.cpp',
-    'MotorControl/encoder.cpp',
-    'MotorControl/endstop.cpp',
-    'MotorControl/acim_estimator.cpp',
-    'MotorControl/mechanical_brake.cpp',
-    'MotorControl/controller.cpp',
-    'MotorControl/foc.cpp',
-    'MotorControl/open_loop_controller.cpp',
-    'MotorControl/oscilloscope.cpp',
-    'MotorControl/sensorless_estimator.cpp',
-    'MotorControl/trapTraj.cpp',
-    'MotorControl/pwm_input.cpp',
-    'MotorControl/main.cpp',
-    'Drivers/STM32/stm32_system.cpp',
-    'Drivers/STM32/stm32_gpio.cpp',
-    'Drivers/STM32/stm32_nvm.c',
-    'Drivers/STM32/stm32_spi_arbiter.cpp',
-    'communication/can_simple.cpp',
-    'communication/communication.cpp',
-    'communication/ascii_protocol.cpp',
-    'communication/interface_uart.cpp',
-    'communication/interface_usb.cpp',
-    'communication/interface_can.cpp',
-    'communication/interface_i2c.cpp',
-    'fibre/cpp/protocol.cpp',
-    'FreeRTOS-openocd.c',
-    'autogen/version.c'
-}
-tup.append_table(sources, board.sources)
+add_pkg(freertos_pkg)
+add_pkg(cmsis_pkg)
+add_pkg(stm32_usb_device_library_pkg)
+add_pkg(crypto_pkg)
+add_pkg(board)
+add_pkg(odrive_firmware_pkg)
 
-build{
-    name='ODriveFirmware',
-    toolchains={toolchain},
-    --toolchains={LLVMToolchain('x86_64', {'-Ofast'}, {'-flto'})},
-    packages={'stm_platform'},
-    sources=sources,
-    includes={
-        'Drivers/DRV8301',
-        'MotorControl',
-        'fibre/cpp/include',
-        '.',
-        "doctest"
-    }
+
+for _, src_file in pairs(code_files) do
+    obj_file = "build/"..src_file:gsub("/","_")..".o"
+    object_files += obj_file
+    compile(src_file, obj_file)
+end
+
+tup.frule{
+    inputs=object_files,
+    command='^c^ '..LINKER..' %f '..tostring(CFLAGS)..' '..tostring(LDFLAGS)..
+            ' -Wl,-Map=%O.map -o %o',
+    outputs={'build/ODriveFirmware.elf', extra_outputs={'build/ODriveFirmware.map'}}
 }
 
 if tup.getconfig('DOCTEST') == 'true' then
diff --git a/Firmware/build.lua b/Firmware/build.lua
deleted file mode 100644
index e6d93e41..00000000
--- a/Firmware/build.lua
+++ /dev/null
@@ -1,184 +0,0 @@
-
--- This file contains support functions for Tupfile.lua
-
-function trim(s)
-    return (s:gsub("^%s*(.-)%s*$", "%1"))
-end
-
-function string:split(sep)
-    local sep, fields = sep or ":", {}
-    local pattern = string.format("([^%s]+)", sep)
-    self:gsub(pattern, function(c) fields[#fields+1] = c end)
-    return fields
-end
-
-function run_now(command)
-    local handle
-    handle = io.popen(command)
-    local output = handle:read("*a")
-    local rc = {handle:close()}
-    return rc[1], output
-end
-
--- Very basic parser to retrieve variables from a Makefile
-function parse_makefile_vars(makefile)
-    vars = {}
-    current_var = nil
-    for line in io.lines(tup.getcwd()..'/'..makefile) do
-        if current_var == nil then
-            i,j = string.find(line, "+=")
-            if not i then
-                i,j = string.find(line, "=")
-            end
-            if i then
-                current_var = trim(string.sub(line, 1, i-1))
-                vars[current_var] = vars[current_var] or ''
-                line = string.sub(line, j+1, -1)
-                --print("varname: "..varname.." the rest: "..line)
-            end
-        end
-
-        if current_var != nil then
-            --print("append chunk "..trim(line).." to "..current_var)
-            vars[current_var] = vars[current_var]..' '..trim(line)
-            if string.sub(vars[current_var], -1) == '\\' then
-                vars[current_var] = string.sub(vars[current_var], 1, -2)
-            else
-                current_var = nil
-            end
-        end
-    end
-    return vars
-end
-
-
-
-
-function GCCToolchain(prefix, builddir, compiler_flags, linker_flags)
-
-    -- add some default compiler flags
-    -- -fstack-usage gives a warning for some functions containing inline assembly (prvPortStartFirstTask in particular)
-    -- so for now we just disable it
-    calculate_stack_usage = false
-    if calculate_stack_usage then
-        compiler_flags += '-fstack-usage'
-    end
-
-    local gcc_generic_compiler = function(compiler, compiler_flags, gen_su_file, src, flags, includes, outputs)
-        -- convert include list to flags
-        inc_flags = {}
-        for _,inc in pairs(includes) do
-            inc_flags += "-I"..inc
-        end
-        -- todo: vary build directory
-        obj_file = builddir.."/obj/"..src:gsub("/","_")..".o"
-        outputs.object_files += obj_file
-        if gen_su_file then
-            su_file = builddir.."/"..src:gsub("/","_")..".su"
-            extra_outputs = { su_file }
-            outputs.su_files += su_file
-        else
-            extra_outputs = {}
-        end
-        extra_inputs = {'autogen/interfaces.hpp', 'autogen/function_stubs.hpp', 'autogen/endpoints.hpp', 'autogen/type_info.hpp'} -- TODO: fix hack
-        tup.frule{
-            inputs= { src, extra_inputs=extra_inputs },
-            command=compiler..' -c %f '..
-                    tostring(compiler_flags)..' '.. -- CFLAGS for this compiler
-                    tostring(inc_flags)..' '.. -- CFLAGS for this translation unit
-                    tostring(flags).. -- CFLAGS for this translation unit
-                    ' -o %o',
-            outputs={obj_file,extra_outputs=extra_outputs}
-        }
-    end
-    return {
-        compile_c = function(src, flags, includes, outputs) gcc_generic_compiler(prefix..'gcc -std=c99', compiler_flags, calculate_stack_usage, src, flags, includes, outputs) end,
-        compile_cpp = function(src, flags, includes, outputs) gcc_generic_compiler(prefix..'g++ -std=c++17 -Wno-register', compiler_flags, calculate_stack_usage, src, flags, includes, outputs) end,
-        compile_asm = function(src, flags, includes, outputs) gcc_generic_compiler(prefix..'gcc -x assembler-with-cpp', compiler_flags, false, src, flags, includes, outputs) end,
-        link = function(objects, output_name)
-            output_name = builddir..'/'..output_name
-            tup.frule{
-                inputs=objects,
-                command=prefix..'g++ %f '..
-                        tostring(linker_flags)..' '..
-                        '-Wl,-Map=%O.map'..
-                        ' -o %o',
-                outputs={output_name..'.elf', extra_outputs={output_name..'.map'}}
-            }
-            -- display the size
-            tup.frule{inputs={output_name..'.elf'}, command=prefix..'size %f'}
-            -- generate disassembly
-            tup.frule{inputs={output_name..'.elf'}, command=prefix..'objdump %f -dSC > %o', outputs={output_name..'.asm'}}
-            -- create *.hex and *.bin output formats
-            tup.frule{inputs={output_name..'.elf'}, command=prefix..'objcopy -O ihex %f %o', outputs={output_name..'.hex'}}
-            tup.frule{inputs={output_name..'.elf'}, command=prefix..'objcopy -O binary -S %f %o', outputs={output_name..'.bin'}}
-        end
-    }
-end
-
-all_packages = {}
-
--- toolchains: Each element of this list is a collection of functions, such as compile_c, link, ...
---              You can create a new toolchain object for each platform you want to build for.
-function build(args)
-    if args.toolchain == nil then args.toolchain = {} end
-    if args.sources == nil then args.sources = {} end
-    if args.includes == nil then args.includes = {} end
-    if args.packages == nil then args.packages = {} end
-    if args.c_flags == nil then args.c_flags = {} end
-    if args.cpp_flags == nil then args.cpp_flags = {} end
-    if args.asm_flags == nil then args.asm_flags = {} end
-    if args.ld_flags == nil then args.ld_flags = {} end
-    if args.linker_objects == nil then args.linker_objects = {} end
-    
-    -- add includes of other packages
-    for _,pkg_name in pairs(args.packages) do
-        --print('depend on package '..pkg_name)
-        pkg = all_packages[pkg_name]
-        if pkg == nil then
-            error("unknown package "..pkg_name)
-        end
-        -- add path of each include
-        for _,inc in pairs(pkg.includes or {}) do
-            args.includes += tostring(inc)
-        end
-        tup.append_table(args.linker_objects, pkg.object_files)
-    end
-
-    -- run everything once for every toolchain
-    for _,toolchain in pairs(args.toolchains) do
-        -- compile
-        outputs = {}
-        for _,src in pairs(args.sources) do
-            --print("compile "..src)
-            if tup.ext(src) == 'c' then
-                toolchain.compile_c(src, args.c_flags, args.includes, outputs)
-            elseif tup.ext(src) == 'cpp' then
-                toolchain.compile_cpp(src, args.cpp_flags, args.includes, outputs)
-            elseif tup.ext(src) == 's' or tup.ext(src) == 'asm' then
-                toolchain.compile_asm(src, args.asm_flags, args.includes, outputs)
-            else
-                error('unrecognized file ending')
-            end
-        end
-
-        -- link
-        if outputs.object_files != nil and args.type != 'objects' then
-            tup.append_table(args.linker_objects, outputs.object_files)
-            toolchain.link(args.linker_objects, args.name)
-        end
-
-        outputs.includes = {}
-        for _,inc in pairs(args.includes) do
-            table.insert(outputs.includes, inc)
-        end
-        if args.name != nil then
-            all_packages[args.name] = outputs
-        end
-    end
-
-    --for k,v in pairs(all_packages) do
-    --    print('have package '..k)
-    --end
-end
-

From fc1c89c8ab90b5b8cfc3af8c4f62f11d3a9b03dc Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 18 Nov 2020 19:30:03 +0100
Subject: [PATCH 08/14] fix compilation for v3.x

---
 Firmware/Tupfile.lua | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index b61024b5..32d4a041 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -264,7 +264,7 @@ board_v3 = {
 board_v4 = {
     root = 'Private/v4',
     root_interface = 'ODrive4',
-    include = {stm32f7xx_hal_pkg},
+    include = {stm32f7xx_hal_pkg, crypto_pkg},
     include_dirs = {
         '..',
         'Inc',
@@ -435,7 +435,6 @@ tup.frule{inputs={'fibre/cpp/type_info_template.j2'}, command=python_command..'
 add_pkg(freertos_pkg)
 add_pkg(cmsis_pkg)
 add_pkg(stm32_usb_device_library_pkg)
-add_pkg(crypto_pkg)
 add_pkg(board)
 add_pkg(odrive_firmware_pkg)
 

From da6d33e75d5729c3d52cab87e95888f1061c83a0 Mon Sep 17 00:00:00 2001
From: Oskar Weigl <oskar.weigl@gmail.com>
Date: Thu, 19 Nov 2020 21:44:36 -0800
Subject: [PATCH 09/14] add extra build outputs

---
 Firmware/Tupfile.lua | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/Firmware/Tupfile.lua b/Firmware/Tupfile.lua
index 32d4a041..9fb17f2e 100644
--- a/Firmware/Tupfile.lua
+++ b/Firmware/Tupfile.lua
@@ -451,6 +451,11 @@ tup.frule{
             ' -Wl,-Map=%O.map -o %o',
     outputs={'build/ODriveFirmware.elf', extra_outputs={'build/ODriveFirmware.map'}}
 }
+-- display the size
+tup.frule{inputs={'build/ODriveFirmware.elf'}, command='arm-none-eabi-size %f'}
+-- create *.hex and *.bin output formats
+tup.frule{inputs={'build/ODriveFirmware.elf'}, command='arm-none-eabi-objcopy -O ihex %f %o', outputs={'build/ODriveFirmware.hex'}}
+tup.frule{inputs={'build/ODriveFirmware.elf'}, command='arm-none-eabi-objcopy -O binary -S %f %o', outputs={'build/ODriveFirmware.bin'}}
 
 if tup.getconfig('DOCTEST') == 'true' then
     TEST_INCLUDES = '-I. -I./MotorControl -I./fibre/cpp/include -I./Drivers/DRV8301 -I./doctest'

From 88c1a3399af05706759ddd1aa98d73a76826c025 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Tue, 24 Nov 2020 16:49:00 +0100
Subject: [PATCH 10/14] enable GPIO clocks on demand

---
 Firmware/.vscode/launch.json          |  4 ++--
 Firmware/Drivers/STM32/stm32_gpio.cpp | 19 ++++++++++++++++++-
 Firmware/Private                      |  2 +-
 3 files changed, 21 insertions(+), 4 deletions(-)

diff --git a/Firmware/.vscode/launch.json b/Firmware/.vscode/launch.json
index d277ce4c..48ee3ff1 100644
--- a/Firmware/.vscode/launch.json
+++ b/Firmware/.vscode/launch.json
@@ -32,7 +32,7 @@
             "openOCDLaunchCommands": [
                 "reset_config none separate"
             ],
-            "svdFile": "${workspaceRoot}/Board/v4/STM32F7x.svd",
+            "svdFile": "${workspaceRoot}/Private/v4/STM32F722.svd",
             "cwd": "${workspaceRoot}"
         },
         {
@@ -85,7 +85,7 @@
                 "interface/stlink.cfg",
                 "target/stm32f7x.cfg",
             ],
-            "svdFile": "${workspaceRoot}/Board/v4/STM32F722.svd",
+            "svdFile": "${workspaceRoot}/Private/v4/STM32F722.svd",
             "cwd": "${workspaceRoot}"
         },
         {
diff --git a/Firmware/Drivers/STM32/stm32_gpio.cpp b/Firmware/Drivers/STM32/stm32_gpio.cpp
index 36cb4c0b..eca0e653 100644
--- a/Firmware/Drivers/STM32/stm32_gpio.cpp
+++ b/Firmware/Drivers/STM32/stm32_gpio.cpp
@@ -43,8 +43,25 @@ IRQn_Type get_irq_number(uint16_t pin_number) {
 
 
 bool Stm32Gpio::config(uint32_t mode, uint32_t pull, uint32_t speed) {
-    if (!port_)
+    if (port_ == GPIOA) {
+        __HAL_RCC_GPIOA_CLK_ENABLE();
+    } else if (port_ == GPIOB) {
+        __HAL_RCC_GPIOB_CLK_ENABLE();
+    } else if (port_ == GPIOC) {
+        __HAL_RCC_GPIOC_CLK_ENABLE();
+    } else if (port_ == GPIOD) {
+        __HAL_RCC_GPIOD_CLK_ENABLE();
+    } else if (port_ == GPIOE) {
+        __HAL_RCC_GPIOE_CLK_ENABLE();
+    } else if (port_ == GPIOF) {
+        __HAL_RCC_GPIOF_CLK_ENABLE();
+    } else if (port_ == GPIOG) {
+        __HAL_RCC_GPIOG_CLK_ENABLE();
+    } else if (port_ == GPIOH) {
+        __HAL_RCC_GPIOH_CLK_ENABLE();
+    } else {
         return false;
+    }
 
     size_t position = get_pin_number();
 
diff --git a/Firmware/Private b/Firmware/Private
index aeae8a9c..3ad39794 160000
--- a/Firmware/Private
+++ b/Firmware/Private
@@ -1 +1 @@
-Subproject commit aeae8a9ceaacdfc65915ccf1157650b157ee5e89
+Subproject commit 3ad39794bb0d7c44e9eed7e910d4df35a01513ba

From a3b7497150b3a3da96c5a2d394112ccc30bb7bf7 Mon Sep 17 00:00:00 2001
From: Oskar Weigl <oskar.weigl@gmail.com>
Date: Tue, 24 Nov 2020 23:58:44 -0800
Subject: [PATCH 11/14] change LED color and add eye curve

---
 Firmware/MotorControl/main.cpp | 23 +++++++++++++----------
 1 file changed, 13 insertions(+), 10 deletions(-)

diff --git a/Firmware/MotorControl/main.cpp b/Firmware/MotorControl/main.cpp
index d04ea747..bcf595d6 100644
--- a/Firmware/MotorControl/main.cpp
+++ b/Firmware/MotorControl/main.cpp
@@ -59,26 +59,29 @@ void StatusLedController::update() {
     bool any_error = odrv.any_error();
 
     if (is_armed) {
-        // Fast blue pulsating
+        // Fast green pulsating
         const uint32_t period_ms = 256;
         const uint8_t min_brightness = 0;
         const uint8_t max_brightness = 255;
-        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
-        status_led.set_color(rgb_t{(uint8_t)(any_error ? brightness / 2 : 0), 0, (uint8_t)brightness});
+        uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        brightness = (brightness * brightness) >> 8; // eye response very roughly sqrt
+        status_led.set_color(rgb_t{(uint8_t)(any_error ? brightness / 2 : 0), (uint8_t)brightness, 0});
     } else if (any_error) {
         // Red pulsating
         const uint32_t period_ms = 1024;
         const uint8_t min_brightness = 0;
         const uint8_t max_brightness = 255;
-        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        brightness = (brightness * brightness) >> 8; // eye response very roughly sqrt
         status_led.set_color(rgb_t{(uint8_t)brightness, 0, 0});
     } else {
-        // Slow green pulsating
-        const uint32_t period_ms = 2048;
-        const uint8_t min_brightness = 16;
-        const uint8_t max_brightness = 128;
-        const uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
-        status_led.set_color(rgb_t{0, (uint8_t)brightness, 0});
+        // Slow blue pulsating
+        const uint32_t period_ms = 4096;
+        const uint8_t min_brightness = 64;
+        const uint8_t max_brightness = 180;
+        uint32_t brightness = std::abs((int32_t)(t % period_ms) - (int32_t)(period_ms / 2)) * (max_brightness - min_brightness) / (period_ms / 2) + min_brightness;
+        brightness = (brightness * brightness) >> 8; // eye response very roughly sqrt
+        status_led.set_color(rgb_t{0, 0, (uint8_t)brightness});
     }
 #endif
 }

From ac6c55315618b97a1962f07133bff19a90811196 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 25 Nov 2020 19:30:04 +0100
Subject: [PATCH 12/14] add get_drv_fault function

---
 Firmware/MotorControl/main.cpp      | 10 ++++++++++
 Firmware/MotorControl/odrive_main.h |  1 +
 Firmware/odrive-interface.yaml      | 24 +-----------------------
 3 files changed, 12 insertions(+), 23 deletions(-)

diff --git a/Firmware/MotorControl/main.cpp b/Firmware/MotorControl/main.cpp
index bcf595d6..959ff40a 100644
--- a/Firmware/MotorControl/main.cpp
+++ b/Firmware/MotorControl/main.cpp
@@ -220,6 +220,16 @@ bool ODrive::any_error() {
         });
 }
 
+uint64_t ODrive::get_drv_fault() {
+#if AXIS_COUNT == 1
+    return motors[0].gate_driver_.get_error();
+#elif AXIS_COUNT == 2
+    return (uint64_t)motors[0].gate_driver_.get_error() | ((uint64_t)motors[1].gate_driver_.get_error() << 32ULL);
+#else
+    #error "not supported"
+#endif
+}
+
 void ODrive::clear_errors() {
     for (auto& axis: axes) {
         axis.motor_.error_ = Motor::ERROR_NONE;
diff --git a/Firmware/MotorControl/odrive_main.h b/Firmware/MotorControl/odrive_main.h
index 16689464..96bedf79 100644
--- a/Firmware/MotorControl/odrive_main.h
+++ b/Firmware/MotorControl/odrive_main.h
@@ -193,6 +193,7 @@ public:
     uint32_t get_interrupt_status(int32_t irqn);
     uint32_t get_dma_status(uint8_t stream_num);
     uint32_t get_gpio_states();
+    uint64_t get_drv_fault();
     void disarm_with_error(Error error);
 
     Error error_ = ERROR_NONE;
diff --git a/Firmware/odrive-interface.yaml b/Firmware/odrive-interface.yaml
index f469eb88..859fd328 100644
--- a/Firmware/odrive-interface.yaml
+++ b/Firmware/odrive-interface.yaml
@@ -214,6 +214,7 @@ interfaces:
       get_gpio_states:
         out: {status: {type: uint32}}
         doc: Returns the logic states of all GPIOs. Bit i represents the state of GPIOi.
+      get_drv_fault: {out: {drv_fault: uint64}}
       clear_errors:
         doc: Clear all the errors of this device including all contained submodules.
 
@@ -456,29 +457,6 @@ interfaces:
           sensorless_ramp: LockinConfig
           general_lockin: LockinConfig
           can: CanConfig
-        gate_driver:
-          c_name: gate_driver_exported_
-          c_is_class: False
-          attributes:
-            drv_fault:
-              typeargs: {fibre.Property.mode: readonly}
-              nullflag: NoFault
-              flags:
-                FetLowCOvercurrent: {bit: 0, doc: FET Low side, Phase C Over Current fault}
-                FetHighCOvercurrent: {bit: 1, doc: FET High side, Phase C Over Current fault}
-                FetLowBOvercurrent: {bit: 2, doc: FET Low side, Phase B Over Current fault}
-                FetHighBOvercurrent: {bit: 3, doc: FET High side, Phase B Over Current fault}
-                FetLowAOvercurrent: {bit: 4, doc: FET Low side, Phase A Over Current fault}
-                FetHighAOvercurrent: {bit: 5, doc: FET High side, Phase A Over Current fault}
-                OvertemperatureWarning: {bit: 6, doc: Over Temperature Warning fault}
-                OvertemperatureShutdown: {bit: 7, doc: Over Temperature Shut Down fault}
-                PVddUndervoltage: {bit: 8, doc: Power supply Vdd Under Voltage fault}
-                GVddUndervoltage: {bit: 9, doc: DRV8301 Vdd Under Voltage fault}
-                GVddOvervoltage: {bit: 10, doc: DRV8301 Vdd Over Voltage fault}
-            # status_reg_1: readonly uint32
-            # status_reg_2: readonly uint32
-            # ctrl_reg_1: readonly uint32
-            # ctrl_reg_2: readonly uint32
       motor: Motor
       controller: Controller
       encoder: Encoder

From 876565442990656ecef17bdef45d3322db1f2157 Mon Sep 17 00:00:00 2001
From: Samuel Sadok <samuel.sadok@bluewin.ch>
Date: Wed, 25 Nov 2020 22:22:17 +0100
Subject: [PATCH 13/14] fix overcurrent on arming

The first current samples happen exactly during low side FET switches and are thus not faithful.
---
 Firmware/MotorControl/axis.cpp  | 28 ++++++++++++++--------------
 Firmware/MotorControl/axis.hpp  |  2 --
 Firmware/MotorControl/motor.cpp |  8 ++++++--
 Firmware/MotorControl/motor.hpp |  1 +
 Firmware/Private                |  2 +-
 5 files changed, 22 insertions(+), 19 deletions(-)

diff --git a/Firmware/MotorControl/axis.cpp b/Firmware/MotorControl/axis.cpp
index 9b12a3c4..90cd80b5 100644
--- a/Firmware/MotorControl/axis.cpp
+++ b/Firmware/MotorControl/axis.cpp
@@ -485,14 +485,14 @@ void Axis::run_state_machine_loop() {
                 // when an error is raised. TODO: remove this when we overhaul
                 // the error architecture
                 // (https://github.com/madcowswe/ODrive/issues/526).
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 status = motor_.run_calibration();
             } break;
 
             case AXIS_STATE_ENCODER_INDEX_SEARCH: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 if (!motor_.is_calibrated_)
                     goto invalid_state_label;
 
@@ -500,8 +500,8 @@ void Axis::run_state_machine_loop() {
             } break;
 
             case AXIS_STATE_ENCODER_DIR_FIND: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 if (!motor_.is_calibrated_)
                     goto invalid_state_label;
 
@@ -509,30 +509,30 @@ void Axis::run_state_machine_loop() {
             } break;
 
             case AXIS_STATE_HOMING: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 status = run_homing();
             } break;
 
             case AXIS_STATE_ENCODER_OFFSET_CALIBRATION: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 if (!motor_.is_calibrated_)
                     goto invalid_state_label;
                 status = encoder_.run_offset_calibration();
             } break;
 
             case AXIS_STATE_LOCKIN_SPIN: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 if (!motor_.is_calibrated_ || encoder_.config_.direction==0)
                     goto invalid_state_label;
                 status = run_lockin_spin(config_.general_lockin, false);
             } break;
 
             case AXIS_STATE_CLOSED_LOOP_CONTROL: {
-                if (odrv.any_error())
-                    goto invalid_state_label;
+                //if (odrv.any_error())
+                //    goto invalid_state_label;
                 if (!motor_.is_calibrated_ || (encoder_.config_.direction==0 && !config_.enable_sensorless_mode))
                     goto invalid_state_label;
                 watchdog_feed();
diff --git a/Firmware/MotorControl/axis.hpp b/Firmware/MotorControl/axis.hpp
index c79c91dd..0682ed54 100644
--- a/Firmware/MotorControl/axis.hpp
+++ b/Firmware/MotorControl/axis.hpp
@@ -128,8 +128,6 @@ public:
     void set_step_dir_active(bool enable);
     void decode_step_dir_pins();
 
-    bool check_DRV_fault();
-    bool check_PSU_brownout();
     bool do_checks(uint32_t timestamp);
 
     void watchdog_feed();
diff --git a/Firmware/MotorControl/motor.cpp b/Firmware/MotorControl/motor.cpp
index 6585cccc..31de84fa 100644
--- a/Firmware/MotorControl/motor.cpp
+++ b/Firmware/MotorControl/motor.cpp
@@ -199,6 +199,7 @@ bool Motor::arm(PhaseControlLaw<3>* control_law) {
         }
 
         if (!odrv.config_.enable_brake_resistor || brake_resistor_armed) {
+            armed_state_ = 1;
             is_armed_ = true;
         } else {
             error_ |= Motor::ERROR_BRAKE_RESISTOR_DISARMED;
@@ -264,6 +265,7 @@ bool Motor::disarm(bool* p_was_armed) {
             gate_driver_.set_enabled(false);
         }
         is_armed_ = false;
+        armed_state_ = 0;
         TIM_HandleTypeDef* timer = timer_;
         timer->Instance->BDTR &= ~TIM_BDTR_AOE; // prevent the PWMs from automatically enabling at the next update
         __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(timer);
@@ -587,7 +589,10 @@ void Motor::current_meas_cb(uint32_t timestamp, std::optional<Iph_ABC_t> current
                        && (abs(DC_calib_.phB) < max_dc_calib_)
                        && (abs(DC_calib_.phC) < max_dc_calib_);
 
-    if (current.has_value() && dc_calib_valid) {
+    if (armed_state_ == 1 || armed_state_ == 2) {
+        current_meas_ = {0.0f, 0.0f, 0.0f};
+        armed_state_ += 1;
+    } else if (current.has_value() && dc_calib_valid) {
         current_meas_ = {
             current->phA - DC_calib_.phA,
             current->phB - DC_calib_.phB,
@@ -678,7 +683,6 @@ void Motor::pwm_update_cb(uint32_t output_timestamp) {
             (uint16_t)(pwm_timings[1] * (float)TIM_1_8_PERIOD_CLOCKS),
             (uint16_t)(pwm_timings[2] * (float)TIM_1_8_PERIOD_CLOCKS)
         };
-
         apply_pwm_timings(next_timings, false);
     } else if (is_armed_) {
         if (!(timer_->Instance->BDTR & TIM_BDTR_MOE) && (control_law_status == ERROR_CONTROLLER_INITIALIZING)) {
diff --git a/Firmware/MotorControl/motor.hpp b/Firmware/MotorControl/motor.hpp
index ef048537..d22a1069 100644
--- a/Firmware/MotorControl/motor.hpp
+++ b/Firmware/MotorControl/motor.hpp
@@ -112,6 +112,7 @@ public:
     // Do not write to this variable directly!
     // It is for exclusive use by the safety_critical_... functions.
     bool is_armed_ = false;
+    uint8_t armed_state_ = 0;
     bool is_calibrated_ = false; // Set in apply_config()
     std::optional<Iph_ABC_t> current_meas_;
     Iph_ABC_t DC_calib_ = {0.0f, 0.0f, 0.0f};
diff --git a/Firmware/Private b/Firmware/Private
index 3ad39794..d9b3887e 160000
--- a/Firmware/Private
+++ b/Firmware/Private
@@ -1 +1 @@
-Subproject commit 3ad39794bb0d7c44e9eed7e910d4df35a01513ba
+Subproject commit d9b3887e5f15a21672cbe059898a3715fa483482

From e7ef78bccafb41efa53907df2d3825ad9c342d8e Mon Sep 17 00:00:00 2001
From: Oskar Weigl <oskar.weigl@gmail.com>
Date: Wed, 25 Nov 2020 22:52:38 -0800
Subject: [PATCH 14/14] Sample DRV fault when going to idle. Update Vds setting
 on DRV

---
 Firmware/.vscode/c_cpp_properties.json | 9 +++++----
 Firmware/MotorControl/axis.cpp         | 1 +
 Firmware/MotorControl/axis.hpp         | 1 +
 Firmware/Private                       | 2 +-
 Firmware/odrive-interface.yaml         | 1 +
 tools/.vscode/launch.json              | 2 +-
 6 files changed, 10 insertions(+), 6 deletions(-)

diff --git a/Firmware/.vscode/c_cpp_properties.json b/Firmware/.vscode/c_cpp_properties.json
index 33d6b37a..9d93f425 100644
--- a/Firmware/.vscode/c_cpp_properties.json
+++ b/Firmware/.vscode/c_cpp_properties.json
@@ -3,12 +3,13 @@
         {
             "name": "Win32",
             "includePath": [
+                "${workspaceFolder}/Private/**",
                 "${workspaceFolder}/**"
             ],
             "defines": [
                 "__arm__",
-                "STM32F405xx",
-                "FPU_FPV4",
+                "STM32F722xx",
+                "FPU_FPV5",
                 "USE_HAL_DRIVER",
                 "HW_VERSION_MAJOR=4",
                 "HW_VERSION_MINOR=1",
@@ -21,8 +22,8 @@
             "compilerPath": "arm-none-eabi-g++.exe",
             "compilerArgs": [
                 "-mthumb",
-                "-mcpu=cortex-m4",
-                "-mfpu=fpv4-sp-d16",
+                "-mcpu=cortex-m7",
+                "-mfpu=fpv5-sp-d16",
                 "-mfloat-abi=hard",
                 "-specs=nosys.specs",
                 "-specs=nano.specs",
diff --git a/Firmware/MotorControl/axis.cpp b/Firmware/MotorControl/axis.cpp
index 90cd80b5..25af856d 100644
--- a/Firmware/MotorControl/axis.cpp
+++ b/Firmware/MotorControl/axis.cpp
@@ -417,6 +417,7 @@ bool Axis::run_homing() {
 }
 
 bool Axis::run_idle_loop() {
+    last_drv_fault_ = motor_.gate_driver_.get_error();
     mechanical_brake_.engage();
     set_step_dir_active(config_.enable_step_dir && config_.step_dir_always_on);
     while (requested_state_ == AXIS_STATE_UNDEFINED) {
diff --git a/Firmware/MotorControl/axis.hpp b/Firmware/MotorControl/axis.hpp
index 0682ed54..be42a7c6 100644
--- a/Firmware/MotorControl/axis.hpp
+++ b/Firmware/MotorControl/axis.hpp
@@ -177,6 +177,7 @@ public:
     // variables exposed on protocol
     Error error_ = ERROR_NONE;
     bool step_dir_active_ = false; // auto enabled after calibration, based on config.enable_step_dir
+    uint32_t last_drv_fault_ = 0;
 
     // updated from config in constructor, and on protocol hook
     Stm32Gpio step_gpio_;
diff --git a/Firmware/Private b/Firmware/Private
index d9b3887e..11c72c40 160000
--- a/Firmware/Private
+++ b/Firmware/Private
@@ -1 +1 @@
-Subproject commit d9b3887e5f15a21672cbe059898a3715fa483482
+Subproject commit 11c72c408f49cdace46a3b78da1231c439f2eda9
diff --git a/Firmware/odrive-interface.yaml b/Firmware/odrive-interface.yaml
index 859fd328..e5980558 100644
--- a/Firmware/odrive-interface.yaml
+++ b/Firmware/odrive-interface.yaml
@@ -406,6 +406,7 @@ interfaces:
             # unused
             doc: Check `motor.error` for more details.
       step_dir_active: readonly bool
+      last_drv_fault: readonly uint32
       current_state: readonly AxisState
       requested_state: AxisState
       loop_counter: readonly uint32
diff --git a/tools/.vscode/launch.json b/tools/.vscode/launch.json
index 9a36a076..5247bf4a 100644
--- a/tools/.vscode/launch.json
+++ b/tools/.vscode/launch.json
@@ -9,7 +9,7 @@
             "type": "python",
             "request": "launch",
             "stopOnEntry": true,
-            "pythonPath": "${command:python.pythonPath}",
+            "python": "${command:python.pythonPath}",
             "program": "${file}",
             "cwd": "${workspaceRoot}",
             "env": {},